/* SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause */
/******************************************************************************
 *
 * This file is provided under a dual license.  When you use or
 * distribute this software, you may choose to be licensed under
 * version 2 of the GNU General Public License ("GPLv2 License")
 * or BSD License.
 *
 * GPLv2 License
 *
 * Copyright(C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 *
 * BSD LICENSE
 *
 * Copyright(C) 2019 MediaTek Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *  * Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *****************************************************************************/

/* Copyright (C) 2014 Cadence Design Systems.  All rights reserved           */
/* THIS FILE IS AUTOMATICALLY GENERATED BY CADENCE BLUEPRINT, DO NOT EDIT    */
/*                                                                           */


#ifndef __REG_PCIE_TOP_MACRO_H__
#define __REG_PCIE_TOP_MACRO_H__


/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::vendor_id_device_id */
#ifndef __PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID_MACRO__
#define __PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID_MACRO__

/* macros for field VID */
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__SHIFT                      0
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__WIDTH                     16
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__MASK             0x0000ffffU
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field DID */
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__SHIFT                     16
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__WIDTH                     16
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__MASK             0xffff0000U
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__TYPE                     uint32_t
#define PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID__READ                  0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__VENDOR_ID_DEVICE_ID_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_vendor_id_device_id */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_VENDOR_ID_DEVICE_ID__NUM               1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::command_status */
#ifndef __PCIE_PF_ADDRMAP__COMMAND_STATUS_MACRO__
#define __PCIE_PF_ADDRMAP__COMMAND_STATUS_MACRO__

/* macros for field ISE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__SHIFT                           0
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__MASK                  0x00000001U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__ISE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field MSE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__SHIFT                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__MASK                  0x00000002U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MSE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field BE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__SHIFT                            2
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__WIDTH                            1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__MASK                   0x00000004U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__BE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field R0 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R0__SHIFT                            3
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R0__WIDTH                            3
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R0__MASK                   0x00000038U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000038U) >> 3)

/* macros for field PERE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__SHIFT                          6
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__WIDTH                          1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__MASK                 0x00000040U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__PERE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field R1 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R1__SHIFT                            7
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R1__WIDTH                            1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R1__MASK                   0x00000080U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field SE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__SHIFT                            8
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__WIDTH                            1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__MASK                   0x00000100U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R2 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R2__SHIFT                            9
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R2__WIDTH                            1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R2__MASK                   0x00000200U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field IMD */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__SHIFT                          10
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__MASK                  0x00000400U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IMD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field R3 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R3__SHIFT                           11
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R3__WIDTH                            5
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R3__MASK                   0x0000f800U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f800U) >> 11)

/* macros for field R4 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R4__SHIFT                           16
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R4__WIDTH                            3
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R4__MASK                   0x00070000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00070000U) >> 16)

/* macros for field IS */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IS__SHIFT                           19
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IS__WIDTH                            1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IS__MASK                   0x00080000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__IS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field CL */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__CL__SHIFT                           20
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__CL__WIDTH                            1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__CL__MASK                   0x00100000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__CL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__CL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__CL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R5 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R5__SHIFT                           21
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R5__WIDTH                            3
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R5__MASK                   0x00e00000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00e00000U) >> 21)

/* macros for field MDPE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__SHIFT                         24
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__WIDTH                          1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__MASK                 0x01000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__MDPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)

/* macros for field R6 */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R6__SHIFT                           25
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R6__WIDTH                            2
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R6__MASK                   0x06000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__R6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x06000000U) >> 25)

/* macros for field STA */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__SHIFT                          27
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__MASK                  0x08000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__STA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)

/* macros for field RTA */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__SHIFT                          28
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__MASK                  0x10000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RTA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)

/* macros for field RMA */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__SHIFT                          29
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__MASK                  0x20000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__RMA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)

/* macros for field SSE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__SHIFT                          30
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__MASK                  0x40000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__SSE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)

/* macros for field DPE */
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__SHIFT                          31
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__WIDTH                           1
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__MASK                  0x80000000U
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__DPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__TYPE                          uint32_t
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__READ                       0xffffffffU
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__WRITE                      0xffffffffU
#define PCIE_PF_ADDRMAP__COMMAND_STATUS__WOCLR                      0xf9000000U

#endif /* __PCIE_PF_ADDRMAP__COMMAND_STATUS_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_command_status */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_COMMAND_STATUS__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::revision_id_class_code */
#ifndef __PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE_MACRO__
#define __PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE_MACRO__

/* macros for field RID */
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__RID__SHIFT                   0
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__RID__WIDTH                   8
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__RID__MASK          0x000000ffU
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__RID__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field PIB */
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__SHIFT                   8
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__WIDTH                   8
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__MASK          0x0000ff00U
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field SCC */
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__SHIFT                  16
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__WIDTH                   8
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__MASK          0x00ff0000U
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field CC */
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__CC__SHIFT                   24
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__CC__WIDTH                    8
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__CC__MASK           0xff000000U
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__CC__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__TYPE                  uint32_t
#define PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE__READ               0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__REVISION_ID_CLASS_CODE_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_revision_id_class_code */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_REVISION_ID_CLASS_CODE__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::bist_header_latency_cache_line */
#ifndef __PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE_MACRO__
#define __PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE_MACRO__

/* macros for field CLS */
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__SHIFT           0
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__WIDTH           8
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__MASK  0x000000ffU
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field LT */
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__SHIFT            8
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__WIDTH            8
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__MASK   0x0000ff00U
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field HT */
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__SHIFT           16
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__WIDTH            7
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__MASK   0x007f0000U
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)

/* macros for field DT */
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__SHIFT           23
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__WIDTH            1
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__MASK   0x00800000U
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field BR */
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__SHIFT           24
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__WIDTH            8
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__MASK   0xff000000U
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__TYPE          uint32_t
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__READ       0xffffffffU
#define PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__WRITE      0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_bist_header_latency_cache_line */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BIST_HEADER_LATENCY_CACHE_LINE__NUM    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::base_addr_0 */
#ifndef __PCIE_PF_ADDRMAP__BASE_ADDR_0_MACRO__
#define __PCIE_PF_ADDRMAP__BASE_ADDR_0_MACRO__

/* macros for field MSI0 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__MSI0__SHIFT                             0
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__MSI0__WIDTH                             1
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__MSI0__MASK                    0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__MSI0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__MSI0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__MSI0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R7 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R7__SHIFT                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R7__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R7__MASK                      0x00000002U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R7__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R7__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S0 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__S0__SHIFT                               2
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__S0__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__S0__MASK                      0x00000004U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__S0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__S0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__S0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P0 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__P0__SHIFT                               3
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__P0__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__P0__MASK                      0x00000008U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__P0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__P0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__P0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R8 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R8__SHIFT                               4
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R8__WIDTH                               4
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R8__MASK                      0x000000f0U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__R8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field BAMR0 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__SHIFT                            8
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__WIDTH                           24
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__MASK                   0xffffff00U
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__BAMR0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__TYPE                             uint32_t
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__READ                          0xffffffffU
#define PCIE_PF_ADDRMAP__BASE_ADDR_0__WRITE                         0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__BASE_ADDR_0_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_base_addr_0 */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BASE_ADDR_0__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::base_addr_1 */
#ifndef __PCIE_PF_ADDRMAP__BASE_ADDR_1_MACRO__
#define __PCIE_PF_ADDRMAP__BASE_ADDR_1_MACRO__

/* macros for field MSI1 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__MSI1__SHIFT                             0
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__MSI1__WIDTH                             1
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__MSI1__MASK                    0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__MSI1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__MSI1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__MSI1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R7 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R7__SHIFT                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R7__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R7__MASK                      0x00000002U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R7__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R7__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S1 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__S1__SHIFT                               2
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__S1__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__S1__MASK                      0x00000004U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__S1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__S1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__S1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P1 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__P1__SHIFT                               3
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__P1__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__P1__MASK                      0x00000008U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__P1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__P1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__P1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R8 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R8__SHIFT                               4
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R8__WIDTH                               4
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R8__MASK                      0x000000f0U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__R8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field BAMR1 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__SHIFT                            8
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__WIDTH                           24
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__MASK                   0xffffff00U
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__BAMR1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__TYPE                             uint32_t
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__READ                          0xffffffffU
#define PCIE_PF_ADDRMAP__BASE_ADDR_1__WRITE                         0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__BASE_ADDR_1_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_base_addr_1 */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BASE_ADDR_1__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::base_addr_2 */
#ifndef __PCIE_PF_ADDRMAP__BASE_ADDR_2_MACRO__
#define __PCIE_PF_ADDRMAP__BASE_ADDR_2_MACRO__

/* macros for field MSI2 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__MSI2__SHIFT                             0
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__MSI2__WIDTH                             1
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__MSI2__MASK                    0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__MSI2__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__MSI2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__MSI2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R9 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R9__SHIFT                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R9__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R9__MASK                      0x00000002U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R9__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R9__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S2 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__S2__SHIFT                               2
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__S2__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__S2__MASK                      0x00000004U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__S2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__S2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__S2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P2 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__P2__SHIFT                               3
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__P2__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__P2__MASK                      0x00000008U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__P2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__P2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__P2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R10 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R10__SHIFT                              4
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R10__WIDTH                              4
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R10__MASK                     0x000000f0U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__R10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field BAMR2 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__BAMR2__SHIFT                            8
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__BAMR2__WIDTH                           24
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__BAMR2__MASK                   0xffffff00U
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__BAMR2__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__TYPE                             uint32_t
#define PCIE_PF_ADDRMAP__BASE_ADDR_2__READ                          0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__BASE_ADDR_2_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_base_addr_2 */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BASE_ADDR_2__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::base_addr_3 */
#ifndef __PCIE_PF_ADDRMAP__BASE_ADDR_3_MACRO__
#define __PCIE_PF_ADDRMAP__BASE_ADDR_3_MACRO__

/* macros for field MSI3 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__MSI3__SHIFT                             0
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__MSI3__WIDTH                             1
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__MSI3__MASK                    0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__MSI3__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__MSI3__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__MSI3__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R7 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R7__SHIFT                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R7__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R7__MASK                      0x00000002U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R7__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R7__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S3 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__S3__SHIFT                               2
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__S3__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__S3__MASK                      0x00000004U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__S3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__S3__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__S3__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P3 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__P3__SHIFT                               3
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__P3__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__P3__MASK                      0x00000008U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__P3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__P3__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__P3__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R8 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R8__SHIFT                               4
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R8__WIDTH                               4
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R8__MASK                      0x000000f0U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__R8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field BAMR3 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__SHIFT                            8
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__WIDTH                           24
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__MASK                   0xffffff00U
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__BAMR3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__TYPE                             uint32_t
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__READ                          0xffffffffU
#define PCIE_PF_ADDRMAP__BASE_ADDR_3__WRITE                         0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__BASE_ADDR_3_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_base_addr_3 */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BASE_ADDR_3__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::base_addr_4 */
#ifndef __PCIE_PF_ADDRMAP__BASE_ADDR_4_MACRO__
#define __PCIE_PF_ADDRMAP__BASE_ADDR_4_MACRO__

/* macros for field MSI4 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__MSI4__SHIFT                             0
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__MSI4__WIDTH                             1
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__MSI4__MASK                    0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__MSI4__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__MSI4__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__MSI4__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R11 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__R11__SHIFT                              1
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__R11__WIDTH                              1
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__R11__MASK                     0x00000002U
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__R11__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__R11__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__R11__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S4 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__S4__SHIFT                               2
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__S4__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__S4__MASK                      0x00000004U
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__S4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__S4__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__S4__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P4 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__P4__SHIFT                               3
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__P4__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__P4__MASK                      0x00000008U
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__P4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__P4__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__P4__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field BAMR4 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__SHIFT                            8
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__WIDTH                           24
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__MASK                   0xffffff00U
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__BAMR4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__TYPE                             uint32_t
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__READ                          0xffffff0fU
#define PCIE_PF_ADDRMAP__BASE_ADDR_4__WRITE                         0xffffff0fU

#endif /* __PCIE_PF_ADDRMAP__BASE_ADDR_4_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_base_addr_4 */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BASE_ADDR_4__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::base_addr_5 */
#ifndef __PCIE_PF_ADDRMAP__BASE_ADDR_5_MACRO__
#define __PCIE_PF_ADDRMAP__BASE_ADDR_5_MACRO__

/* macros for field MSI5 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__MSI5__SHIFT                             0
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__MSI5__WIDTH                             1
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__MSI5__MASK                    0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__MSI5__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__MSI5__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__MSI5__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R12 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R12__SHIFT                              1
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R12__WIDTH                              1
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R12__MASK                     0x00000002U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R12__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R12__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S5 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__S5__SHIFT                               2
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__S5__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__S5__MASK                      0x00000004U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__S5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__S5__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__S5__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P5 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__P5__SHIFT                               3
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__P5__WIDTH                               1
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__P5__MASK                      0x00000008U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__P5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__P5__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__P5__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R13 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R13__SHIFT                              4
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R13__WIDTH                              4
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R13__MASK                     0x000000f0U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__R13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field BAMR5 */
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__BAMR5__SHIFT                            8
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__BAMR5__WIDTH                           24
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__BAMR5__MASK                   0xffffff00U
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__BAMR5__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__TYPE                             uint32_t
#define PCIE_PF_ADDRMAP__BASE_ADDR_5__READ                          0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__BASE_ADDR_5_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_base_addr_5 */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_BASE_ADDR_5__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::PF_generic_reserved_reg */
#ifndef __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.rsvd_0A */
#define INST_I_PCIE_PF__I_PCIE_BASE__RSVD_0A__NUM                             1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::subsystem_vendor_id_subsystem_id */
#ifndef __PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID_MACRO__
#define __PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID_MACRO__

/* macros for field SVID */
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SVID__SHIFT        0
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SVID__WIDTH       16
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SVID__MASK \
                    0x0000ffffU
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SVID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field SID */
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SID__SHIFT        16
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SID__WIDTH        16
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SID__MASK \
                    0xffff0000U
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__SID__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__TYPE        uint32_t
#define PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID__READ     0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__SUBSYSTEM_VENDOR_ID_SUBSYSTEM_ID_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_subsystem_vendor_id_subsystem_i */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_SUBSYSTEM_VENDOR_ID_SUBSYSTEM_I__NUM   1

/* macros for i_pcie_PF.i_pcie_base.rsvd_0C */
#define INST_I_PCIE_PF__I_PCIE_BASE__RSVD_0C__NUM                             1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::capabilities_pointer */
#ifndef __PCIE_PF_ADDRMAP__CAPABILITIES_POINTER_MACRO__
#define __PCIE_PF_ADDRMAP__CAPABILITIES_POINTER_MACRO__

/* macros for field CP */
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__CP__SHIFT                      0
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__CP__WIDTH                      8
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__CP__MASK             0x000000ffU
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__CP__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field R15 */
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__R15__SHIFT                     8
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__R15__WIDTH                    24
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__R15__MASK            0xffffff00U
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__R15__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__TYPE                    uint32_t
#define PCIE_PF_ADDRMAP__CAPABILITIES_POINTER__READ                 0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__CAPABILITIES_POINTER_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_capabilities_pointer */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_CAPABILITIES_POINTER__NUM              1

/* macros for i_pcie_PF.i_pcie_base.rsvd_0E */
#define INST_I_PCIE_PF__I_PCIE_BASE__RSVD_0E__NUM                             1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::intrpt_line_intrpt_pin */
#ifndef __PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN_MACRO__
#define __PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN_MACRO__

/* macros for field ILR */
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__SHIFT                   0
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__WIDTH                   8
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__MASK          0x000000ffU
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field IPR */
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__SHIFT                   8
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__WIDTH                   3
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__MASK          0x00000700U
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000700U) >> 8)

/* macros for field R16 */
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R16__SHIFT                  11
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R16__WIDTH                  21
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R16__MASK          0xfffff800U
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R16__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffff800U) >> 11)
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__TYPE                  uint32_t
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__READ               0xffffffffU
#define PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN__WRITE              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__INTRPT_LINE_INTRPT_PIN_MACRO__ */


/* macros for i_pcie_PF.i_pcie_base.i_intrpt_line_intrpt_pin */
#define INST_I_PCIE_PF__I_PCIE_BASE__I_INTRPT_LINE_INTRPT_PIN__NUM            1

/* macros for i_pcie_PF.i_pcie_base.rsvd_010_01F */
#define INST_I_PCIE_PF__I_PCIE_BASE__RSVD_010_01F__NUM                       16

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pwr_mgmt_cap */
#ifndef __PCIE_PF_ADDRMAP__PWR_MGMT_CAP_MACRO__
#define __PCIE_PF_ADDRMAP__PWR_MGMT_CAP_MACRO__

/* macros for field CID */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CID__SHIFT                             0
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CID__WIDTH                             8
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CID__MASK                    0x000000ffU
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CID__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field CP */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CP__SHIFT                              8
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CP__WIDTH                              8
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CP__MASK                     0x0000ff00U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__CP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field VID */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__VID__SHIFT                            16
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__VID__WIDTH                             3
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__VID__MASK                    0x00070000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__VID__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00070000U) >> 16)

/* macros for field PC */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PC__SHIFT                             19
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PC__WIDTH                              1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PC__MASK                     0x00080000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field R0 */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__R0__SHIFT                             20
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__R0__WIDTH                              1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__R0__MASK                     0x00100000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__R0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__R0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field DSI */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__DSI__SHIFT                            21
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__DSI__WIDTH                             1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__DSI__MASK                    0x00200000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__DSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__DSI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__DSI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field MCRAPS */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__MCRAPS__SHIFT                         22
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__MCRAPS__WIDTH                          3
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__MCRAPS__MASK                 0x01c00000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__MCRAPS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01c00000U) >> 22)

/* macros for field D1S */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D1S__SHIFT                            25
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D1S__WIDTH                             1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D1S__MASK                    0x02000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D1S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D1S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D1S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field D2S */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D2S__SHIFT                            26
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D2S__WIDTH                             1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D2S__MASK                    0x04000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D2S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D2S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__D2S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field PSD0S */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD0S__SHIFT                          27
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD0S__WIDTH                           1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD0S__MASK                  0x08000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD0S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD0S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD0S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field PSD1S */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD1S__SHIFT                          28
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD1S__WIDTH                           1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD1S__MASK                  0x10000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD1S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD1S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD1S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field PSD2S */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD2S__SHIFT                          29
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD2S__WIDTH                           1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD2S__MASK                  0x20000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD2S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD2S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSD2S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field PSDHS */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDHS__SHIFT                          30
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDHS__WIDTH                           1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDHS__MASK                  0x40000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDHS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDHS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDHS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field PSDCS */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDCS__SHIFT                          31
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDCS__WIDTH                           1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDCS__MASK                  0x80000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDCS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDCS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__PSDCS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__TYPE                            uint32_t
#define PCIE_PF_ADDRMAP__PWR_MGMT_CAP__READ                         0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PWR_MGMT_CAP_MACRO__ */


/* macros for i_pcie_PF.i_power_mgmt_cap_struct.i_pwr_mgmt_cap */
#define INST_I_PCIE_PF__I_POWER_MGMT_CAP_STRUCT__I_PWR_MGMT_CAP__NUM          1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pwr_mgmt_ctrl_stat_rep */
#ifndef __PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP_MACRO__
#define __PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP_MACRO__

/* macros for field PS */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__SHIFT                    0
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__WIDTH                    2
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__MASK           0x00000003U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field R4 */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__SHIFT                    2
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__WIDTH                    1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__MASK           0x00000004U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field NSR */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__SHIFT                   3
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__WIDTH                   1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__MASK          0x00000008U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R3 */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__SHIFT                    4
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__WIDTH                    4
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__MASK           0x000000f0U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field PE */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__SHIFT                    8
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__WIDTH                    1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__MASK           0x00000100U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R2 */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__SHIFT                    9
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__WIDTH                    6
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__MASK           0x00007e00U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007e00U) >> 9)

/* macros for field PMES */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__SHIFT                 15
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__WIDTH                  1
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__MASK         0x00008000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)

/* macros for field R1 */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__SHIFT                   16
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__WIDTH                    8
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__MASK           0x00ff0000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field DR */
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__SHIFT                   24
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__WIDTH                    8
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__MASK           0xff000000U
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__TYPE                  uint32_t
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__READ               0xffffffffU
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__WRITE              0xffffffffU
#define PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__WOCLR              0x00008000U

#endif /* __PCIE_PF_ADDRMAP__PWR_MGMT_CTRL_STAT_REP_MACRO__ */


/* macros for i_pcie_PF.i_power_mgmt_cap_struct.i_pwr_mgmt_ctrl_stat_rep */
#define INST_I_PCIE_PF__I_POWER_MGMT_CAP_STRUCT__I_PWR_MGMT_CTRL_STAT_REP__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::PF_generic_reserved_reg */
#ifndef __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_PF.i_power_mgmt_cap_struct.rsvd_022_023 */
#define INST_I_PCIE_PF__I_POWER_MGMT_CAP_STRUCT__RSVD_022_023__NUM            2

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::msi_ctrl_reg */
#ifndef __PCIE_PF_ADDRMAP__MSI_CTRL_REG_MACRO__
#define __PCIE_PF_ADDRMAP__MSI_CTRL_REG_MACRO__

/* macros for field CID1 */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CID1__SHIFT                            0
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CID1__WIDTH                            8
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CID1__MASK                   0x000000ffU
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CID1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field CP1 */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CP1__SHIFT                             8
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CP1__WIDTH                             8
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CP1__MASK                    0x0000ff00U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__CP1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field ME */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__SHIFT                             16
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__WIDTH                              1
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__MASK                     0x00010000U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__ME__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field MMC */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MMC__SHIFT                            17
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MMC__WIDTH                             3
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MMC__MASK                    0x000e0000U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MMC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000e0000U) >> 17)

/* macros for field MME */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__SHIFT                            20
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__WIDTH                             3
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__MASK                    0x00700000U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00700000U) >> 20)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00700000U)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00700000U) | (((uint32_t)(src) <<\
                    20) & 0x00700000U)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00700000U)))

/* macros for field BAC64 */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__BAC64__SHIFT                          23
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__BAC64__WIDTH                           1
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__BAC64__MASK                  0x00800000U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__BAC64__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__BAC64__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__BAC64__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field MC */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MC__SHIFT                             24
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MC__WIDTH                              1
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MC__MASK                     0x01000000U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__MC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field R0 */
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__R0__SHIFT                             25
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__R0__WIDTH                              7
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__R0__MASK                     0xfe000000U
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfe000000U) >> 25)
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__TYPE                            uint32_t
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__READ                         0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_CTRL_REG__WRITE                        0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__MSI_CTRL_REG_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.i_msi_ctrl_reg */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__I_MSI_CTRL_REG__NUM                 1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::msi_msg_low_addr */
#ifndef __PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR_MACRO__
#define __PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR_MACRO__

/* macros for field R1 */
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__R1__SHIFT                          0
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__R1__WIDTH                          2
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__R1__MASK                 0x00000003U
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__R1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U

/* macros for field MAL */
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__SHIFT                         2
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__WIDTH                        30
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__MASK                0xfffffffcU
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffffcU) >> 2)
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0xfffffffcU)
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfffffffcU) | (((uint32_t)(src) <<\
                    2) & 0xfffffffcU)
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__MAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0xfffffffcU)))
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__TYPE                        uint32_t
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__READ                     0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR__WRITE                    0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__MSI_MSG_LOW_ADDR_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.i_msi_msg_low_addr */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__I_MSI_MSG_LOW_ADDR__NUM             1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::msi_msg_hi_addr */
#ifndef __PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR_MACRO__
#define __PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR_MACRO__

/* macros for field MAH */
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__SHIFT                          0
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__WIDTH                         32
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__MASK                 0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__MAH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__TYPE                         uint32_t
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__READ                      0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR__WRITE                     0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__MSI_MSG_HI_ADDR_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.i_msi_msg_hi_addr */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__I_MSI_MSG_HI_ADDR__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::msi_msg_data */
#ifndef __PCIE_PF_ADDRMAP__MSI_MSG_DATA_MACRO__
#define __PCIE_PF_ADDRMAP__MSI_MSG_DATA_MACRO__

/* macros for field MD */
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__SHIFT                              0
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__WIDTH                             16
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__MASK                     0x0000ffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__MD__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field R2 */
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__R2__SHIFT                             16
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__R2__WIDTH                             16
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__R2__MASK                     0xffff0000U
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__TYPE                            uint32_t
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__READ                         0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MSG_DATA__WRITE                        0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__MSI_MSG_DATA_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.i_msi_msg_data */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__I_MSI_MSG_DATA__NUM                 1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::msi_mask */
#ifndef __PCIE_PF_ADDRMAP__MSI_MASK_MACRO__
#define __PCIE_PF_ADDRMAP__MSI_MASK_MACRO__

/* macros for field MM */
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__SHIFT                                  0
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__WIDTH                                 32
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__MASK                         0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__READ(src)  (uint32_t)(src) & 0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_PF_ADDRMAP__MSI_MASK__MM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_PF_ADDRMAP__MSI_MASK__TYPE                                uint32_t
#define PCIE_PF_ADDRMAP__MSI_MASK__READ                             0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_MASK__WRITE                            0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__MSI_MASK_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.i_msi_mask */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__I_MSI_MASK__NUM                     1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::msi_pending_bits */
#ifndef __PCIE_PF_ADDRMAP__MSI_PENDING_BITS_MACRO__
#define __PCIE_PF_ADDRMAP__MSI_PENDING_BITS_MACRO__

/* macros for field MP */
#define PCIE_PF_ADDRMAP__MSI_PENDING_BITS__MP__SHIFT                          0
#define PCIE_PF_ADDRMAP__MSI_PENDING_BITS__MP__WIDTH                         32
#define PCIE_PF_ADDRMAP__MSI_PENDING_BITS__MP__MASK                 0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_PENDING_BITS__MP__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__MSI_PENDING_BITS__TYPE                        uint32_t
#define PCIE_PF_ADDRMAP__MSI_PENDING_BITS__READ                     0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__MSI_PENDING_BITS_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.i_msi_pending_bits */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__I_MSI_PENDING_BITS__NUM             1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::PF_generic_reserved_reg */
#ifndef __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_PF.i_MSI_cap_struct.rsvd_02A_02B */
#define INST_I_PCIE_PF__I_MSI_CAP_STRUCT__RSVD_02A_02B__NUM                   2

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pcie_cap_list */
#ifndef __PCIE_PF_ADDRMAP__PCIE_CAP_LIST_MACRO__
#define __PCIE_PF_ADDRMAP__PCIE_CAP_LIST_MACRO__

/* macros for field CID */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__CID__SHIFT                            0
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__CID__WIDTH                            8
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__CID__MASK                   0x000000ffU
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__CID__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field NCP */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__NCP__SHIFT                            8
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__NCP__WIDTH                            8
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__NCP__MASK                   0x0000ff00U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__NCP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field PCV */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__PCV__SHIFT                           16
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__PCV__WIDTH                            4
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__PCV__MASK                   0x000f0000U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__PCV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field DT */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__DT__SHIFT                            20
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__DT__WIDTH                             4
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__DT__MASK                    0x00f00000U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__DT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)

/* macros for field SS */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__SS__SHIFT                            24
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__SS__WIDTH                             1
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__SS__MASK                    0x01000000U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__SS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__SS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__SS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field IMN */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__IMN__SHIFT                           25
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__IMN__WIDTH                            5
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__IMN__MASK                   0x3e000000U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__IMN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)

/* macros for field TRS */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TRS__SHIFT                           30
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TRS__WIDTH                            1
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TRS__MASK                   0x40000000U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TRS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field R0 */
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__R0__SHIFT                            31
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__R0__WIDTH                             1
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__R0__MASK                    0x80000000U
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__R0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__R0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__TYPE                           uint32_t
#define PCIE_PF_ADDRMAP__PCIE_CAP_LIST__READ                        0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PCIE_CAP_LIST_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_pcie_cap_list */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_PCIE_CAP_LIST__NUM               1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pcie_dev_cap */
#ifndef __PCIE_PF_ADDRMAP__PCIE_DEV_CAP_MACRO__
#define __PCIE_PF_ADDRMAP__PCIE_DEV_CAP_MACRO__

/* macros for field MPS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__MPS__SHIFT                             0
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__MPS__WIDTH                             3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__MPS__MASK                    0x00000007U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__MPS__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U

/* macros for field PFS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__PFS__SHIFT                             3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__PFS__WIDTH                             2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__PFS__MASK                    0x00000018U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__PFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000018U) >> 3)

/* macros for field ETFS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__ETFS__SHIFT                            5
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__ETFS__WIDTH                            1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__ETFS__MASK                   0x00000020U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__ETFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__ETFS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__ETFS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field AL0SL */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL0SL__SHIFT                           6
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL0SL__WIDTH                           3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL0SL__MASK                  0x000001c0U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL0SL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001c0U) >> 6)

/* macros for field AL1SL */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL1SL__SHIFT                           9
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL1SL__WIDTH                           3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL1SL__MASK                  0x00000e00U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__AL1SL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)

/* macros for field R1 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R1__SHIFT                             12
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R1__WIDTH                              3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R1__MASK                     0x00007000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007000U) >> 12)

/* macros for field RBER */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__RBER__SHIFT                           15
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__RBER__WIDTH                            1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__RBER__MASK                   0x00008000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__RBER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__RBER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__RBER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field R2 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R2__SHIFT                             16
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R2__WIDTH                              2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R2__MASK                     0x00030000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)

/* macros for field CSPLV */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CSPLV__SHIFT                          18
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CSPLV__WIDTH                           8
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CSPLV__MASK                  0x03fc0000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CSPLV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)

/* macros for field CPLS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CPLS__SHIFT                           26
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CPLS__WIDTH                            2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CPLS__MASK                   0x0c000000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__CPLS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)

/* macros for field FC */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__FC__SHIFT                             28
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__FC__WIDTH                              1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__FC__MASK                     0x10000000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__FC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__FC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__FC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field R3 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R3__SHIFT                             29
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R3__WIDTH                              3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R3__MASK                     0xe0000000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xe0000000U) >> 29)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__TYPE                            uint32_t
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP__READ                         0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PCIE_DEV_CAP_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_pcie_dev_cap */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_PCIE_DEV_CAP__NUM                1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pcie_dev_ctrl_status */
#ifndef __PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_MACRO__
#define __PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_MACRO__

/* macros for field ECER */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__SHIFT                    0
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__WIDTH                    1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__MASK           0x00000001U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ECER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field ENFER */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__SHIFT                   1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__WIDTH                   1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__MASK          0x00000002U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENFER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field EFER */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__SHIFT                    2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__WIDTH                    1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__MASK           0x00000004U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EFER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field EURR */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__SHIFT                    3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__WIDTH                    1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__MASK           0x00000008U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EURR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field ERO */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__SHIFT                     4
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__MASK            0x00000010U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ERO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field MPS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__SHIFT                     5
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__WIDTH                     3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__MASK            0x000000e0U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MPS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field ETFE */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ETFE__SHIFT                    8
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ETFE__WIDTH                    1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ETFE__MASK           0x00000100U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ETFE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ETFE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ETFE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field EPH */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EPH__SHIFT                     9
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EPH__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EPH__MASK            0x00000200U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EPH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EPH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EPH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field EAP */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EAP__SHIFT                    10
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EAP__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EAP__MASK            0x00000400U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EAP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__EAP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field ENS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__SHIFT                    11
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__MASK            0x00000800U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__ENS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field MRRS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__SHIFT                   12
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__WIDTH                    3
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__MASK           0x00007000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007000U) >> 12)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00007000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007000U) | (((uint32_t)(src) <<\
                    12) & 0x00007000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__MRRS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00007000U)))

/* macros for field FLR */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FLR__SHIFT                    15
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FLR__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FLR__MASK            0x00008000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FLR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FLR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FLR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field CED */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__SHIFT                    16
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__MASK            0x00010000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__CED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)

/* macros for field NFED */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__SHIFT                   17
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__WIDTH                    1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__MASK           0x00020000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__NFED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)

/* macros for field FED */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__SHIFT                    18
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__MASK            0x00040000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__FED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)

/* macros for field URD */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__SHIFT                    19
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__MASK            0x00080000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__URD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)

/* macros for field APD */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__APD__SHIFT                    20
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__APD__WIDTH                     1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__APD__MASK            0x00100000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__APD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__APD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__APD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field TP */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TP__SHIFT                     21
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TP__WIDTH                      1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TP__MASK             0x00200000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field R4 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__R4__SHIFT                     22
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__R4__WIDTH                     10
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__R4__MASK             0xffc00000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffc00000U) >> 22)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__TYPE                    uint32_t
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__READ                 0xffffffffU
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__WRITE                0xffffffffU
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS__WOCLR                0x000f0000U

#endif /* __PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_pcie_dev_ctrl_status */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_PCIE_DEV_CTRL_STATUS__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::link_cap */
#ifndef __PCIE_PF_ADDRMAP__LINK_CAP_MACRO__
#define __PCIE_PF_ADDRMAP__LINK_CAP_MACRO__

/* macros for field MLS */
#define PCIE_PF_ADDRMAP__LINK_CAP__MLS__SHIFT                                 0
#define PCIE_PF_ADDRMAP__LINK_CAP__MLS__WIDTH                                 4
#define PCIE_PF_ADDRMAP__LINK_CAP__MLS__MASK                        0x0000000fU
#define PCIE_PF_ADDRMAP__LINK_CAP__MLS__READ(src) (uint32_t)(src) & 0x0000000fU

/* macros for field MLW */
#define PCIE_PF_ADDRMAP__LINK_CAP__MLW__SHIFT                                 4
#define PCIE_PF_ADDRMAP__LINK_CAP__MLW__WIDTH                                 6
#define PCIE_PF_ADDRMAP__LINK_CAP__MLW__MASK                        0x000003f0U
#define PCIE_PF_ADDRMAP__LINK_CAP__MLW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003f0U) >> 4)

/* macros for field ASPM */
#define PCIE_PF_ADDRMAP__LINK_CAP__ASPM__SHIFT                               10
#define PCIE_PF_ADDRMAP__LINK_CAP__ASPM__WIDTH                                2
#define PCIE_PF_ADDRMAP__LINK_CAP__ASPM__MASK                       0x00000c00U
#define PCIE_PF_ADDRMAP__LINK_CAP__ASPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)

/* macros for field L0SEL */
#define PCIE_PF_ADDRMAP__LINK_CAP__L0SEL__SHIFT                              12
#define PCIE_PF_ADDRMAP__LINK_CAP__L0SEL__WIDTH                               3
#define PCIE_PF_ADDRMAP__LINK_CAP__L0SEL__MASK                      0x00007000U
#define PCIE_PF_ADDRMAP__LINK_CAP__L0SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007000U) >> 12)

/* macros for field L1EL */
#define PCIE_PF_ADDRMAP__LINK_CAP__L1EL__SHIFT                               15
#define PCIE_PF_ADDRMAP__LINK_CAP__L1EL__WIDTH                                3
#define PCIE_PF_ADDRMAP__LINK_CAP__L1EL__MASK                       0x00038000U
#define PCIE_PF_ADDRMAP__LINK_CAP__L1EL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00038000U) >> 15)

/* macros for field CPM */
#define PCIE_PF_ADDRMAP__LINK_CAP__CPM__SHIFT                                18
#define PCIE_PF_ADDRMAP__LINK_CAP__CPM__WIDTH                                 1
#define PCIE_PF_ADDRMAP__LINK_CAP__CPM__MASK                        0x00040000U
#define PCIE_PF_ADDRMAP__LINK_CAP__CPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_PF_ADDRMAP__LINK_CAP__CPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_PF_ADDRMAP__LINK_CAP__CPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field SDERC */
#define PCIE_PF_ADDRMAP__LINK_CAP__SDERC__SHIFT                              19
#define PCIE_PF_ADDRMAP__LINK_CAP__SDERC__WIDTH                               1
#define PCIE_PF_ADDRMAP__LINK_CAP__SDERC__MASK                      0x00080000U
#define PCIE_PF_ADDRMAP__LINK_CAP__SDERC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__LINK_CAP__SDERC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_PF_ADDRMAP__LINK_CAP__SDERC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field DLLARC */
#define PCIE_PF_ADDRMAP__LINK_CAP__DLLARC__SHIFT                             20
#define PCIE_PF_ADDRMAP__LINK_CAP__DLLARC__WIDTH                              1
#define PCIE_PF_ADDRMAP__LINK_CAP__DLLARC__MASK                     0x00100000U
#define PCIE_PF_ADDRMAP__LINK_CAP__DLLARC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__LINK_CAP__DLLARC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__LINK_CAP__DLLARC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field LBNC */
#define PCIE_PF_ADDRMAP__LINK_CAP__LBNC__SHIFT                               21
#define PCIE_PF_ADDRMAP__LINK_CAP__LBNC__WIDTH                                1
#define PCIE_PF_ADDRMAP__LINK_CAP__LBNC__MASK                       0x00200000U
#define PCIE_PF_ADDRMAP__LINK_CAP__LBNC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__LINK_CAP__LBNC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__LINK_CAP__LBNC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field AOC */
#define PCIE_PF_ADDRMAP__LINK_CAP__AOC__SHIFT                                22
#define PCIE_PF_ADDRMAP__LINK_CAP__AOC__WIDTH                                 1
#define PCIE_PF_ADDRMAP__LINK_CAP__AOC__MASK                        0x00400000U
#define PCIE_PF_ADDRMAP__LINK_CAP__AOC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_PF_ADDRMAP__LINK_CAP__AOC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_PF_ADDRMAP__LINK_CAP__AOC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R5 */
#define PCIE_PF_ADDRMAP__LINK_CAP__R5__SHIFT                                 23
#define PCIE_PF_ADDRMAP__LINK_CAP__R5__WIDTH                                  1
#define PCIE_PF_ADDRMAP__LINK_CAP__R5__MASK                         0x00800000U
#define PCIE_PF_ADDRMAP__LINK_CAP__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define PCIE_PF_ADDRMAP__LINK_CAP__R5__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define PCIE_PF_ADDRMAP__LINK_CAP__R5__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field PN */
#define PCIE_PF_ADDRMAP__LINK_CAP__PN__SHIFT                                 24
#define PCIE_PF_ADDRMAP__LINK_CAP__PN__WIDTH                                  8
#define PCIE_PF_ADDRMAP__LINK_CAP__PN__MASK                         0xff000000U
#define PCIE_PF_ADDRMAP__LINK_CAP__PN__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_PF_ADDRMAP__LINK_CAP__TYPE                                uint32_t
#define PCIE_PF_ADDRMAP__LINK_CAP__READ                             0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__LINK_CAP_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_link_cap */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_LINK_CAP__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::link_ctrl_status */
#ifndef __PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_MACRO__
#define __PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_MACRO__

/* macros for field ASPMC */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__SHIFT                       0
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__WIDTH                       2
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__MASK              0x00000003U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ASPMC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field R6 */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R6__SHIFT                          2
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R6__WIDTH                          1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R6__MASK                 0x00000004U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R6__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R6__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field RCB */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__SHIFT                         3
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__WIDTH                         1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__MASK                0x00000008U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RCB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field LD */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__SHIFT                          4
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__WIDTH                          1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__MASK                 0x00000010U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field RL */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__SHIFT                          5
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__WIDTH                          1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__MASK                 0x00000020U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__RL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field CCC */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__SHIFT                         6
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__WIDTH                         1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__MASK                0x00000040U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__CCC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field ES */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__SHIFT                          7
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__WIDTH                          1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__MASK                 0x00000080U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field ECPM */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__SHIFT                        8
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__WIDTH                        1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__MASK               0x00000100U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__ECPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R9 */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R9__SHIFT                          9
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R9__WIDTH                          1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R9__MASK                 0x00000200U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R9__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R9__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field LBMIE */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__SHIFT                      10
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__WIDTH                       1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__MASK              0x00000400U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field LABIE */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__SHIFT                      11
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__WIDTH                       1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__MASK              0x00000800U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field R15_12 */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R15_12__SHIFT                     12
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R15_12__WIDTH                      4
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R15_12__MASK             0x0000f000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R15_12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)

/* macros for field NLS */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLS__SHIFT                        16
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLS__WIDTH                         4
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLS__MASK                0x000f0000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field NLW */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLW__SHIFT                        20
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLW__WIDTH                         6
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLW__MASK                0x03f00000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__NLW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03f00000U) >> 20)

/* macros for field R8 */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R8__SHIFT                         26
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R8__WIDTH                          1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R8__MASK                 0x04000000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R8__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__R8__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field LTS */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LTS__SHIFT                        27
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LTS__WIDTH                         1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LTS__MASK                0x08000000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field SCC */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__SCC__SHIFT                        28
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__SCC__WIDTH                         1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__SCC__MASK                0x10000000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__SCC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__SCC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__SCC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field DLLA */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__DLLA__SHIFT                       29
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__DLLA__WIDTH                        1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__DLLA__MASK               0x20000000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__DLLA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__DLLA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__DLLA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field LBMS */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__SHIFT                       30
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__WIDTH                        1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__MASK               0x40000000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LBMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)

/* macros for field LABS */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__SHIFT                       31
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__WIDTH                        1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__MASK               0x80000000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__LABS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__TYPE                        uint32_t
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__READ                     0xffffffffU
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__WRITE                    0xffffffffU
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS__WOCLR                    0xc0000000U

#endif /* __PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_link_ctrl_status */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_LINK_CTRL_STATUS__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::PF_generic_reserved_reg */
#ifndef __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.rsvd_035 */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__RSVD_035__NUM                      1

/* macros for i_pcie_PF.i_PCIE_cap_struct.rsvd_036 */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__RSVD_036__NUM                      1

/* macros for i_pcie_PF.i_PCIE_cap_struct.rsvd_037_038 */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__RSVD_037_038__NUM                  2

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pcie_dev_cap_2 */
#ifndef __PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2_MACRO__
#define __PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2_MACRO__

/* macros for field CTR */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTR__SHIFT                           0
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTR__WIDTH                           4
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTR__MASK                  0x0000000fU
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTR__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field CTDS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTDS__SHIFT                          4
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTDS__WIDTH                          1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTDS__MASK                 0x00000010U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTDS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTDS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__CTDS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field AFS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__AFS__SHIFT                           5
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__AFS__WIDTH                           1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__AFS__MASK                  0x00000020U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__AFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__AFS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__AFS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field OPRS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPRS__SHIFT                          6
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPRS__WIDTH                          1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPRS__MASK                 0x00000040U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPRS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field BAOCS32 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS32__SHIFT                       7
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS32__WIDTH                       1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS32__MASK              0x00000080U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS32__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS32__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS32__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field BAOCS64 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS64__SHIFT                       8
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS64__WIDTH                       1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS64__MASK              0x00000100U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS64__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS64__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS64__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field BAOCS128 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS128__SHIFT                      9
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS128__WIDTH                      1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS128__MASK             0x00000200U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS128__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS128__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__BAOCS128__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field R12 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R12__SHIFT                          10
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R12__WIDTH                           1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R12__MASK                  0x00000400U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R12__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R12__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field LMS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__LMS__SHIFT                          11
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__LMS__WIDTH                           1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__LMS__MASK                  0x00000800U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__LMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__LMS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__LMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field TCS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__TCS__SHIFT                          12
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__TCS__WIDTH                           2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__TCS__MASK                  0x00003000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__TCS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)

/* macros for field R13 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R13__SHIFT                          14
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R13__WIDTH                           4
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R13__MASK                  0x0003c000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003c000U) >> 14)

/* macros for field OPFFS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPFFS__SHIFT                        18
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPFFS__WIDTH                         2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPFFS__MASK                0x000c0000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__OPFFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)

/* macros for field EXFS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EXFS__SHIFT                         20
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EXFS__WIDTH                          1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EXFS__MASK                 0x00100000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EXFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EXFS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EXFS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field EEPS */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EEPS__SHIFT                         21
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EEPS__WIDTH                          1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EEPS__MASK                 0x00200000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EEPS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EEPS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__EEPS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field MEEP */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__MEEP__SHIFT                         22
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__MEEP__WIDTH                          2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__MEEP__MASK                 0x00c00000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__MEEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)

/* macros for field R14 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R14__SHIFT                          24
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R14__WIDTH                           8
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R14__MASK                  0xff000000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__R14__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__TYPE                          uint32_t
#define PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2__READ                       0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PCIE_DEV_CAP_2_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_pcie_dev_cap_2 */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_PCIE_DEV_CAP_2__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::pcie_dev_ctrl_status_2 */
#ifndef __PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2_MACRO__
#define __PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2_MACRO__

/* macros for field CTV */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTV__SHIFT                   0
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTV__WIDTH                   4
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTV__MASK          0x0000000fU
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTV__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field CTD */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__SHIFT                   4
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__WIDTH                   1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__MASK          0x00000010U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__CTD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field AFE */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AFE__SHIFT                   5
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AFE__WIDTH                   1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AFE__MASK          0x00000020U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AFE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AFE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AFE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field AORE */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AORE__SHIFT                  6
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AORE__WIDTH                  1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AORE__MASK         0x00000040U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AORE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AORE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__AORE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field R16 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R16__SHIFT                   7
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R16__WIDTH                   1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R16__MASK          0x00000080U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R16__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R16__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R16__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field IDORE */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__SHIFT                 8
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__WIDTH                 1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__MASK        0x00000100U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDORE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field IDOCE */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__SHIFT                 9
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__WIDTH                 1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__MASK        0x00000200U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__IDOCE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field LTRME */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__SHIFT                10
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__WIDTH                 1
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__MASK        0x00000400U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__LTRME__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field R17 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R17__SHIFT                  11
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R17__WIDTH                   2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R17__MASK          0x00001800U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R17__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001800U) >> 11)

/* macros for field OBFFE */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__SHIFT                13
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__WIDTH                 2
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__MASK        0x00006000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00006000U) >> 13)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00006000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00006000U) | (((uint32_t)(src) <<\
                    13) & 0x00006000U)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__OBFFE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00006000U)))

/* macros for field R18 */
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R18__SHIFT                  15
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R18__WIDTH                  17
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R18__MASK          0xffff8000U
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__R18__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff8000U) >> 15)
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__TYPE                  uint32_t
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__READ               0xffffffffU
#define PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2__WRITE              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PCIE_DEV_CTRL_STATUS_2_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_pcie_dev_ctrl_status_2 */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_PCIE_DEV_CTRL_STATUS_2__NUM      1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::link_cap_2_reg */
#ifndef __PCIE_PF_ADDRMAP__LINK_CAP_2_REG_MACRO__
#define __PCIE_PF_ADDRMAP__LINK_CAP_2_REG_MACRO__

/* macros for field SLSV */
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__SLSV__SHIFT                          1
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__SLSV__WIDTH                          3
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__SLSV__MASK                 0x0000000eU
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__SLSV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)

/* macros for field R4 */
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R4__SHIFT                            4
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R4__WIDTH                            5
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R4__MASK                   0x000001f0U
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001f0U) >> 4)

/* macros for field R9 */
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R9__SHIFT                            9
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R9__WIDTH                           14
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R9__MASK                   0x007ffe00U
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007ffe00U) >> 9)

/* macros for field R23 */
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R23__SHIFT                          23
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R23__WIDTH                           9
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R23__MASK                  0xff800000U
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__R23__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__TYPE                          uint32_t
#define PCIE_PF_ADDRMAP__LINK_CAP_2_REG__READ                       0xfffffffeU

#endif /* __PCIE_PF_ADDRMAP__LINK_CAP_2_REG_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_link_cap_2_reg */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_LINK_CAP_2_REG__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::link_ctrl_status_2 */
#ifndef __PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2_MACRO__
#define __PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2_MACRO__

/* macros for field TLS */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__SHIFT                       0
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__WIDTH                       4
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__MASK              0x0000000fU
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TLS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field EC */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__SHIFT                        4
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__WIDTH                        1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__MASK               0x00000010U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field HASD */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__SHIFT                      5
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__WIDTH                      1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__MASK             0x00000020U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__HASD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field SDE */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__SDE__SHIFT                       6
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__SDE__WIDTH                       1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__SDE__MASK              0x00000040U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__SDE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__SDE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__SDE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field TM */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__SHIFT                        7
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__WIDTH                        3
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__MASK               0x00000380U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000380U) >> 7)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000380U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000380U) | (((uint32_t)(src) <<\
                    7) & 0x00000380U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000380U)))

/* macros for field EMC */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__SHIFT                      10
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__WIDTH                       1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__MASK              0x00000400U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__EMC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field CS */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__SHIFT                       11
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__WIDTH                        1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__MASK               0x00000800U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field CDE */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__SHIFT                      12
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__WIDTH                       4
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__MASK              0x0000f000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field CDEL */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDEL__SHIFT                     16
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDEL__WIDTH                      1
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDEL__MASK             0x00010000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__CDEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field R20 */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R20__SHIFT                      17
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R20__WIDTH                       5
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R20__MASK              0x003e0000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R20__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003e0000U) >> 17)

/* macros for field R19 */
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R19__SHIFT                      22
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R19__WIDTH                      10
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R19__MASK              0xffc00000U
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__R19__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffc00000U) >> 22)
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__TYPE                      uint32_t
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__READ                   0xffffffffU
#define PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2__WRITE                  0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__LINK_CTRL_STATUS_2_MACRO__ */


/* macros for i_pcie_PF.i_PCIE_cap_struct.i_link_ctrl_status_2 */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__I_LINK_CTRL_STATUS_2__NUM          1

/* macros for i_pcie_PF.i_PCIE_cap_struct.rsvd_03D_03F */
#define INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__RSVD_03D_03F__NUM                  3

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::AER_enhanced_cap_hdr */
#ifndef __PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR_MACRO__
#define __PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR_MACRO__

/* macros for field PEECI */
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__PEECI__SHIFT                   0
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__PEECI__WIDTH                  16
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__PEECI__MASK          0x0000ffffU
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__PEECI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field CV */
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__CV__SHIFT                     16
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__CV__WIDTH                      4
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__CV__MASK             0x000f0000U
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__CV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field NCO */
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__NCO__SHIFT                    20
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__NCO__WIDTH                    12
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__NCO__MASK            0xfff00000U
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__NCO__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__TYPE                    uint32_t
#define PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR__READ                 0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__AER_ENHANCED_CAP_HDR_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_AER_enhanced_cap_hdr */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_AER_ENHANCED_CAP_HDR__NUM         1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::uncorr_err_status */
#ifndef __PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS_MACRO__
#define __PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS_MACRO__

/* macros for field R0 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R0__SHIFT                         0
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R0__WIDTH                         4
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R0__MASK                0x0000000fU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R0__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field DLPES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__SHIFT                      4
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__MASK             0x00000010U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__DLPES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field R1 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R1__SHIFT                         5
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R1__WIDTH                         7
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R1__MASK                0x00000fe0U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fe0U) >> 5)

/* macros for field PTS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__SHIFT                       12
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__MASK               0x00001000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__PTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field FCPES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__SHIFT                     13
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__MASK             0x00002000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__FCPES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field CTS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__SHIFT                       14
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__MASK               0x00004000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field CAS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__SHIFT                       15
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__MASK               0x00008000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__CAS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)

/* macros for field UCS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__SHIFT                       16
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__MASK               0x00010000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UCS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)

/* macros for field ROS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__SHIFT                       17
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__MASK               0x00020000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__ROS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)

/* macros for field MTS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__SHIFT                       18
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__MASK               0x00040000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__MTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)

/* macros for field EES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__SHIFT                       19
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__MASK               0x00080000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__EES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)

/* macros for field URES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__SHIFT                      20
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__WIDTH                       1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__MASK              0x00100000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__URES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)

/* macros for field R2 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R2__SHIFT                        21
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R2__WIDTH                         1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R2__MASK                0x00200000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field UIES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__SHIFT                      22
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__WIDTH                       1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__MASK              0x00400000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__UIES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)

/* macros for field R3 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R3__SHIFT                        23
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R3__WIDTH                         9
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R3__MASK                0xff800000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__TYPE                       uint32_t
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__READ                    0xffffffffU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__WRITE                   0xffffffffU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS__WOCLR                   0x005ff010U

#endif /* __PCIE_PF_ADDRMAP__UNCORR_ERR_STATUS_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_uncorr_err_status */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_UNCORR_ERR_STATUS__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::uncorr_err_mask */
#ifndef __PCIE_PF_ADDRMAP__UNCORR_ERR_MASK_MACRO__
#define __PCIE_PF_ADDRMAP__UNCORR_ERR_MASK_MACRO__

/* macros for field R4 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R4__SHIFT                           0
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R4__WIDTH                           4
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R4__MASK                  0x0000000fU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R4__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field DLPEM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__SHIFT                        4
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__MASK               0x00000010U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__DLPEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field R5 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R5__SHIFT                           5
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R5__WIDTH                           7
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R5__MASK                  0x00000fe0U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fe0U) >> 5)

/* macros for field PTM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__SHIFT                         12
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__MASK                 0x00001000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__PTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field FCPEM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__SHIFT                       13
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__WIDTH                        1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__MASK               0x00002000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__FCPEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field CTM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__SHIFT                         14
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__MASK                 0x00004000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field CAM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__SHIFT                         15
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__MASK                 0x00008000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__CAM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field UCM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__SHIFT                         16
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__MASK                 0x00010000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UCM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field ROM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__SHIFT                         17
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__MASK                 0x00020000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__ROM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field MTM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__SHIFT                         18
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__MASK                 0x00040000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__MTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field EEM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__SHIFT                         19
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__WIDTH                          1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__MASK                 0x00080000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__EEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field UREM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__SHIFT                        20
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__WIDTH                         1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__MASK                0x00100000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UREM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R6 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R6__SHIFT                          21
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R6__WIDTH                           1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R6__MASK                  0x00200000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R6__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R6__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field UIEM */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__SHIFT                        22
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__WIDTH                         1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__MASK                0x00400000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__UIEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R7 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R7__SHIFT                          23
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R7__WIDTH                           9
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R7__MASK                  0xff800000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__TYPE                         uint32_t
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__READ                      0xffffffffU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_MASK__WRITE                     0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__UNCORR_ERR_MASK_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_uncorr_err_mask */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_UNCORR_ERR_MASK__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::uncorr_err_severity */
#ifndef __PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY_MACRO__
#define __PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY_MACRO__

/* macros for field R8 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R8__SHIFT                       0
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R8__WIDTH                       4
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R8__MASK              0x0000000fU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R8__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field DLPER */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__SHIFT                    4
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__WIDTH                    1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__MASK           0x00000010U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__DLPER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field SDES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__SDES__SHIFT                     5
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__SDES__WIDTH                     1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__SDES__MASK            0x00000020U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__SDES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__SDES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__SDES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field R10 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R10__SHIFT                      6
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R10__WIDTH                      6
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R10__MASK             0x00000fc0U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)

/* macros for field PTS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__SHIFT                     12
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__MASK             0x00001000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__PTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field FCPES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__SHIFT                   13
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__WIDTH                    1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__MASK           0x00002000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__FCPES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field CTS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__SHIFT                     14
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__MASK             0x00004000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field CAS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__SHIFT                     15
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__MASK             0x00008000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__CAS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field UCS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__SHIFT                     16
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__MASK             0x00010000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UCS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field ROS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__SHIFT                     17
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__MASK             0x00020000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__ROS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field MTS */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__SHIFT                     18
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__MASK             0x00040000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__MTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field EES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__SHIFT                     19
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__MASK             0x00080000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__EES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field URES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__SHIFT                    20
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__WIDTH                     1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__MASK            0x00100000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__URES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R11 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R11__SHIFT                     21
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R11__WIDTH                      1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R11__MASK             0x00200000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R11__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R11__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R11__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field UIES */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__SHIFT                    22
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__WIDTH                     1
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__MASK            0x00400000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__UIES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R12 */
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R12__SHIFT                     23
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R12__WIDTH                      9
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R12__MASK             0xff800000U
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__TYPE                     uint32_t
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__READ                  0xffffffffU
#define PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY__WRITE                 0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__UNCORR_ERR_SEVERITY_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_uncorr_err_severity */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_UNCORR_ERR_SEVERITY__NUM          1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::corr_err_status */
#ifndef __PCIE_PF_ADDRMAP__CORR_ERR_STATUS_MACRO__
#define __PCIE_PF_ADDRMAP__CORR_ERR_STATUS_MACRO__

/* macros for field RES */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__SHIFT                          0
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__WIDTH                          1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__MASK                 0x00000001U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)

/* macros for field R12 */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R12__SHIFT                          1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R12__WIDTH                          5
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R12__MASK                 0x0000003eU
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field BTS */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__SHIFT                          6
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__WIDTH                          1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__MASK                 0x00000040U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field BDS */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__SHIFT                          7
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__WIDTH                          1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__MASK                 0x00000080U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__BDS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field RNRS */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__SHIFT                         8
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__WIDTH                         1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__MASK                0x00000100U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RNRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field R13 */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R13__SHIFT                          9
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R13__WIDTH                          3
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R13__MASK                 0x00000e00U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)

/* macros for field RTTS */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__SHIFT                        12
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__WIDTH                         1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__MASK                0x00001000U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__RTTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field ANFES */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__SHIFT                       13
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__WIDTH                        1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__MASK               0x00002000U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__ANFES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field CIES */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__SHIFT                        14
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__WIDTH                         1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__MASK                0x00004000U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__CIES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field HLOS */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__SHIFT                        15
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__WIDTH                         1
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__MASK                0x00008000U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__HLOS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)

/* macros for field R14 */
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R14__SHIFT                         16
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R14__WIDTH                         16
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R14__MASK                 0xffff0000U
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__R14__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__TYPE                         uint32_t
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__READ                      0xffffffffU
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__WRITE                     0xffffffffU
#define PCIE_PF_ADDRMAP__CORR_ERR_STATUS__WOCLR                     0x0000f1c1U

#endif /* __PCIE_PF_ADDRMAP__CORR_ERR_STATUS_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_corr_err_status */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_CORR_ERR_STATUS__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::corr_err_mask */
#ifndef __PCIE_PF_ADDRMAP__CORR_ERR_MASK_MACRO__
#define __PCIE_PF_ADDRMAP__CORR_ERR_MASK_MACRO__

/* macros for field REM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__SHIFT                            0
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__WIDTH                            1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__MASK                   0x00000001U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__REM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R15 */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R15__SHIFT                            1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R15__WIDTH                            5
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R15__MASK                   0x0000003eU
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R15__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field BTM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__SHIFT                            6
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__WIDTH                            1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__MASK                   0x00000040U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field BDM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__SHIFT                            7
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__WIDTH                            1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__MASK                   0x00000080U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__BDM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field RNRM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__SHIFT                           8
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__WIDTH                           1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__MASK                  0x00000100U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RNRM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R16 */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R16__SHIFT                            9
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R16__WIDTH                            3
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R16__MASK                   0x00000e00U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R16__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)

/* macros for field RTTM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__SHIFT                          12
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__WIDTH                           1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__MASK                  0x00001000U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__RTTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field ANFEM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__SHIFT                         13
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__WIDTH                          1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__MASK                 0x00002000U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__ANFEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field CIEM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__SHIFT                          14
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__WIDTH                           1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__MASK                  0x00004000U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__CIEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field HLOM */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__SHIFT                          15
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__WIDTH                           1
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__MASK                  0x00008000U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__HLOM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field R17 */
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R17__SHIFT                           16
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R17__WIDTH                           16
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R17__MASK                   0xffff0000U
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__R17__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__TYPE                           uint32_t
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__READ                        0xffffffffU
#define PCIE_PF_ADDRMAP__CORR_ERR_MASK__WRITE                       0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__CORR_ERR_MASK_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_corr_err_mask */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_CORR_ERR_MASK__NUM                1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::advcd_err_cap_ctrl */
#ifndef __PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL_MACRO__
#define __PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL_MACRO__

/* macros for field FER */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__FER__SHIFT                       0
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__FER__WIDTH                       5
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__FER__MASK              0x0000001fU
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__FER__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU

/* macros for field EGC */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EGC__SHIFT                       5
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EGC__WIDTH                       1
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EGC__MASK              0x00000020U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EGC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EGC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EGC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field EEG */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__SHIFT                       6
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__WIDTH                       1
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__MASK              0x00000040U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field ECC */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__ECC__SHIFT                       7
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__ECC__WIDTH                       1
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__ECC__MASK              0x00000080U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__ECC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__ECC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__ECC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field EEC */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__SHIFT                       8
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__WIDTH                       1
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__MASK              0x00000100U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__EEC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field MHRC */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRC__SHIFT                      9
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRC__WIDTH                      1
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRC__MASK             0x00000200U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field MHRE */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRE__SHIFT                     10
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRE__WIDTH                      1
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRE__MASK             0x00000400U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__MHRE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field R18 */
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__R18__SHIFT                      11
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__R18__WIDTH                      21
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__R18__MASK              0xfffff800U
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__R18__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffff800U) >> 11)
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__TYPE                      uint32_t
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__READ                   0xffffffffU
#define PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL__WRITE                  0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__ADVCD_ERR_CAP_CTRL_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_advcd_err_cap_ctrl */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_ADVCD_ERR_CAP_CTRL__NUM           1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::hdr_log_0 */
#ifndef __PCIE_PF_ADDRMAP__HDR_LOG_0_MACRO__
#define __PCIE_PF_ADDRMAP__HDR_LOG_0_MACRO__

/* macros for field HD0 */
#define PCIE_PF_ADDRMAP__HDR_LOG_0__HD0__SHIFT                                0
#define PCIE_PF_ADDRMAP__HDR_LOG_0__HD0__WIDTH                               32
#define PCIE_PF_ADDRMAP__HDR_LOG_0__HD0__MASK                       0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_0__HD0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_0__TYPE                               uint32_t
#define PCIE_PF_ADDRMAP__HDR_LOG_0__READ                            0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__HDR_LOG_0_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_hdr_log_0 */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_HDR_LOG_0__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::hdr_log_1 */
#ifndef __PCIE_PF_ADDRMAP__HDR_LOG_1_MACRO__
#define __PCIE_PF_ADDRMAP__HDR_LOG_1_MACRO__

/* macros for field HD1 */
#define PCIE_PF_ADDRMAP__HDR_LOG_1__HD1__SHIFT                                0
#define PCIE_PF_ADDRMAP__HDR_LOG_1__HD1__WIDTH                               32
#define PCIE_PF_ADDRMAP__HDR_LOG_1__HD1__MASK                       0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_1__HD1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_1__TYPE                               uint32_t
#define PCIE_PF_ADDRMAP__HDR_LOG_1__READ                            0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__HDR_LOG_1_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_hdr_log_1 */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_HDR_LOG_1__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::hdr_log_2 */
#ifndef __PCIE_PF_ADDRMAP__HDR_LOG_2_MACRO__
#define __PCIE_PF_ADDRMAP__HDR_LOG_2_MACRO__

/* macros for field HD2 */
#define PCIE_PF_ADDRMAP__HDR_LOG_2__HD2__SHIFT                                0
#define PCIE_PF_ADDRMAP__HDR_LOG_2__HD2__WIDTH                               32
#define PCIE_PF_ADDRMAP__HDR_LOG_2__HD2__MASK                       0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_2__HD2__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_2__TYPE                               uint32_t
#define PCIE_PF_ADDRMAP__HDR_LOG_2__READ                            0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__HDR_LOG_2_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_hdr_log_2 */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_HDR_LOG_2__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::hdr_log_3 */
#ifndef __PCIE_PF_ADDRMAP__HDR_LOG_3_MACRO__
#define __PCIE_PF_ADDRMAP__HDR_LOG_3_MACRO__

/* macros for field HD3 */
#define PCIE_PF_ADDRMAP__HDR_LOG_3__HD3__SHIFT                                0
#define PCIE_PF_ADDRMAP__HDR_LOG_3__HD3__WIDTH                               32
#define PCIE_PF_ADDRMAP__HDR_LOG_3__HD3__MASK                       0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_3__HD3__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__HDR_LOG_3__TYPE                               uint32_t
#define PCIE_PF_ADDRMAP__HDR_LOG_3__READ                            0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__HDR_LOG_3_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.i_hdr_log_3 */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__I_HDR_LOG_3__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::PF_generic_reserved_reg */
#ifndef __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_PF.i_AER_cap_struct.rsvd_04B_04D */
#define INST_I_PCIE_PF__I_AER_CAP_STRUCT__RSVD_04B_04D__NUM                   3

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::dev_ser_num_cap_hdr */
#ifndef __PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR_MACRO__
#define __PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR_MACRO__

/* macros for field PECID */
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__SHIFT                    0
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__WIDTH                   16
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__MASK           0x0000ffffU
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field DSNCV */
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__SHIFT                   16
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__WIDTH                    4
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__MASK           0x000f0000U
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field SNNCO */
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__SHIFT                   20
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__WIDTH                   12
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__MASK           0xfff00000U
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__TYPE                     uint32_t
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR__READ                  0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__DEV_SER_NUM_CAP_HDR_MACRO__ */


/* macros for i_pcie_PF.i_device_serial_num_cap_struct.i_dev_ser_num_cap_hdr */
#define INST_I_PCIE_PF__I_DEVICE_SERIAL_NUM_CAP_STRUCT__I_DEV_SER_NUM_CAP_HDR__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::dev_ser_num_0 */
#ifndef __PCIE_PF_ADDRMAP__DEV_SER_NUM_0_MACRO__
#define __PCIE_PF_ADDRMAP__DEV_SER_NUM_0_MACRO__

/* macros for field DSND0 */
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_0__DSND0__SHIFT                          0
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_0__DSND0__WIDTH                         32
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_0__DSND0__MASK                 0xffffffffU
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_0__DSND0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_0__TYPE                           uint32_t
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_0__READ                        0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__DEV_SER_NUM_0_MACRO__ */


/* macros for i_pcie_PF.i_device_serial_num_cap_struct.i_dev_ser_num_0 */
#define INST_I_PCIE_PF__I_DEVICE_SERIAL_NUM_CAP_STRUCT__I_DEV_SER_NUM_0__NUM  1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::dev_ser_num_1 */
#ifndef __PCIE_PF_ADDRMAP__DEV_SER_NUM_1_MACRO__
#define __PCIE_PF_ADDRMAP__DEV_SER_NUM_1_MACRO__

/* macros for field DSND1 */
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_1__DSND1__SHIFT                          0
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_1__DSND1__WIDTH                         32
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_1__DSND1__MASK                 0xffffffffU
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_1__DSND1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_1__TYPE                           uint32_t
#define PCIE_PF_ADDRMAP__DEV_SER_NUM_1__READ                        0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__DEV_SER_NUM_1_MACRO__ */


/* macros for i_pcie_PF.i_device_serial_num_cap_struct.i_dev_ser_num_1 */
#define INST_I_PCIE_PF__I_DEVICE_SERIAL_NUM_CAP_STRUCT__I_DEV_SER_NUM_1__NUM  1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::PF_generic_reserved_reg */
#ifndef __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__PF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_PF.i_device_serial_num_cap_struct.rsvd_057 */
#define INST_I_PCIE_PF__I_DEVICE_SERIAL_NUM_CAP_STRUCT__RSVD_057__NUM         1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::TPH_req_ext_cap_header_reg */
#ifndef __PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG_MACRO__
#define __PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG_MACRO__

/* macros for field PECID */
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__PECID__SHIFT             0
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__PECID__WIDTH            16
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__PECID__MASK    0x0000ffffU
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__PECID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field CV */
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__CV__SHIFT               16
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__CV__WIDTH                4
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__CV__MASK       0x000f0000U
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__CV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field NCO */
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__NCO__SHIFT              20
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__NCO__WIDTH              12
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__NCO__MASK      0xfff00000U
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__NCO__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__TYPE              uint32_t
#define PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG__READ           0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__TPH_REQ_EXT_CAP_HEADER_REG_MACRO__ */


/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_req_ext_cap_header_reg */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_REQ_EXT_CAP_HEADER_REG__NUM   1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::TPH_req_cap_reg */
#ifndef __PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG_MACRO__
#define __PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG_MACRO__

/* macros for field NSM */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__NSM__SHIFT                          0
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__NSM__WIDTH                          1
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__NSM__MASK                 0x00000001U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__NSM__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__NSM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__NSM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field IVMS */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__IVMS__SHIFT                         1
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__IVMS__WIDTH                         1
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__IVMS__MASK                0x00000002U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__IVMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__IVMS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__IVMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field DSMS */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__DSMS__SHIFT                         2
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__DSMS__WIDTH                         1
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__DSMS__MASK                0x00000004U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__DSMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__DSMS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__DSMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field R0 */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R0__SHIFT                           3
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R0__WIDTH                           5
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R0__MASK                  0x000000f8U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)

/* macros for field ERS */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__ERS__SHIFT                          8
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__ERS__WIDTH                          1
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__ERS__MASK                 0x00000100U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__ERS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__ERS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__ERS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field STL */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STL__SHIFT                          9
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STL__WIDTH                          2
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STL__MASK                 0x00000600U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000600U) >> 9)

/* macros for field R1 */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R1__SHIFT                          11
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R1__WIDTH                           5
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R1__MASK                  0x0000f800U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f800U) >> 11)

/* macros for field STS */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STS__SHIFT                         16
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STS__WIDTH                         11
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STS__MASK                 0x07ff0000U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__STS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07ff0000U) >> 16)

/* macros for field R2 */
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R2__SHIFT                          27
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R2__WIDTH                           5
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R2__MASK                  0xf8000000U
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf8000000U) >> 27)
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__TYPE                         uint32_t
#define PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG__READ                      0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__TPH_REQ_CAP_REG_MACRO__ */


/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_req_cap_reg */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_REQ_CAP_REG__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::TPH_req_ctrl_reg */
#ifndef __PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG_MACRO__
#define __PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG_MACRO__

/* macros for field CSM */
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__SHIFT                         0
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__WIDTH                         3
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__MASK                0x00000007U
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CSM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field CRE */
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__SHIFT                         8
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__WIDTH                         2
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__MASK                0x00000300U
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__CRE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field R10 */
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__R10__SHIFT                        10
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__R10__WIDTH                        22
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__R10__MASK                0xfffffc00U
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__R10__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffc00U) >> 10)
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__TYPE                        uint32_t
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__READ                     0xffffff07U
#define PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG__WRITE                    0xffffff07U

#endif /* __PCIE_PF_ADDRMAP__TPH_REQ_CTRL_REG_MACRO__ */


/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_req_ctrl_reg */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_REQ_CTRL_REG__NUM             1

/* macros for BlueprintGlobalNameSpace::pcie_PF_addrmap::TPH_st_table */
#ifndef __PCIE_PF_ADDRMAP__TPH_ST_TABLE_MACRO__
#define __PCIE_PF_ADDRMAP__TPH_ST_TABLE_MACRO__

/* macros for field STL0 */
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__SHIFT                            0
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__WIDTH                            8
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__MASK                   0x000000ffU
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field STU0 */
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU0__SHIFT                            8
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU0__WIDTH                            8
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU0__MASK                   0x0000ff00U
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field STL1 */
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__SHIFT                           16
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__WIDTH                            8
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__MASK                   0x00ff0000U
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STL1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field STU1 */
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU1__SHIFT                           24
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU1__WIDTH                            8
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU1__MASK                   0xff000000U
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__STU1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__TYPE                            uint32_t
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__READ                         0xffffffffU
#define PCIE_PF_ADDRMAP__TPH_ST_TABLE__WRITE                        0xffffffffU

#endif /* __PCIE_PF_ADDRMAP__TPH_ST_TABLE_MACRO__ */


/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_tab_0 */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_TAB_0__NUM                    1

/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_tab_1 */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_TAB_1__NUM                    1

/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_tab_2 */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_TAB_2__NUM                    1

/* macros for i_pcie_PF.i_TPH_cap_struct.i_TPH_tab_3 */
#define INST_I_PCIE_PF__I_TPH_CAP_STRUCT__I_TPH_TAB_3__NUM                    1
#define RFILE_INST_I_PCIE_PF__I_PCIE_BASE__NUM                                1
#define RFILE_INST_I_PCIE_PF__I_POWER_MGMT_CAP_STRUCT__NUM                    1
#define RFILE_INST_I_PCIE_PF__I_MSI_CAP_STRUCT__NUM                           1
#define RFILE_INST_I_PCIE_PF__I_PCIE_CAP_STRUCT__NUM                          1
#define RFILE_INST_I_PCIE_PF__I_AER_CAP_STRUCT__NUM                           1
#define RFILE_INST_I_PCIE_PF__I_DEVICE_SERIAL_NUM_CAP_STRUCT__NUM             1
#define RFILE_INST_I_PCIE_PF__I_TPH_CAP_STRUCT__NUM                           1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pl_config_0_reg */
#ifndef __PCIE_LM_ADDRMAP__PL_CONFIG_0_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PL_CONFIG_0_REG_MACRO__

/* macros for field LS */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LS__SHIFT                           0
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LS__WIDTH                           1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LS__MASK                  0x00000001U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LS__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field NLC */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NLC__SHIFT                          1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NLC__WIDTH                          2
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NLC__MASK                 0x00000006U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NLC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000006U) >> 1)

/* macros for field NS */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NS__SHIFT                           3
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NS__WIDTH                           2
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NS__MASK                  0x00000018U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__NS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000018U) >> 3)

/* macros for field LTD */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTD__SHIFT                          5
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTD__WIDTH                          1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTD__MASK                 0x00000020U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field APER */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__SHIFT                         6
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__WIDTH                         1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__MASK                0x00000040U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__APER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field TSS */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__SHIFT                          7
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__WIDTH                          1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__MASK                 0x00000080U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TSS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field RFC */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RFC__SHIFT                          8
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RFC__WIDTH                          8
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RFC__MASK                 0x0000ff00U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RFC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RLID */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RLID__SHIFT                        16
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RLID__WIDTH                         8
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RLID__MASK                0x00ff0000U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__RLID__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field LTSSM */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTSSM__SHIFT                       24
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTSSM__WIDTH                        6
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTSSM__MASK               0x3f000000U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__LTSSM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)

/* macros for field R0 */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__R0__SHIFT                          30
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__R0__WIDTH                           1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__R0__MASK                  0x40000000U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__R0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__R0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field MLE */
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__SHIFT                         31
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__WIDTH                          1
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__MASK                 0x80000000U
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__MLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__TYPE                         uint32_t
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__READ                      0xffffffffU
#define PCIE_LM_ADDRMAP__PL_CONFIG_0_REG__WRITE                     0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PL_CONFIG_0_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pl_config_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PL_CONFIG_0_REG__NUM           1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pl_config_1_reg */
#ifndef __PCIE_LM_ADDRMAP__PL_CONFIG_1_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PL_CONFIG_1_REG_MACRO__

/* macros for field TLI */
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__SHIFT                          0
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__WIDTH                          8
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__MASK                 0x000000ffU
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TLI__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TFC1 */
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__SHIFT                         8
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__WIDTH                         8
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__MASK                0x0000ff00U
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TFC2 */
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__SHIFT                        16
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__WIDTH                         8
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__MASK                0x00ff0000U
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TFC3 */
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__SHIFT                        24
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__WIDTH                         8
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__MASK                0xff000000U
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TFC3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__TYPE                         uint32_t
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__READ                      0xffffffffU
#define PCIE_LM_ADDRMAP__PL_CONFIG_1_REG__WRITE                     0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PL_CONFIG_1_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pl_config_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PL_CONFIG_1_REG__NUM           1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::dll_tmr_config_reg */
#ifndef __PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG_MACRO__
#define __PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG_MACRO__

/* macros for field TSRT */
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__SHIFT                      0
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__WIDTH                      9
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__MASK             0x000001ffU
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000001ffU
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000001ffU)
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TSRT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field R9 */
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R9__SHIFT                        9
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R9__WIDTH                        7
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R9__MASK               0x0000fe00U
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fe00U) >> 9)

/* macros for field RSART */
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__SHIFT                    16
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__WIDTH                     9
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__MASK            0x01ff0000U
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01ff0000U) >> 16)
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x01ff0000U)
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x01ff0000U)
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__RSART__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x01ff0000U)))

/* macros for field R25 */
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R25__SHIFT                      25
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R25__WIDTH                       7
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R25__MASK              0xfe000000U
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__R25__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfe000000U) >> 25)
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__TYPE                      uint32_t
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__READ                   0xffffffffU
#define PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG__WRITE                  0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__DLL_TMR_CONFIG_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_dll_tmr_config_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_DLL_TMR_CONFIG_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::rcv_cred_lim_0_reg_vc0 */
#ifndef __PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0_MACRO__
#define __PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0_MACRO__

/* macros for field PPC */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__SHIFT                   0
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__WIDTH                  12
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__MASK          0x00000fffU
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PPC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field PHC */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__SHIFT                  12
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__WIDTH                   8
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__MASK          0x000ff000U
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ff000U) >> 12)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x000ff000U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ff000U) | (((uint32_t)(src) <<\
                    12) & 0x000ff000U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__PHC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x000ff000U)))

/* macros for field NPPC */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__SHIFT                 20
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__WIDTH                 12
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__MASK         0xfff00000U
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0xfff00000U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfff00000U) | (((uint32_t)(src) <<\
                    20) & 0xfff00000U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__NPPC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0xfff00000U)))
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__TYPE                  uint32_t
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__READ               0xffffffffU
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0__WRITE              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__RCV_CRED_LIM_0_REG_VC0_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_rcv_cred_lim_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_RCV_CRED_LIM_0_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::rcv_cred_lim_1_reg_vc0 */
#ifndef __PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0_MACRO__
#define __PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0_MACRO__

/* macros for field NPHCL */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__SHIFT                 0
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__WIDTH                 8
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__MASK        0x000000ffU
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__NPHCL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field CPC */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__SHIFT                   8
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__WIDTH                  12
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__MASK          0x000fff00U
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fff00U) >> 8)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x000fff00U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fff00U) | (((uint32_t)(src) <<\
                    8) & 0x000fff00U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CPC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x000fff00U)))

/* macros for field R2 */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__R2__SHIFT                   20
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__R2__WIDTH                    4
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__R2__MASK           0x00f00000U
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)

/* macros for field CHC */
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__SHIFT                  24
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__WIDTH                   8
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__MASK          0xff000000U
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__CHC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__TYPE                  uint32_t
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__READ               0xffffffffU
#define PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0__WRITE              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__RCV_CRED_LIM_1_REG_VC0_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_rcv_cred_lim_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_RCV_CRED_LIM_1_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::transm_cred_lim_0_reg_vc0 */
#ifndef __PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0_MACRO__
#define __PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0_MACRO__

/* macros for field PPC */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PPC__SHIFT                0
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PPC__WIDTH               12
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PPC__MASK       0x00000fffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PPC__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU

/* macros for field PHC */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PHC__SHIFT               12
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PHC__WIDTH                8
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PHC__MASK       0x000ff000U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__PHC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ff000U) >> 12)

/* macros for field NPPC */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__NPPC__SHIFT              20
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__NPPC__WIDTH              12
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__NPPC__MASK      0xfff00000U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__NPPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__TYPE               uint32_t
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0__READ            0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_0_REG_VC0_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_transm_cred_lim_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_TRANSM_CRED_LIM_0_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::transm_cred_lim_1_reg_vc0 */
#ifndef __PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0_MACRO__
#define __PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0_MACRO__

/* macros for field NPHC */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__NPHC__SHIFT               0
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__NPHC__WIDTH               8
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__NPHC__MASK      0x000000ffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__NPHC__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field CPC */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CPC__SHIFT                8
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CPC__WIDTH               12
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CPC__MASK       0x000fff00U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fff00U) >> 8)

/* macros for field R3 */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__R3__SHIFT                20
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__R3__WIDTH                 4
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__R3__MASK        0x00f00000U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)

/* macros for field CHC */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CHC__SHIFT               24
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CHC__WIDTH                8
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CHC__MASK       0xff000000U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__CHC__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__TYPE               uint32_t
#define PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0__READ            0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__TRANSM_CRED_LIM_1_REG_VC0_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_transm_cred_lim_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_TRANSM_CRED_LIM_1_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::transm_cred_update_int_config_0_reg */
#ifndef __PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG_MACRO__
#define __PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG_MACRO__

/* macros for field MPUI */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__SHIFT     0
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__WIDTH    16
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__MASK \
                    0x0000ffffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MPUI__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field MNUI */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__SHIFT    16
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__WIDTH    16
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__MASK \
                    0xffff0000U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__MNUI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__TYPE     uint32_t
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__READ  0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__WRITE 0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_0_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_transm_cred_update_int_config_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_TRANSM_CRED_UPDATE_INT_CONFIG_0_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::transm_cred_update_int_config_1_reg */
#ifndef __PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG_MACRO__
#define __PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG_MACRO__

/* macros for field CUI */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__SHIFT      0
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__WIDTH     16
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__MASK \
                    0x0000ffffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__CUI__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field MUI */
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__SHIFT     16
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__WIDTH     16
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__MASK \
                    0xffff0000U
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__MUI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__TYPE     uint32_t
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__READ  0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__WRITE 0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__TRANSM_CRED_UPDATE_INT_CONFIG_1_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_transm_cred_update_int_config_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_TRANSM_CRED_UPDATE_INT_CONFIG_1_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::L0S_timeout_limit_reg */
#ifndef __PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG_MACRO__

/* macros for field LT */
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__SHIFT                     0
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__WIDTH                    16
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__MASK            0x0000ffffU
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__LT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field R4 */
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__R4__SHIFT                    16
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__R4__WIDTH                    16
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__R4__MASK            0xffff0000U
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__TYPE                   uint32_t
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__READ                0xffffffffU
#define PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG__WRITE               0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__L0S_TIMEOUT_LIMIT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_L0S_timeout_limit_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_L0S_TIMEOUT_LIMIT_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::transmit_tlp_count_reg */
#ifndef __PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG_MACRO__

/* macros for field TTC */
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__SHIFT                   0
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__WIDTH                  32
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__MASK          0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TTC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__TYPE                  uint32_t
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__READ               0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__WRITE              0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG__WOCLR              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__TRANSMIT_TLP_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_transmit_tlp_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_TRANSMIT_TLP_COUNT_REG__NUM    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::transmit_tlp_payload_dword_count_reg */
#ifndef __PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG_MACRO__

/* macros for field TTPBC */
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__SHIFT   0
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__WIDTH  32
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__MASK \
                    0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TTPBC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__TYPE    uint32_t
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__READ 0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__WRITE \
                    0xffffffffU
#define PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__WOCLR \
                    0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_transmit_tlp_payload_dword_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_TRANSMIT_TLP_PAYLOAD_DWORD_COUNT_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::receive_tlp_count_reg */
#ifndef __PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG_MACRO__

/* macros for field RTC */
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__SHIFT                    0
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__WIDTH                   32
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__MASK           0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__RTC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__TYPE                   uint32_t
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__READ                0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__WRITE               0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG__WOCLR               0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__RECEIVE_TLP_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_receive_tlp_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_RECEIVE_TLP_COUNT_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::receive_tlp_payload_dword_count_reg */
#ifndef __PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG_MACRO__

/* macros for field RTPDC */
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__SHIFT    0
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__WIDTH   32
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__MASK \
                    0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__RTPDC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__TYPE     uint32_t
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__READ  0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__WRITE 0xffffffffU
#define PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__WOCLR 0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_receive_tlp_payload_dword_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_RECEIVE_TLP_PAYLOAD_DWORD_COUNT_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::compln_tmout_lim_0_reg */
#ifndef __PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG_MACRO__
#define __PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG_MACRO__

/* macros for field CTL */
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__SHIFT                   0
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__WIDTH                  24
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__MASK          0x00ffffffU
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__READ(src) \
                    (uint32_t)(src)\
                    & 0x00ffffffU
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00ffffffU)
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__CTL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))

/* macros for field R5 */
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__R5__SHIFT                   24
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__R5__WIDTH                    8
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__R5__MASK           0xff000000U
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__TYPE                  uint32_t
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__READ               0xffffffffU
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG__WRITE              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_0_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_compln_tmout_lim_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_COMPLN_TMOUT_LIM_0_REG__NUM    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::compln_tmout_lim_1_reg */
#ifndef __PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG_MACRO__
#define __PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG_MACRO__

/* macros for field CTL */
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__SHIFT                   0
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__WIDTH                  28
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__MASK          0x0fffffffU
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__READ(src) \
                    (uint32_t)(src)\
                    & 0x0fffffffU
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0fffffffU)
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fffffffU) | ((uint32_t)(src) &\
                    0x0fffffffU)
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__CTL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0fffffffU)))

/* macros for field R6 */
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__R6__SHIFT                   28
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__R6__WIDTH                    4
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__R6__MASK           0xf0000000U
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__R6__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf0000000U) >> 28)
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__TYPE                  uint32_t
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__READ               0xffffffffU
#define PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG__WRITE              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__COMPLN_TMOUT_LIM_1_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_compln_tmout_lim_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_COMPLN_TMOUT_LIM_1_REG__NUM    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::L1_st_reentry_delay_reg */
#ifndef __PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG_MACRO__
#define __PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG_MACRO__

/* macros for field L1RD */
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__SHIFT                 0
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__WIDTH                32
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__MASK        0xffffffffU
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__L1RD__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__TYPE                 uint32_t
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__READ              0xffffffffU
#define PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG__WRITE             0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__L1_ST_REENTRY_DELAY_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_L1_st_reentry_delay_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_L1_ST_REENTRY_DELAY_REG__NUM   1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::vendor_id_reg */
#ifndef __PCIE_LM_ADDRMAP__VENDOR_ID_REG_MACRO__
#define __PCIE_LM_ADDRMAP__VENDOR_ID_REG_MACRO__

/* macros for field VID */
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__SHIFT                            0
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__WIDTH                           16
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__MASK                   0x0000ffffU
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__VID__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field SVID */
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__SHIFT                          16
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__WIDTH                          16
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__MASK                  0xffff0000U
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__SVID__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__TYPE                           uint32_t
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__READ                        0xffffffffU
#define PCIE_LM_ADDRMAP__VENDOR_ID_REG__WRITE                       0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__VENDOR_ID_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_vendor_id_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_VENDOR_ID_REG__NUM             1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::aspm_L1_entry_tmout_delay_reg */
#ifndef __PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG_MACRO__
#define __PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG_MACRO__

/* macros for field L1T */
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__SHIFT            0
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__WIDTH           20
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__MASK   0x000fffffU
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__READ(src) \
                    (uint32_t)(src)\
                    & 0x000fffffU
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000fffffU)
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fffffU) | ((uint32_t)(src) &\
                    0x000fffffU)
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__L1T__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000fffffU)))

/* macros for field R7 */
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__R7__SHIFT            20
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__R7__WIDTH            12
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__R7__MASK    0xfff00000U
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__TYPE           uint32_t
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__READ        0xffffffffU
#define PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG__WRITE       0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__ASPM_L1_ENTRY_TMOUT_DELAY_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_aspm_L1_entry_tmout_delay_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_ASPM_L1_ENTRY_TMOUT_DELAY_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pme_turnoff_ack_delay_reg */
#ifndef __PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG_MACRO__

/* macros for field PTOAD */
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__SHIFT              0
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__WIDTH             16
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__MASK     0x0000ffffU
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__PTOAD__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field R7 */
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__R7__SHIFT                16
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__R7__WIDTH                16
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__R7__MASK        0xffff0000U
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__TYPE               uint32_t
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__READ            0xffffffffU
#define PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG__WRITE           0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PME_TURNOFF_ACK_DELAY_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pme_turnoff_ack_delay_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PME_TURNOFF_ACK_DELAY_REG__NUM 1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::sris_control_reg */
#ifndef __PCIE_LM_ADDRMAP__SRIS_CONTROL_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SRIS_CONTROL_REG_MACRO__

/* macros for field SRISE */
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__SHIFT                       0
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__WIDTH                       1
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__MASK              0x00000001U
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__SRISE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R31 */
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__R31__SHIFT                         1
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__R31__WIDTH                        31
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__R31__MASK                0xfffffffeU
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__R31__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffffeU) >> 1)
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__TYPE                        uint32_t
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__READ                     0xffffffffU
#define PCIE_LM_ADDRMAP__SRIS_CONTROL_REG__WRITE                    0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__SRIS_CONTROL_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_sris_control_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SRIS_CONTROL_REG__NUM          1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::shdw_hdr_log_0_reg */
#ifndef __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG_MACRO__

/* macros for field SHDW_HDR_LOG_0 */
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__SHIFT            0
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__WIDTH           32
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__MASK   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__SHDW_HDR_LOG_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__TYPE                      uint32_t
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__READ                   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG__WRITE                  0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_0_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_shdw_hdr_log_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SHDW_HDR_LOG_0_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::shdw_hdr_log_1_reg */
#ifndef __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG_MACRO__

/* macros for field SHDW_HDR_LOG_1 */
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__SHIFT            0
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__WIDTH           32
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__MASK   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__SHDW_HDR_LOG_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__TYPE                      uint32_t
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__READ                   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG__WRITE                  0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_1_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_shdw_hdr_log_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SHDW_HDR_LOG_1_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::shdw_hdr_log_2_reg */
#ifndef __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG_MACRO__

/* macros for field SHDW_HDR_LOG_2 */
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__SHIFT            0
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__WIDTH           32
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__MASK   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__SHDW_HDR_LOG_2__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__TYPE                      uint32_t
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__READ                   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG__WRITE                  0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_2_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_shdw_hdr_log_2_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SHDW_HDR_LOG_2_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::shdw_hdr_log_3_reg */
#ifndef __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG_MACRO__

/* macros for field SHDW_HDR_LOG_3 */
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__SHIFT            0
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__WIDTH           32
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__MASK   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__SHDW_HDR_LOG_3__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__TYPE                      uint32_t
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__READ                   0xffffffffU
#define PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG__WRITE                  0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__SHDW_HDR_LOG_3_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_shdw_hdr_log_3_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SHDW_HDR_LOG_3_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::shdw_func_num_reg */
#ifndef __PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG_MACRO__

/* macros for field SHDW_FUNC_NUM */
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__SHIFT              0
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__WIDTH              8
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__MASK     0x000000ffU
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__SHDW_FUNC_NUM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field R0 */
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__R0__SHIFT                         8
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__R0__WIDTH                        24
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__R0__MASK                0xffffff00U
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__R0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__R0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__R0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__TYPE                       uint32_t
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__READ                    0x000000ffU
#define PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG__WRITE                   0x000000ffU

#endif /* __PCIE_LM_ADDRMAP__SHDW_FUNC_NUM_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_shdw_func_num_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SHDW_FUNC_NUM_REG__NUM         1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::shdw_ur_err_reg */
#ifndef __PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG_MACRO__
#define __PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG_MACRO__

/* macros for field P_UR_ERR */
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__SHIFT                     0
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__WIDTH                     1
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__MASK            0x00000001U
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__P_UR_ERR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field NP_UR_ERR */
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__SHIFT                    1
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__WIDTH                    1
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__MASK           0x00000002U
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__NP_UR_ERR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field R0 */
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__R0__SHIFT                           2
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__R0__WIDTH                          30
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__R0__MASK                  0xfffffffcU
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__R0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0xfffffffcU)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__R0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfffffffcU) | (((uint32_t)(src) <<\
                    2) & 0xfffffffcU)
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__R0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0xfffffffcU)))
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__TYPE                         uint32_t
#define PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG__WRITE                     0x00000000U

#endif /* __PCIE_LM_ADDRMAP__SHDW_UR_ERR_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_shdw_ur_err_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_SHDW_UR_ERR_REG__NUM           1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::negotiated_lane_map_reg */
#ifndef __PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG_MACRO__
#define __PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG_MACRO__

/* macros for field NLM */
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__NLM__SHIFT                  0
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__NLM__WIDTH                  1
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__NLM__MASK         0x00000001U
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__NLM__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__NLM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__NLM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R70 */
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R70__SHIFT                  1
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R70__WIDTH                 15
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R70__MASK         0x0000fffeU
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R70__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fffeU) >> 1)

/* macros for field LRS */
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__LRS__SHIFT                 16
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__LRS__WIDTH                  1
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__LRS__MASK         0x00010000U
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__LRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__LRS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__LRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field R71 */
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R71__SHIFT                 17
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R71__WIDTH                 15
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R71__MASK         0xfffe0000U
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__R71__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffe0000U) >> 17)
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__TYPE                 uint32_t
#define PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG__READ              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__NEGOTIATED_LANE_MAP_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_negotiated_lane_map_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_NEGOTIATED_LANE_MAP_REG__NUM   1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::receive_fts_count_reg */
#ifndef __PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG_MACRO__

/* macros for field RFC5S */
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__RFC5S__SHIFT                  0
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__RFC5S__WIDTH                  8
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__RFC5S__MASK         0x000000ffU
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__RFC5S__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field R7 */
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R7__SHIFT                     8
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R7__WIDTH                     8
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R7__MASK            0x0000ff00U
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field R72 */
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R72__SHIFT                   16
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R72__WIDTH                   16
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R72__MASK           0xffff0000U
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__R72__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__TYPE                   uint32_t
#define PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG__READ                0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__RECEIVE_FTS_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_receive_fts_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_RECEIVE_FTS_COUNT_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::debug_mux_control_reg */
#ifndef __PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG_MACRO__
#define __PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG_MACRO__

/* macros for field MS */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__SHIFT                     0
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__WIDTH                     4
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__MASK            0x0000000fU
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__MS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field R8 */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8__SHIFT                     4
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8__WIDTH                    10
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8__MASK            0x00003ff0U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003ff0U) >> 4)

/* macros for field DSSPLM */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__SHIFT                14
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__WIDTH                 1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__MASK        0x00004000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DSSPLM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field FDS */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__SHIFT                   15
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__WIDTH                    1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__MASK           0x00008000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__FDS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field AWRPRI */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__SHIFT                16
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__WIDTH                 1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__MASK        0x00010000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__AWRPRI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field R8B */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8B__SHIFT                   17
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8B__WIDTH                    1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8B__MASK           0x00020000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8B__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R8B__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field DOASFC */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__SHIFT                18
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__WIDTH                 1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__MASK        0x00040000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOASFC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field DIOAEFC */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__SHIFT               19
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__WIDTH                1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__MASK       0x00080000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DIOAEFC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field DCIVMC */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__SHIFT                20
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__WIDTH                 1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__MASK        0x00100000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DCIVMC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R21 */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R21__SHIFT                   21
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R21__WIDTH                    2
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R21__MASK           0x00600000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R21__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00600000U) >> 21)

/* macros for field DLUC */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__SHIFT                  23
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__WIDTH                   1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__MASK          0x00800000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DLUC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field EFLT */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__SHIFT                  24
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__WIDTH                   1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__MASK          0x01000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFLT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field ESPC */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__SHIFT                  25
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__WIDTH                   1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__MASK          0x02000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__ESPC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field R26 */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R26__SHIFT                   26
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R26__WIDTH                    1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R26__MASK           0x04000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R26__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R26__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R26__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field R27 */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R27__SHIFT                   27
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R27__WIDTH                    1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R27__MASK           0x08000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R27__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R27__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__R27__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field DEI */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__SHIFT                   28
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__WIDTH                    1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__MASK           0x10000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DEI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field DFCUT */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__SHIFT                 29
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__WIDTH                  1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__MASK         0x20000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DFCUT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field DOC */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__SHIFT                   30
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__WIDTH                    1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__MASK           0x40000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__DOC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field EFSRTCA */
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__SHIFT               31
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__WIDTH                1
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__MASK       0x80000000U
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__EFSRTCA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__TYPE                   uint32_t
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__READ                0xffffffffU
#define PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG__WRITE               0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__DEBUG_MUX_CONTROL_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_debug_mux_control_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_DEBUG_MUX_CONTROL_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::local_error_status_register */
#ifndef __PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER_MACRO__
#define __PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER_MACRO__

/* macros for field PRFPE */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__SHIFT            0
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__WIDTH            1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__MASK   0x00000001U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)

/* macros for field CRFPE */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__SHIFT            1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__WIDTH            1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__MASK   0x00000002U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field RRPE */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__SHIFT             2
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__WIDTH             1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__MASK    0x00000004U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RRPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field PRFO */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__SHIFT             3
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__WIDTH             1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__MASK    0x00000008U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PRFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field CRFO */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__SHIFT             4
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__WIDTH             1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__MASK    0x00000010U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CRFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field RT */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__SHIFT               5
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__WIDTH               1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__MASK      0x00000020U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field RTR */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__SHIFT              6
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__MASK     0x00000040U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__RTR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field PE */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__SHIFT               7
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__WIDTH               1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__MASK      0x00000080U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__PE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field MTR */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__SHIFT              8
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__MASK     0x00000100U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MTR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field UCR */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__SHIFT              9
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__MASK     0x00000200U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UCR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)

/* macros for field FCE */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__SHIFT             10
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__MASK     0x00000400U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__FCE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)

/* macros for field CT */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__SHIFT              11
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__WIDTH               1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__MASK      0x00000800U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__CT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)

/* macros for field R12 */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R12__SHIFT             12
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R12__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R12__MASK     0x00001000U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R12__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R12__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field R13 */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R13__SHIFT             13
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R13__WIDTH              4
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R13__MASK     0x0001e000U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001e000U) >> 13)

/* macros for field R17 */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R17__SHIFT             17
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R17__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R17__MASK     0x00020000U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R17__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R17__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R17__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field UTC */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__SHIFT             18
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__WIDTH              1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__MASK     0x00040000U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__UTC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)

/* macros for field MMVC */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__SHIFT            19
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__WIDTH             1
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__MASK    0x00080000U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__MMVC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)

/* macros for field R9 */
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R9__SHIFT              20
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R9__WIDTH              12
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R9__MASK      0xfff00000U
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__TYPE             uint32_t
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__READ          0xffffffffU
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__WRITE         0xffffffffU
#define PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER__WOCLR         0x000c0fffU

#endif /* __PCIE_LM_ADDRMAP__LOCAL_ERROR_STATUS_REGISTER_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_local_error_status_register */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_LOCAL_ERROR_STATUS_REGISTER__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::local_intrpt_mask_reg */
#ifndef __PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG_MACRO__
#define __PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG_MACRO__

/* macros for field PRFPE */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__SHIFT                  0
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__WIDTH                  1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__MASK         0x00000001U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field CRFPE */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__SHIFT                  1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__WIDTH                  1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__MASK         0x00000002U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field RRPE */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__SHIFT                   2
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__WIDTH                   1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__MASK          0x00000004U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RRPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field PRFO */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__SHIFT                   3
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__WIDTH                   1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__MASK          0x00000008U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PRFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field CRFO */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__SHIFT                   4
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__WIDTH                   1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__MASK          0x00000010U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CRFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field RT */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__SHIFT                     5
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__WIDTH                     1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__MASK            0x00000020U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field RTR */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__SHIFT                    6
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__MASK           0x00000040U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__RTR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field PE */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__SHIFT                     7
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__WIDTH                     1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__MASK            0x00000080U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__PE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field MTR */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__SHIFT                    8
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__MASK           0x00000100U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MTR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field UCR */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__SHIFT                    9
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__MASK           0x00000200U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UCR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field FCE */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__SHIFT                   10
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__MASK           0x00000400U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__FCE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field CT */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__SHIFT                    11
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__WIDTH                     1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__MASK            0x00000800U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__CT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field R12 */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R12__SHIFT                   12
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R12__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R12__MASK           0x00001000U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R12__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R12__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field R13 */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R13__SHIFT                   13
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R13__WIDTH                    4
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R13__MASK           0x0001e000U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001e000U) >> 13)

/* macros for field R17 */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R17__SHIFT                   17
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R17__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R17__MASK           0x00020000U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R17__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R17__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R17__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field UTC */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__SHIFT                   18
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__WIDTH                    1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__MASK           0x00040000U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__UTC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field MMVC */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__SHIFT                  19
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__WIDTH                   1
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__MASK          0x00080000U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__MMVC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)

/* macros for field R9 */
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R9__SHIFT                    20
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R9__WIDTH                    12
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R9__MASK            0xfff00000U
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__TYPE                   uint32_t
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__READ                0xffffffffU
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__WRITE               0xffffffffU
#define PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG__WOCLR               0x00080000U

#endif /* __PCIE_LM_ADDRMAP__LOCAL_INTRPT_MASK_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_local_intrpt_mask_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_LOCAL_INTRPT_MASK_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::lcrc_err_count_reg */
#ifndef __PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG_MACRO__

/* macros for field LEC */
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__SHIFT                       0
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__WIDTH                      16
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__MASK              0x0000ffffU
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__LEC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field R11 */
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__R11__SHIFT                      16
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__R11__WIDTH                      16
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__R11__MASK              0xffff0000U
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__R11__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__TYPE                      uint32_t
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__READ                   0xffffffffU
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__WRITE                  0xffffffffU
#define PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG__WOCLR                  0x0000ffffU

#endif /* __PCIE_LM_ADDRMAP__LCRC_ERR_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_lcrc_err_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_LCRC_ERR_COUNT_REG__NUM        1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::ecc_corr_err_count_reg */
#ifndef __PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG_MACRO__
#define __PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG_MACRO__

/* macros for field PFRCER */
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__SHIFT                0
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__WIDTH                8
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__MASK       0x000000ffU
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__PFRCER__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field SFRCER */
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__SHIFT                8
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__WIDTH                8
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__MASK       0x0000ff00U
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__SFRCER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field RRCER */
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__SHIFT                16
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__WIDTH                 8
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__MASK        0x00ff0000U
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__RRCER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field R12 */
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__SHIFT                  24
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__WIDTH                   8
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__MASK          0xff000000U
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__R12__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__TYPE                  uint32_t
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__READ               0xffffffffU
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__WRITE              0xffffffffU
#define PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG__WOCLR              0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__ECC_CORR_ERR_COUNT_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_ecc_corr_err_count_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_ECC_CORR_ERR_COUNT_REG__NUM    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pme_service_timeout_delay_reg */
#ifndef __PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG_MACRO__

/* macros for field PSTD */
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__SHIFT           0
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__WIDTH          20
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__MASK  0x000fffffU
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__READ(src) \
                    (uint32_t)(src)\
                    & 0x000fffffU
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000fffffU)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fffffU) | ((uint32_t)(src) &\
                    0x000fffffU)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__PSTD__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000fffffU)))

/* macros for field DPMOPS */
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__SHIFT        20
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__WIDTH         1
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__MASK \
                    0x00100000U
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__DPMOPS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R21 */
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__R21__SHIFT           21
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__R21__WIDTH           11
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__R21__MASK   0xffe00000U
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__R21__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffe00000U) >> 21)
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__TYPE           uint32_t
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__READ        0xffffffffU
#define PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG__WRITE       0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PME_SERVICE_TIMEOUT_DELAY_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pme_service_timeout_delay_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PME_SERVICE_TIMEOUT_DELAY_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::root_port_requestor_id_reg */
#ifndef __PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG_MACRO__
#define __PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG_MACRO__

/* macros for field RPRI */
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__SHIFT              0
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__WIDTH             16
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__MASK     0x0000ffffU
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__RPRI__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field R0 */
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__R0__SHIFT               16
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__R0__WIDTH               16
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__R0__MASK       0xffff0000U
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__TYPE              uint32_t
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__READ           0xffffffffU
#define PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG__WRITE          0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__ROOT_PORT_REQUESTOR_ID_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_root_port_requestor_id_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_ROOT_PORT_REQUESTOR_ID_REG__NUM \
                    1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::ep_bus_device_number_reg */
#ifndef __PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG_MACRO__
#define __PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG_MACRO__

/* macros for field EPDN */
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPDN__SHIFT                0
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPDN__WIDTH                5
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPDN__MASK       0x0000001fU
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPDN__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU

/* macros for field R5 */
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R5__SHIFT                  5
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R5__WIDTH                  3
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R5__MASK         0x000000e0U
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)

/* macros for field EPBN */
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPBN__SHIFT                8
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPBN__WIDTH                8
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPBN__MASK       0x0000ff00U
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__EPBN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field R16 */
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R16__SHIFT                16
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R16__WIDTH                16
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R16__MASK        0xffff0000U
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__R16__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__TYPE                uint32_t
#define PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG__READ             0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__EP_BUS_DEVICE_NUMBER_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_ep_bus_device_number_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_EP_BUS_DEVICE_NUMBER_REG__NUM  1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pf_BAR_config_0_reg */
#ifndef __PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG_MACRO__

/* macros for field BAR0A */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__SHIFT                    0
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__WIDTH                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__MASK           0x0000001fU
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0A__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field BAR0C */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__SHIFT                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__WIDTH                    3
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__MASK           0x000000e0U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR0C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field BAR1A */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__SHIFT                    8
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__WIDTH                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__MASK           0x00001f00U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f00U) >> 8)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00001f00U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f00U) | (((uint32_t)(src) <<\
                    8) & 0x00001f00U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00001f00U)))

/* macros for field BAR1C */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__SHIFT                   13
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__WIDTH                    3
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__MASK           0x0000e000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000e000U) >> 13)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0000e000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000e000U) | (((uint32_t)(src) <<\
                    13) & 0x0000e000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR1C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0000e000U)))

/* macros for field BAR2A */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__SHIFT                   16
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__WIDTH                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__MASK           0x001f0000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))

/* macros for field BAR2C */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__SHIFT                   21
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__WIDTH                    3
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__MASK           0x00e00000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00e00000U) >> 21)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00e00000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00e00000U) | (((uint32_t)(src) <<\
                    21) & 0x00e00000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR2C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00e00000U)))

/* macros for field BAR3A */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__SHIFT                   24
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__WIDTH                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__MASK           0x1f000000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x1f000000U) >> 24)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x1f000000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x1f000000U) | (((uint32_t)(src) <<\
                    24) & 0x1f000000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x1f000000U)))

/* macros for field BAR3C */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__SHIFT                   29
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__WIDTH                    3
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__MASK           0xe0000000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__READ(src) \
                    (((uint32_t)(src)\
                    & 0xe0000000U) >> 29)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0xe0000000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xe0000000U) | (((uint32_t)(src) <<\
                    29) & 0xe0000000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__BAR3C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0xe0000000U)))
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__TYPE                     uint32_t
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__READ                  0xffffffffU
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG__WRITE                 0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PF_BAR_CONFIG_0_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pf_0_BAR_config_0_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PF_0_BAR_CONFIG_0_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pf_BAR_config_1_reg */
#ifndef __PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG_MACRO__

/* macros for field BAR4A */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__SHIFT                    0
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__WIDTH                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__MASK           0x0000001fU
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4A__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field BAR4C */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__SHIFT                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__WIDTH                    3
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__MASK           0x000000e0U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR4C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field BAR5A */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__SHIFT                    8
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__WIDTH                    5
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__MASK           0x00001f00U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f00U) >> 8)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00001f00U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f00U) | (((uint32_t)(src) <<\
                    8) & 0x00001f00U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00001f00U)))

/* macros for field BAR5C */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__SHIFT                   13
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__WIDTH                    3
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__MASK           0x0000e000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000e000U) >> 13)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0000e000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000e000U) | (((uint32_t)(src) <<\
                    13) & 0x0000e000U)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__BAR5C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0000e000U)))

/* macros for field R16 */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R16__SHIFT                     16
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R16__WIDTH                      8
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R16__MASK             0x00ff0000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R16__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field R24 */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R24__SHIFT                     24
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R24__WIDTH                      7
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R24__MASK             0x7f000000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R24__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7f000000U) >> 24)

/* macros for field R31 */
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R31__SHIFT                     31
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R31__WIDTH                      1
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R31__MASK             0x80000000U
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R31__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R31__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__R31__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__TYPE                     uint32_t
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__READ                  0xffffffffU
#define PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG__WRITE                 0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PF_BAR_CONFIG_1_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pf_0_BAR_config_1_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PF_0_BAR_CONFIG_1_REG__NUM     1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::pf_config_reg */
#ifndef __PCIE_LM_ADDRMAP__PF_CONFIG_REG_MACRO__
#define __PCIE_LM_ADDRMAP__PF_CONFIG_REG_MACRO__

/* macros for field F0E */
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__F0E__SHIFT                            0
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__F0E__WIDTH                            1
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__F0E__MASK                   0x00000001U
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__F0E__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__F0E__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__F0E__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R */
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__R__SHIFT                              1
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__R__WIDTH                             31
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__R__MASK                     0xfffffffeU
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__R__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffffeU) >> 1)
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__TYPE                           uint32_t
#define PCIE_LM_ADDRMAP__PF_CONFIG_REG__READ                        0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__PF_CONFIG_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_pf_config_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_PF_CONFIG_REG__NUM             1

/* macros for BlueprintGlobalNameSpace::pcie_LM_addrmap::rc_BAR_config_reg */
#ifndef __PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG_MACRO__
#define __PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG_MACRO__

/* macros for field RCBAR0A */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__SHIFT                    0
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__WIDTH                    6
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__MASK           0x0000003fU
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0A__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field RCBAR0C */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__SHIFT                    6
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__WIDTH                    3
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__MASK           0x000001c0U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001c0U) >> 6)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000001c0U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001c0U) | (((uint32_t)(src) <<\
                    6) & 0x000001c0U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR0C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000001c0U)))

/* macros for field RCBAR1A */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__SHIFT                    9
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__WIDTH                    5
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__MASK           0x00003e00U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003e00U) >> 9)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00003e00U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003e00U) | (((uint32_t)(src) <<\
                    9) & 0x00003e00U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00003e00U)))

/* macros for field RCBAR1C */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__SHIFT                   14
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__WIDTH                    3
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__MASK           0x0001c000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001c000U) >> 14)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0001c000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001c000U) | (((uint32_t)(src) <<\
                    14) & 0x0001c000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBAR1C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0001c000U)))

/* macros for field RCBARPME */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__SHIFT                  17
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__WIDTH                   1
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__MASK          0x00020000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPME__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field RCBARPMS */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__SHIFT                  18
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__WIDTH                   1
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__MASK          0x00040000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field RCBARPIE */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__SHIFT                  19
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__WIDTH                   1
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__MASK          0x00080000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field RCBARPIS */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__SHIFT                  20
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__WIDTH                   1
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__MASK          0x00100000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBARPIS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R10 */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__R10__SHIFT                       21
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__R10__WIDTH                       10
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__R10__MASK               0x7fe00000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__R10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7fe00000U) >> 21)

/* macros for field RCBCE */
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__SHIFT                     31
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__WIDTH                      1
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__MASK             0x80000000U
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__RCBCE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__TYPE                       uint32_t
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__READ                    0xffffffffU
#define PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG__WRITE                   0xffffffffU

#endif /* __PCIE_LM_ADDRMAP__RC_BAR_CONFIG_REG_MACRO__ */


/* macros for i_pcie_LM.i_regf_lm_pcie_base.i_rc_BAR_config_reg */
#define INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__I_RC_BAR_CONFIG_REG__NUM         1
#define RFILE_INST_I_PCIE_LM__I_REGF_LM_PCIE_BASE__NUM                        1

/* macros for BlueprintGlobalNameSpace::pcie_VF_addrmap::VF_generic_reserved_reg */
#ifndef __PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG_MACRO__

/* macros for field RSVD */
#define PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_VF_ADDRMAP__VF_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_VF.i_VF_generic_reserved_reg */
#define INST_I_PCIE_VF__I_VF_GENERIC_RESERVED_REG__NUM                        1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::vendor_id_device_id */
#ifndef __PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID_MACRO__
#define __PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID_MACRO__

/* macros for field VID */
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__SHIFT                      0
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__WIDTH                     16
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__MASK             0x0000ffffU
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__VID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field DID */
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__SHIFT                     16
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__WIDTH                     16
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__MASK             0xffff0000U
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__DID__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID__READ                  0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__VENDOR_ID_DEVICE_ID_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_vendor_id_device_id */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_VENDOR_ID_DEVICE_ID__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::command_status */
#ifndef __PCIE_RC_ADDRMAP__COMMAND_STATUS_MACRO__
#define __PCIE_RC_ADDRMAP__COMMAND_STATUS_MACRO__

/* macros for field ISE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__SHIFT                           0
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__MASK                  0x00000001U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__ISE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field MSE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__SHIFT                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__MASK                  0x00000002U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MSE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field BE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__SHIFT                            2
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__WIDTH                            1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__MASK                   0x00000004U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__BE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field R0 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R0__SHIFT                            3
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R0__WIDTH                            3
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R0__MASK                   0x00000038U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000038U) >> 3)

/* macros for field PERE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__SHIFT                          6
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__WIDTH                          1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__MASK                 0x00000040U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__PERE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field R1 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R1__SHIFT                            7
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R1__WIDTH                            1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R1__MASK                   0x00000080U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field SE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__SHIFT                            8
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__WIDTH                            1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__MASK                   0x00000100U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R2 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R2__SHIFT                            9
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R2__WIDTH                            1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R2__MASK                   0x00000200U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field IMD */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__SHIFT                          10
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__MASK                  0x00000400U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IMD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field R3 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R3__SHIFT                           11
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R3__WIDTH                            5
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R3__MASK                   0x0000f800U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f800U) >> 11)

/* macros for field R4 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R4__SHIFT                           16
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R4__WIDTH                            3
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R4__MASK                   0x00070000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00070000U) >> 16)

/* macros for field IS */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IS__SHIFT                           19
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IS__WIDTH                            1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IS__MASK                   0x00080000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__IS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field CL */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__CL__SHIFT                           20
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__CL__WIDTH                            1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__CL__MASK                   0x00100000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__CL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__CL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__CL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R5 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R5__SHIFT                           21
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R5__WIDTH                            3
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R5__MASK                   0x00e00000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00e00000U) >> 21)

/* macros for field MDPE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__SHIFT                         24
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__WIDTH                          1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__MASK                 0x01000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__MDPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)

/* macros for field R6 */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R6__SHIFT                           25
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R6__WIDTH                            2
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R6__MASK                   0x06000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__R6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x06000000U) >> 25)

/* macros for field STA */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__SHIFT                          27
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__MASK                  0x08000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__STA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)

/* macros for field RTA */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__SHIFT                          28
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__MASK                  0x10000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RTA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)

/* macros for field RMA */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__SHIFT                          29
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__MASK                  0x20000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__RMA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)

/* macros for field SSE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__SHIFT                          30
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__MASK                  0x40000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__SSE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)

/* macros for field DPE */
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__SHIFT                          31
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__WIDTH                           1
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__MASK                  0x80000000U
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__DPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__TYPE                          uint32_t
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__READ                       0xffffffffU
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__WRITE                      0xffffffffU
#define PCIE_RC_ADDRMAP__COMMAND_STATUS__WOCLR                      0xf9000000U

#endif /* __PCIE_RC_ADDRMAP__COMMAND_STATUS_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_command_status */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_COMMAND_STATUS__NUM                 1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::revision_id_class_code */
#ifndef __PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE_MACRO__
#define __PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE_MACRO__

/* macros for field RID */
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__RID__SHIFT                   0
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__RID__WIDTH                   8
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__RID__MASK          0x000000ffU
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__RID__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field PIB */
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__SHIFT                   8
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__WIDTH                   8
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__MASK          0x0000ff00U
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__PIB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field SCC */
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__SHIFT                  16
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__WIDTH                   8
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__MASK          0x00ff0000U
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__SCC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field CC */
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__CC__SHIFT                   24
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__CC__WIDTH                    8
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__CC__MASK           0xff000000U
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__CC__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__TYPE                  uint32_t
#define PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE__READ               0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__REVISION_ID_CLASS_CODE_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_revision_id_class_code */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_REVISION_ID_CLASS_CODE__NUM         1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::bist_header_latency_cache_line */
#ifndef __PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE_MACRO__
#define __PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE_MACRO__

/* macros for field CLS */
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__SHIFT           0
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__WIDTH           8
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__MASK  0x000000ffU
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__CLS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field LT */
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__SHIFT            8
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__WIDTH            8
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__MASK   0x0000ff00U
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__LT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field HT */
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__SHIFT           16
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__WIDTH            7
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__MASK   0x007f0000U
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__HT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)

/* macros for field DT */
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__SHIFT           23
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__WIDTH            1
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__MASK   0x00800000U
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__DT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field BR */
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__SHIFT           24
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__WIDTH            8
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__MASK   0xff000000U
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__BR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__TYPE          uint32_t
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__READ       0xffffffffU
#define PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE__WRITE      0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__BIST_HEADER_LATENCY_CACHE_LINE_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_bist_header_latency_cache_line */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_BIST_HEADER_LATENCY_CACHE_LINE__NUM 1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::RC_BAR_0 */
#ifndef __PCIE_RC_ADDRMAP__RC_BAR_0_MACRO__
#define __PCIE_RC_ADDRMAP__RC_BAR_0_MACRO__

/* macros for field MSI0 */
#define PCIE_RC_ADDRMAP__RC_BAR_0__MSI0__SHIFT                                0
#define PCIE_RC_ADDRMAP__RC_BAR_0__MSI0__WIDTH                                1
#define PCIE_RC_ADDRMAP__RC_BAR_0__MSI0__MASK                       0x00000001U
#define PCIE_RC_ADDRMAP__RC_BAR_0__MSI0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__RC_BAR_0__MSI0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__RC_BAR_0__MSI0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R7 */
#define PCIE_RC_ADDRMAP__RC_BAR_0__R7__SHIFT                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_0__R7__WIDTH                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_0__R7__MASK                         0x00000002U
#define PCIE_RC_ADDRMAP__RC_BAR_0__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__RC_BAR_0__R7__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_RC_ADDRMAP__RC_BAR_0__R7__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S0 */
#define PCIE_RC_ADDRMAP__RC_BAR_0__S0__SHIFT                                  2
#define PCIE_RC_ADDRMAP__RC_BAR_0__S0__WIDTH                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_0__S0__MASK                         0x00000004U
#define PCIE_RC_ADDRMAP__RC_BAR_0__S0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__RC_BAR_0__S0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__RC_BAR_0__S0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P0 */
#define PCIE_RC_ADDRMAP__RC_BAR_0__P0__SHIFT                                  3
#define PCIE_RC_ADDRMAP__RC_BAR_0__P0__WIDTH                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_0__P0__MASK                         0x00000008U
#define PCIE_RC_ADDRMAP__RC_BAR_0__P0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__RC_BAR_0__P0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_RC_ADDRMAP__RC_BAR_0__P0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field BAMR0 */
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__SHIFT                               4
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__WIDTH                              28
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__MASK                      0xfffffff0U
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffff0U) >> 4)
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0xfffffff0U)
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfffffff0U) | (((uint32_t)(src) <<\
                    4) & 0xfffffff0U)
#define PCIE_RC_ADDRMAP__RC_BAR_0__BAMR0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0xfffffff0U)))
#define PCIE_RC_ADDRMAP__RC_BAR_0__TYPE                                uint32_t
#define PCIE_RC_ADDRMAP__RC_BAR_0__READ                             0xffffffffU
#define PCIE_RC_ADDRMAP__RC_BAR_0__WRITE                            0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__RC_BAR_0_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_RC_BAR_0 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_RC_BAR_0__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::RC_BAR_1 */
#ifndef __PCIE_RC_ADDRMAP__RC_BAR_1_MACRO__
#define __PCIE_RC_ADDRMAP__RC_BAR_1_MACRO__

/* macros for field MSI0 */
#define PCIE_RC_ADDRMAP__RC_BAR_1__MSI0__SHIFT                                0
#define PCIE_RC_ADDRMAP__RC_BAR_1__MSI0__WIDTH                                1
#define PCIE_RC_ADDRMAP__RC_BAR_1__MSI0__MASK                       0x00000001U
#define PCIE_RC_ADDRMAP__RC_BAR_1__MSI0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__RC_BAR_1__MSI0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__RC_BAR_1__MSI0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R7 */
#define PCIE_RC_ADDRMAP__RC_BAR_1__R7__SHIFT                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_1__R7__WIDTH                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_1__R7__MASK                         0x00000002U
#define PCIE_RC_ADDRMAP__RC_BAR_1__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__RC_BAR_1__R7__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_RC_ADDRMAP__RC_BAR_1__R7__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field S0 */
#define PCIE_RC_ADDRMAP__RC_BAR_1__S0__SHIFT                                  2
#define PCIE_RC_ADDRMAP__RC_BAR_1__S0__WIDTH                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_1__S0__MASK                         0x00000004U
#define PCIE_RC_ADDRMAP__RC_BAR_1__S0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__RC_BAR_1__S0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__RC_BAR_1__S0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field P0 */
#define PCIE_RC_ADDRMAP__RC_BAR_1__P0__SHIFT                                  3
#define PCIE_RC_ADDRMAP__RC_BAR_1__P0__WIDTH                                  1
#define PCIE_RC_ADDRMAP__RC_BAR_1__P0__MASK                         0x00000008U
#define PCIE_RC_ADDRMAP__RC_BAR_1__P0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__RC_BAR_1__P0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_RC_ADDRMAP__RC_BAR_1__P0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field BAMR0 */
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__SHIFT                               4
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__WIDTH                              28
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__MASK                      0xfffffff0U
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffff0U) >> 4)
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0xfffffff0U)
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfffffff0U) | (((uint32_t)(src) <<\
                    4) & 0xfffffff0U)
#define PCIE_RC_ADDRMAP__RC_BAR_1__BAMR0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0xfffffff0U)))
#define PCIE_RC_ADDRMAP__RC_BAR_1__TYPE                                uint32_t
#define PCIE_RC_ADDRMAP__RC_BAR_1__READ                             0xffffffffU
#define PCIE_RC_ADDRMAP__RC_BAR_1__WRITE                            0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__RC_BAR_1_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_RC_BAR_1 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_RC_BAR_1__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_bus_numbers_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG_MACRO__

/* macros for field PBN */
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__SHIFT                     0
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__WIDTH                     8
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__MASK            0x000000ffU
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__PBN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field SBN */
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__SHIFT                     8
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__WIDTH                     8
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__MASK            0x0000ff00U
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SBN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field SUBN */
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__SHIFT                   16
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__WIDTH                    8
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__MASK           0x00ff0000U
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SUBN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field SLTN */
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SLTN__SHIFT                   24
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SLTN__WIDTH                    8
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SLTN__MASK           0xff000000U
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__SLTN__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__TYPE                    uint32_t
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__READ                 0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG__WRITE                0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_BUS_NUMBERS_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_bus_numbers */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_BUS_NUMBERS__NUM               1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_io_base_limit_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG_MACRO__

/* macros for field IOBS1 */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS1__SHIFT                 0
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS1__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS1__MASK        0x00000001U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R1 */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R1__SHIFT                    1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R1__WIDTH                    3
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R1__MASK           0x0000000eU
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)

/* macros for field IBR */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__SHIFT                   4
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__WIDTH                   4
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__MASK          0x000000f0U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IBR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field IOBS2 */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS2__SHIFT                 8
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS2__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS2__MASK        0x00000100U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__IOBS2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R2 */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R2__SHIFT                    9
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R2__WIDTH                    3
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R2__MASK           0x00000e00U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)

/* macros for field ILR */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__SHIFT                  12
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__WIDTH                   4
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__MASK          0x0000f000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__ILR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field R3 */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R3__SHIFT                   16
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R3__WIDTH                    8
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R3__MASK           0x00ff0000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field MPE */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__SHIFT                  24
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__WIDTH                   1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__MASK          0x01000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__MPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)

/* macros for field R4 */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R4__SHIFT                   25
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R4__WIDTH                    2
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R4__MASK           0x06000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x06000000U) >> 25)

/* macros for field STA */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__SHIFT                  27
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__WIDTH                   1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__MASK          0x08000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__STA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)

/* macros for field RTA */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__SHIFT                  28
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__WIDTH                   1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__MASK          0x10000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RTA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)

/* macros for field RMA */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__SHIFT                  29
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__WIDTH                   1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__MASK          0x20000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RMA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)

/* macros for field RSE */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__SHIFT                  30
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__WIDTH                   1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__MASK          0x40000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__RSE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)

/* macros for field DPE */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__SHIFT                  31
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__WIDTH                   1
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__MASK          0x80000000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__DPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__TYPE                  uint32_t
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__READ               0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__WRITE              0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG__WOCLR              0xf9000000U

#endif /* __PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_io_base_limit */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_IO_BASE_LIMIT__NUM             1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_mem_base_limit_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG_MACRO__

/* macros for field R1 */
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R1__SHIFT                   0
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R1__WIDTH                   4
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R1__MASK          0x0000000fU
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R1__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field MBR */
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__SHIFT                  4
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__WIDTH                 12
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__MASK         0x0000fff0U
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fff0U) >> 4)
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x0000fff0U)
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fff0U) | (((uint32_t)(src) <<\
                    4) & 0x0000fff0U)
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MBR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x0000fff0U)))

/* macros for field R2 */
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R2__SHIFT                  16
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R2__WIDTH                   4
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R2__MASK          0x000f0000U
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field MLR */
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__SHIFT                 20
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__WIDTH                 12
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__MASK         0xfff00000U
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0xfff00000U)
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfff00000U) | (((uint32_t)(src) <<\
                    20) & 0xfff00000U)
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__MLR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0xfff00000U)))
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__TYPE                 uint32_t
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__READ              0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG__WRITE             0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_MEM_BASE_LIMIT_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_mem_base_limit */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_MEM_BASE_LIMIT__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_prefetch_base_limit_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG_MACRO__

/* macros for field PMBR */
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__SHIFT            0
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__WIDTH           16
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__MASK   0x0000ffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMBR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field PMLR */
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__SHIFT           16
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__WIDTH           16
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__MASK   0xffff0000U
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__PMLR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__TYPE            uint32_t
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__READ         0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG__WRITE        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_LIMIT_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_prefetch_base_limit */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_PREFETCH_BASE_LIMIT__NUM       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_prefetch_base_upper_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG_MACRO__

/* macros for field PBRU */
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__SHIFT            0
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__WIDTH           32
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__MASK   0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__PBRU__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__TYPE            uint32_t
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__READ         0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG__WRITE        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_PREFETCH_BASE_UPPER_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_prefetch_base_upper */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_PREFETCH_BASE_UPPER__NUM       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_prefetch_limit_upper_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG_MACRO__

/* macros for field PLRU */
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__SHIFT           0
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__WIDTH          32
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__MASK  0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__PLRU__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__TYPE           uint32_t
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__READ        0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG__WRITE       0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_PREFETCH_LIMIT_UPPER_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_prefetch_limit_upper */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_PREFETCH_LIMIT_UPPER__NUM      1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_io_base_limit_upper_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG_MACRO__

/* macros for field IBRU */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__SHIFT            0
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__WIDTH           16
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__MASK   0x0000ffffU
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__IBRU__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field ILR */
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__SHIFT            16
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__WIDTH            16
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__MASK    0xffff0000U
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__ILR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__TYPE            uint32_t
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__READ         0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG__WRITE        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_IO_BASE_LIMIT_UPPER_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_io_base_limit_upper */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_IO_BASE_LIMIT_UPPER__NUM       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::capabilities_pointer */
#ifndef __PCIE_RC_ADDRMAP__CAPABILITIES_POINTER_MACRO__
#define __PCIE_RC_ADDRMAP__CAPABILITIES_POINTER_MACRO__

/* macros for field CP */
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__CP__SHIFT                      0
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__CP__WIDTH                      8
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__CP__MASK             0x000000ffU
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__CP__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field R15 */
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__R15__SHIFT                     8
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__R15__WIDTH                    24
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__R15__MASK            0xffffff00U
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__R15__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__TYPE                    uint32_t
#define PCIE_RC_ADDRMAP__CAPABILITIES_POINTER__READ                 0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__CAPABILITIES_POINTER_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_capabilities_pointer */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_CAPABILITIES_POINTER__NUM           1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::RC_generic_reserved_reg */
#ifndef __PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG_MACRO__
#define __PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG_MACRO__

/* macros for field rsvd */
#define PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG__RSVD__SHIFT                 0
#define PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG__RSVD__WIDTH                32
#define PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG__RSVD__MASK        0xffffffffU
#define PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG__RSVD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG__TYPE                 uint32_t
#define PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG__READ              0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__RC_GENERIC_RESERVED_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_0e */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_0E__NUM                          1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::intrpt_line_intrpt_pin */
#ifndef __PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN_MACRO__
#define __PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN_MACRO__

/* macros for field ILR */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__SHIFT                   0
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__WIDTH                   8
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__MASK          0x000000ffU
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ILR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field IPR */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__SHIFT                   8
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__WIDTH                   3
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__MASK          0x00000700U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__IPR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000700U) >> 8)

/* macros for field R5 */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R5__SHIFT                   11
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R5__WIDTH                    5
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R5__MASK           0x0000f800U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f800U) >> 11)

/* macros for field PERE */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__SHIFT                 16
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__WIDTH                  1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__MASK         0x00010000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__PERE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field BCSE */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__SHIFT                 17
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__WIDTH                  1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__MASK         0x00020000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCSE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field ISAE */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__SHIFT                 18
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__WIDTH                  1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__MASK         0x00040000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__ISAE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field VGAE */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__SHIFT                 19
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__WIDTH                  1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__MASK         0x00080000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGAE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field VGA16D */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__SHIFT               20
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__WIDTH                1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__MASK       0x00100000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__VGA16D__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R21 */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R21__SHIFT                  21
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R21__WIDTH                   1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R21__MASK          0x00200000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R21__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R21__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R21__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field BCRSBR */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__SHIFT               22
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__WIDTH                1
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__MASK       0x00400000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__BCRSBR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R23 */
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R23__SHIFT                  23
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R23__WIDTH                   9
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R23__MASK          0xff800000U
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__R23__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__TYPE                  uint32_t
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__READ               0xffffffffU
#define PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN__WRITE              0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__INTRPT_LINE_INTRPT_PIN_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_intrpt_line_intrpt_pin */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_INTRPT_LINE_INTRPT_PIN__NUM         1

/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_010_01F */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_010_01F__NUM                    16

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pwr_mgmt_cap */
#ifndef __PCIE_RC_ADDRMAP__PWR_MGMT_CAP_MACRO__
#define __PCIE_RC_ADDRMAP__PWR_MGMT_CAP_MACRO__

/* macros for field CID */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CID__SHIFT                             0
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CID__WIDTH                             8
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CID__MASK                    0x000000ffU
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CID__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field CP */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CP__SHIFT                              8
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CP__WIDTH                              8
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CP__MASK                     0x0000ff00U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__CP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field VID */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__VID__SHIFT                            16
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__VID__WIDTH                             3
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__VID__MASK                    0x00070000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__VID__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00070000U) >> 16)

/* macros for field PC */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PC__SHIFT                             19
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PC__WIDTH                              1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PC__MASK                     0x00080000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field R0 */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__R0__SHIFT                             20
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__R0__WIDTH                              1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__R0__MASK                     0x00100000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__R0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__R0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field DSI */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__DSI__SHIFT                            21
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__DSI__WIDTH                             1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__DSI__MASK                    0x00200000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__DSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__DSI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__DSI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field MCRAPS */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__MCRAPS__SHIFT                         22
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__MCRAPS__WIDTH                          3
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__MCRAPS__MASK                 0x01c00000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__MCRAPS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01c00000U) >> 22)

/* macros for field D1S */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D1S__SHIFT                            25
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D1S__WIDTH                             1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D1S__MASK                    0x02000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D1S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D1S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D1S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field D2S */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D2S__SHIFT                            26
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D2S__WIDTH                             1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D2S__MASK                    0x04000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D2S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D2S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__D2S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field PSD0S */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD0S__SHIFT                          27
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD0S__WIDTH                           1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD0S__MASK                  0x08000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD0S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD0S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD0S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field PSD1S */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD1S__SHIFT                          28
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD1S__WIDTH                           1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD1S__MASK                  0x10000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD1S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD1S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD1S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field PSD2S */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD2S__SHIFT                          29
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD2S__WIDTH                           1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD2S__MASK                  0x20000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD2S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD2S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSD2S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field PSDHS */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDHS__SHIFT                          30
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDHS__WIDTH                           1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDHS__MASK                  0x40000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDHS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDHS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDHS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field PSDCS */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDCS__SHIFT                          31
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDCS__WIDTH                           1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDCS__MASK                  0x80000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDCS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDCS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__PSDCS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__TYPE                            uint32_t
#define PCIE_RC_ADDRMAP__PWR_MGMT_CAP__READ                         0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PWR_MGMT_CAP_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pwr_mgmt_cap */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PWR_MGMT_CAP__NUM                   1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pwr_mgmt_ctrl_stat_rep */
#ifndef __PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP_MACRO__
#define __PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP_MACRO__

/* macros for field PS */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__SHIFT                    0
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__WIDTH                    2
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__MASK           0x00000003U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field R4 */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__SHIFT                    2
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__WIDTH                    1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__MASK           0x00000004U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R4__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field NSR */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__SHIFT                   3
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__WIDTH                   1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__MASK          0x00000008U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__NSR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R3 */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__SHIFT                    4
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__WIDTH                    4
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__MASK           0x000000f0U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)

/* macros for field PE */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__SHIFT                    8
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__WIDTH                    1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__MASK           0x00000100U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R2 */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__SHIFT                    9
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__WIDTH                    6
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__MASK           0x00007e00U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007e00U) >> 9)

/* macros for field PMES */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__SHIFT                 15
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__WIDTH                  1
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__MASK         0x00008000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__PMES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)

/* macros for field R1 */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__SHIFT                   16
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__WIDTH                    8
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__MASK           0x00ff0000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__R1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field DR */
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__SHIFT                   24
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__WIDTH                    8
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__MASK           0xff000000U
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__DR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__TYPE                  uint32_t
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__READ               0xffffffffU
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__WRITE              0xffffffffU
#define PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP__WOCLR              0x00008000U

#endif /* __PCIE_RC_ADDRMAP__PWR_MGMT_CTRL_STAT_REP_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pwr_mgmt_ctrl_stat_rep */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PWR_MGMT_CTRL_STAT_REP__NUM         1

/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_22_2F */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_22_2F__NUM                      14

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_cap_list */
#ifndef __PCIE_RC_ADDRMAP__PCIE_CAP_LIST_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_CAP_LIST_MACRO__

/* macros for field CID */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__CID__SHIFT                            0
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__CID__WIDTH                            8
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__CID__MASK                   0x000000ffU
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__CID__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field NCP */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__NCP__SHIFT                            8
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__NCP__WIDTH                            8
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__NCP__MASK                   0x0000ff00U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__NCP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field PCV */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__PCV__SHIFT                           16
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__PCV__WIDTH                            4
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__PCV__MASK                   0x000f0000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__PCV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field DT */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__DT__SHIFT                            20
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__DT__WIDTH                             4
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__DT__MASK                    0x00f00000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__DT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)

/* macros for field SI */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__SI__SHIFT                            24
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__SI__WIDTH                             1
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__SI__MASK                    0x01000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__SI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__SI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__SI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field IMN */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__IMN__SHIFT                           25
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__IMN__WIDTH                            5
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__IMN__MASK                   0x3e000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__IMN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)

/* macros for field TRS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TRS__SHIFT                           30
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TRS__WIDTH                            1
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TRS__MASK                   0x40000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TRS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field R0 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__R0__SHIFT                            31
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__R0__WIDTH                             1
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__R0__MASK                    0x80000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__R0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__R0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__R0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__PCIE_CAP_LIST__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_CAP_LIST_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_cap_list */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_CAP_LIST__NUM                  1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_cap_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_CAP_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_CAP_REG_MACRO__

/* macros for field MP */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__SHIFT                              0
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__WIDTH                              3
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__MASK                     0x00000007U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__MP__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field PFS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__PFS__SHIFT                             3
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__PFS__WIDTH                             2
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__PFS__MASK                    0x00000018U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__PFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000018U) >> 3)

/* macros for field ETFS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__ETFS__SHIFT                            5
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__ETFS__WIDTH                            1
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__ETFS__MASK                   0x00000020U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__ETFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__ETFS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__ETFS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field AL0L */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__SHIFT                            6
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__WIDTH                            3
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__MASK                   0x000001c0U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001c0U) >> 6)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000001c0U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001c0U) | (((uint32_t)(src) <<\
                    6) & 0x000001c0U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL0L__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000001c0U)))

/* macros for field AL1L */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__SHIFT                            9
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__WIDTH                            3
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__MASK                   0x00000e00U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000e00U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000e00U) | (((uint32_t)(src) <<\
                    9) & 0x00000e00U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__AL1L__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000e00U)))

/* macros for field R3 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R3__SHIFT                             12
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R3__WIDTH                              3
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R3__MASK                     0x00007000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007000U) >> 12)

/* macros for field RER */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__SHIFT                            15
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__WIDTH                             1
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__MASK                    0x00008000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__RER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field R4 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R4__SHIFT                             16
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R4__WIDTH                              2
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R4__MASK                     0x00030000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)

/* macros for field CSP */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CSP__SHIFT                            18
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CSP__WIDTH                             8
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CSP__MASK                    0x03fc0000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CSP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)

/* macros for field CPLS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CPLS__SHIFT                           26
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CPLS__WIDTH                            2
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CPLS__MASK                   0x0c000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__CPLS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)

/* macros for field FLRC */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__FLRC__SHIFT                           28
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__FLRC__WIDTH                            1
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__FLRC__MASK                   0x10000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__FLRC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__FLRC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__FLRC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field R5 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R5__SHIFT                             29
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R5__WIDTH                              3
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R5__MASK                     0xe0000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__R5__READ(src) \
                    (((uint32_t)(src)\
                    & 0xe0000000U) >> 29)
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__TYPE                            uint32_t
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__READ                         0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_CAP_REG__WRITE                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_CAP_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_cap */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_CAP__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_dev_ctrl_status_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG_MACRO__

/* macros for field ECER */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__SHIFT                0
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__WIDTH                1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__MASK       0x00000001U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ECER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field ENFER */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__SHIFT               1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__WIDTH               1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__MASK      0x00000002U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENFER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field EFER */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__SHIFT                2
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__WIDTH                1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__MASK       0x00000004U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EFER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field EURR */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__SHIFT                3
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__WIDTH                1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__MASK       0x00000008U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__EURR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field ERO */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__SHIFT                 4
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__MASK        0x00000010U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ERO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field MP */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__SHIFT                  5
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__WIDTH                  3
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__MASK         0x000000e0U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field ETE */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ETE__SHIFT                 8
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ETE__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ETE__MASK        0x00000100U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ETE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ETE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ETE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field PFE */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__PFE__SHIFT                 9
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__PFE__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__PFE__MASK        0x00000200U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__PFE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__PFE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__PFE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field APPME */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APPME__SHIFT              10
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APPME__WIDTH               1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APPME__MASK      0x00000400U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APPME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APPME__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APPME__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field ENS */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__SHIFT                11
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__MASK        0x00000800U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__ENS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field MRR */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__SHIFT                12
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__WIDTH                 3
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__MASK        0x00007000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007000U) >> 12)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00007000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007000U) | (((uint32_t)(src) <<\
                    12) & 0x00007000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__MRR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00007000U)))

/* macros for field R7 */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R7__SHIFT                 15
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R7__WIDTH                  1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R7__MASK         0x00008000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R7__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R7__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field CED */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__SHIFT                16
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__MASK        0x00010000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__CED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)

/* macros for field NFED */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__SHIFT               17
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__WIDTH                1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__MASK       0x00020000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__NFED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)

/* macros for field FED */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__SHIFT                18
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__MASK        0x00040000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__FED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)

/* macros for field URD */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__SHIFT                19
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__MASK        0x00080000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__URD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)

/* macros for field APD */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APD__SHIFT                20
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APD__WIDTH                 1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APD__MASK        0x00100000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__APD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field TP */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TP__SHIFT                 21
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TP__WIDTH                  1
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TP__MASK         0x00200000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field R8 */
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R8__SHIFT                 22
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R8__WIDTH                 10
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R8__MASK         0xffc00000U
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__R8__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffc00000U) >> 22)
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__TYPE                uint32_t
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__READ             0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__WRITE            0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG__WOCLR            0x000f0000U

#endif /* __PCIE_RC_ADDRMAP__PCIE_DEV_CTRL_STATUS_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_dev_ctrl_status */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_DEV_CTRL_STATUS__NUM           1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::link_cap_reg */
#ifndef __PCIE_RC_ADDRMAP__LINK_CAP_REG_MACRO__
#define __PCIE_RC_ADDRMAP__LINK_CAP_REG_MACRO__

/* macros for field MLS */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLS__SHIFT                             0
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLS__WIDTH                             4
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLS__MASK                    0x0000000fU
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLS__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field MLW */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLW__SHIFT                             4
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLW__WIDTH                             6
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLW__MASK                    0x000003f0U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__MLW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003f0U) >> 4)

/* macros for field ASPM */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPM__SHIFT                           10
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPM__WIDTH                            2
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPM__MASK                   0x00000c00U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)

/* macros for field L0EL */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L0EL__SHIFT                           12
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L0EL__WIDTH                            3
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L0EL__MASK                   0x00007000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L0EL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007000U) >> 12)

/* macros for field L1EL */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L1EL__SHIFT                           15
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L1EL__WIDTH                            3
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L1EL__MASK                   0x00038000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__L1EL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00038000U) >> 15)

/* macros for field CPM */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__CPM__SHIFT                            18
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__CPM__WIDTH                             1
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__CPM__MASK                    0x00040000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__CPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__CPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__CPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field SERC */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__SERC__SHIFT                           19
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__SERC__WIDTH                            1
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__SERC__MASK                   0x00080000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__SERC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__SERC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__SERC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field DARC */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__DARC__SHIFT                           20
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__DARC__WIDTH                            1
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__DARC__MASK                   0x00100000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__DARC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__DARC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__DARC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field LBNC */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__LBNC__SHIFT                           21
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__LBNC__WIDTH                            1
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__LBNC__MASK                   0x00200000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__LBNC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__LBNC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__LBNC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field ASPMOC */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPMOC__SHIFT                         22
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPMOC__WIDTH                          1
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPMOC__MASK                 0x00400000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPMOC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPMOC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__ASPMOC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R9 */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__R9__SHIFT                             23
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__R9__WIDTH                              1
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__R9__MASK                     0x00800000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__R9__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__R9__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field PN */
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__PN__SHIFT                             24
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__PN__WIDTH                              8
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__PN__MASK                     0xff000000U
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__PN__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__TYPE                            uint32_t
#define PCIE_RC_ADDRMAP__LINK_CAP_REG__READ                         0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__LINK_CAP_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_link_cap */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_LINK_CAP__NUM                       1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::link_ctl_stat_reg */
#ifndef __PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG_MACRO__
#define __PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG_MACRO__

/* macros for field ASPMC */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__SHIFT                      0
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__WIDTH                      2
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__MASK             0x00000003U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ASPMC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field R10 */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R10__SHIFT                        2
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R10__WIDTH                        1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R10__MASK               0x00000004U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R10__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R10__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field RCB */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__SHIFT                        3
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__WIDTH                        1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__MASK               0x00000008U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RCB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field LD */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__SHIFT                         4
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__WIDTH                         1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__MASK                0x00000010U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field RL */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__SHIFT                         5
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__WIDTH                         1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__MASK                0x00000020U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__RL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field CCC */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__SHIFT                        6
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__WIDTH                        1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__MASK               0x00000040U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__CCC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field ES */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__SHIFT                         7
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__WIDTH                         1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__MASK                0x00000080U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field ECPM */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ECPM__SHIFT                       8
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ECPM__WIDTH                       1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ECPM__MASK              0x00000100U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ECPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ECPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__ECPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R9 */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R9__SHIFT                         9
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R9__WIDTH                         1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R9__MASK                0x00000200U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R9__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R9__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field LBMIE */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__SHIFT                     10
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__WIDTH                      1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__MASK             0x00000400U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field LABIE */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__SHIFT                     11
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__WIDTH                      1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__MASK             0x00000800U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field R11 */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R11__SHIFT                       12
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R11__WIDTH                        4
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R11__MASK               0x0000f000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R11__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)

/* macros for field NLS */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLS__SHIFT                       16
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLS__WIDTH                        4
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLS__MASK               0x000f0000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field NLW */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLW__SHIFT                       20
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLW__WIDTH                        6
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLW__MASK               0x03f00000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__NLW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03f00000U) >> 20)

/* macros for field R12 */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R12__SHIFT                       26
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R12__WIDTH                        1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R12__MASK               0x04000000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R12__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__R12__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field LTS */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LTS__SHIFT                       27
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LTS__WIDTH                        1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LTS__MASK               0x08000000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field SCC */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__SCC__SHIFT                       28
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__SCC__WIDTH                        1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__SCC__MASK               0x10000000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__SCC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__SCC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__SCC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field DA */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__DA__SHIFT                        29
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__DA__WIDTH                         1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__DA__MASK                0x20000000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__DA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__DA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__DA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field LBMS */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__SHIFT                      30
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__WIDTH                       1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__MASK              0x40000000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LBMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)

/* macros for field LABS */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__SHIFT                      31
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__WIDTH                       1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__MASK              0x80000000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__LABS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__TYPE                       uint32_t
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__READ                    0xffffffffU
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__WRITE                   0xffffffffU
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG__WOCLR                   0xc0000000U

#endif /* __PCIE_RC_ADDRMAP__LINK_CTL_STAT_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_link_ctl_stat */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_LINK_CTL_STAT__NUM                  1

/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_35 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_35__NUM                          1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::slot_ctrl_status */
#ifndef __PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS_MACRO__
#define __PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS_MACRO__

/* macros for field RSCS1 */
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS1__SHIFT                       0
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS1__WIDTH                      22
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS1__MASK              0x003fffffU
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS1__READ(src) \
                    (uint32_t)(src)\
                    & 0x003fffffU

/* macros for field PDS */
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__PDS__SHIFT                        22
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__PDS__WIDTH                         1
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__PDS__MASK                0x00400000U
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__PDS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__PDS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__PDS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field RSCS2 */
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS2__SHIFT                      23
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS2__WIDTH                       9
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS2__MASK              0xff800000U
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__RSCS2__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__TYPE                        uint32_t
#define PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS__READ                     0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__SLOT_CTRL_STATUS_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_slot_ctrl_status */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_SLOT_CTRL_STATUS__NUM               1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::root_ctrl_cap */
#ifndef __PCIE_RC_ADDRMAP__ROOT_CTRL_CAP_MACRO__
#define __PCIE_RC_ADDRMAP__ROOT_CTRL_CAP_MACRO__

/* macros for field SECEE */
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__SHIFT                          0
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__WIDTH                          1
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__MASK                 0x00000001U
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SECEE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field SENFEE */
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__SHIFT                         1
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__WIDTH                         1
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__MASK                0x00000002U
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__SENFEE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field PMEIE */
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__SHIFT                          2
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__WIDTH                          1
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__MASK                 0x00000004U
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__PMEIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field CRSSVE */
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__SHIFT                         3
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__WIDTH                         1
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__MASK                0x00000008U
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__CRSSVE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field R28 */
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__R28__SHIFT                            4
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__R28__WIDTH                           28
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__R28__MASK                   0xfffffff0U
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__R28__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffff0U) >> 4)
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__READ                        0xffffffffU
#define PCIE_RC_ADDRMAP__ROOT_CTRL_CAP__WRITE                       0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__ROOT_CTRL_CAP_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_root_ctrl_cap */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_ROOT_CTRL_CAP__NUM                  1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::root_status */
#ifndef __PCIE_RC_ADDRMAP__ROOT_STATUS_MACRO__
#define __PCIE_RC_ADDRMAP__ROOT_STATUS_MACRO__

/* macros for field PMERID */
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMERID__SHIFT                           0
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMERID__WIDTH                          16
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMERID__MASK                  0x0000ffffU
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMERID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field PMES */
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__SHIFT                            16
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__WIDTH                             1
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__MASK                    0x00010000U
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)

/* macros for field PMEP */
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMEP__SHIFT                            17
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMEP__WIDTH                             1
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMEP__MASK                    0x00020000U
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMEP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_RC_ADDRMAP__ROOT_STATUS__PMEP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field R18 */
#define PCIE_RC_ADDRMAP__ROOT_STATUS__R18__SHIFT                             18
#define PCIE_RC_ADDRMAP__ROOT_STATUS__R18__WIDTH                             14
#define PCIE_RC_ADDRMAP__ROOT_STATUS__R18__MASK                     0xfffc0000U
#define PCIE_RC_ADDRMAP__ROOT_STATUS__R18__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffc0000U) >> 18)
#define PCIE_RC_ADDRMAP__ROOT_STATUS__TYPE                             uint32_t
#define PCIE_RC_ADDRMAP__ROOT_STATUS__READ                          0xffffffffU
#define PCIE_RC_ADDRMAP__ROOT_STATUS__WRITE                         0xffffffffU
#define PCIE_RC_ADDRMAP__ROOT_STATUS__WOCLR                         0x00010000U

#endif /* __PCIE_RC_ADDRMAP__ROOT_STATUS_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_root_status */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_ROOT_STATUS__NUM                    1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_cap_2_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_CAP_2_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_CAP_2_REG_MACRO__

/* macros for field CTR */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTR__SHIFT                           0
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTR__WIDTH                           4
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTR__MASK                  0x0000000fU
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTR__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field CTDS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTDS__SHIFT                          4
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTDS__WIDTH                          1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTDS__MASK                 0x00000010U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTDS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTDS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__CTDS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field AFS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AFS__SHIFT                           5
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AFS__WIDTH                           1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AFS__MASK                  0x00000020U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AFS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AFS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field AOPRS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AOPRS__SHIFT                         6
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AOPRS__WIDTH                         1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AOPRS__MASK                0x00000040U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AOPRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AOPRS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__AOPRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field ACS32 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS32__SHIFT                         7
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS32__WIDTH                         1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS32__MASK                0x00000080U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS32__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS32__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS32__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field ACS64 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS64__SHIFT                         8
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS64__WIDTH                         1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS64__MASK                0x00000100U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS64__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS64__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS64__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field ACS128 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS128__SHIFT                        9
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS128__WIDTH                        1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS128__MASK               0x00000200U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS128__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS128__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__ACS128__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field R14 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R14__SHIFT                          10
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R14__WIDTH                           1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R14__MASK                  0x00000400U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R14__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R14__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R14__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field LMS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__LMS__SHIFT                          11
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__LMS__WIDTH                           1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__LMS__MASK                  0x00000800U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__LMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__LMS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__LMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field TPHC */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__TPHC__SHIFT                         12
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__TPHC__WIDTH                          2
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__TPHC__MASK                 0x00003000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__TPHC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)

/* macros for field R15 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R15__SHIFT                          14
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R15__WIDTH                           4
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R15__MASK                  0x0003c000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R15__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003c000U) >> 14)

/* macros for field OBFF */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__OBFF__SHIFT                         18
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__OBFF__WIDTH                          2
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__OBFF__MASK                 0x000c0000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__OBFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)

/* macros for field EXFS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EXFS__SHIFT                         20
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EXFS__WIDTH                          1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EXFS__MASK                 0x00100000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EXFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EXFS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EXFS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field EEPS */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EEPS__SHIFT                         21
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EEPS__WIDTH                          1
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EEPS__MASK                 0x00200000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EEPS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EEPS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__EEPS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field MEEP */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__MEEP__SHIFT                         22
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__MEEP__WIDTH                          2
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__MEEP__MASK                 0x00c00000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__MEEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)

/* macros for field R16 */
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R16__SHIFT                          24
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R16__WIDTH                           8
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R16__MASK                  0xff000000U
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__R16__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__TYPE                          uint32_t
#define PCIE_RC_ADDRMAP__PCIE_CAP_2_REG__READ                       0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_CAP_2_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_cap_2 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_CAP_2__NUM                     1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::pcie_ctl_stat_2_reg */
#ifndef __PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG_MACRO__
#define __PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG_MACRO__

/* macros for field CTV */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__SHIFT                      0
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__WIDTH                      4
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__MASK             0x0000000fU
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTV__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field CTD */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__SHIFT                      4
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__WIDTH                      1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__MASK             0x00000010U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__CTD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field AFE */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AFE__SHIFT                      5
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AFE__WIDTH                      1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AFE__MASK             0x00000020U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AFE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AFE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AFE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field AORE */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AORE__SHIFT                     6
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AORE__WIDTH                     1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AORE__MASK            0x00000040U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AORE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AORE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__AORE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field R18 */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R18__SHIFT                      7
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R18__WIDTH                      1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R18__MASK             0x00000080U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R18__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R18__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R18__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field IRE */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__SHIFT                      8
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__WIDTH                      1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__MASK             0x00000100U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__IRE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field ICE */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__SHIFT                      9
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__WIDTH                      1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__MASK             0x00000200U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__ICE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field LTRME */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__SHIFT                   10
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__WIDTH                    1
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__MASK           0x00000400U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__LTRME__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field R19 */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R19__SHIFT                     11
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R19__WIDTH                      2
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R19__MASK             0x00001800U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R19__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001800U) >> 11)

/* macros for field OBFFE */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__SHIFT                   13
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__WIDTH                    2
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__MASK           0x00006000U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00006000U) >> 13)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00006000U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00006000U) | (((uint32_t)(src) <<\
                    13) & 0x00006000U)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__OBFFE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00006000U)))

/* macros for field R20 */
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R20__SHIFT                     15
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R20__WIDTH                     17
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R20__MASK             0xffff8000U
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__R20__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff8000U) >> 15)
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__READ                  0xffffffffU
#define PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG__WRITE                 0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__PCIE_CTL_STAT_2_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_pcie_dev_ctrl_status_2 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_PCIE_DEV_CTRL_STATUS_2__NUM         1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::link_cap_2_reg */
#ifndef __PCIE_RC_ADDRMAP__LINK_CAP_2_REG_MACRO__
#define __PCIE_RC_ADDRMAP__LINK_CAP_2_REG_MACRO__

/* macros for field R21 */
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R21__SHIFT                           0
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R21__WIDTH                           1
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R21__MASK                  0x00000001U
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R21__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R21__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R21__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field SLSV */
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__SLSV__SHIFT                          1
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__SLSV__WIDTH                          3
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__SLSV__MASK                 0x0000000eU
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__SLSV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)

/* macros for field R22 */
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R22__SHIFT                           4
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R22__WIDTH                          28
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R22__MASK                  0xfffffff0U
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__R22__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffff0U) >> 4)
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__TYPE                          uint32_t
#define PCIE_RC_ADDRMAP__LINK_CAP_2_REG__READ                       0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__LINK_CAP_2_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_link_cap_2 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_LINK_CAP_2__NUM                     1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::link_ctl_stat_2_reg */
#ifndef __PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG_MACRO__
#define __PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG_MACRO__

/* macros for field TLS */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__SHIFT                      0
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__WIDTH                      4
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__MASK             0x0000000fU
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TLS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field EC */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__SHIFT                       4
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__WIDTH                       1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__MASK              0x00000010U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field HASD */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__SHIFT                     5
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__WIDTH                     1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__MASK            0x00000020U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__HASD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field SD */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__SHIFT                       6
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__WIDTH                       1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__MASK              0x00000040U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__SD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field TM */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__SHIFT                       7
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__WIDTH                       3
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__MASK              0x00000380U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000380U) >> 7)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000380U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000380U) | (((uint32_t)(src) <<\
                    7) & 0x00000380U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000380U)))

/* macros for field EMC */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__SHIFT                     10
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__WIDTH                      1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__MASK             0x00000400U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__EMC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field CS */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__SHIFT                      11
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__WIDTH                       1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__MASK              0x00000800U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field CD */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__SHIFT                      12
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__WIDTH                       4
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__MASK              0x0000f000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field CDEL */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CDEL__SHIFT                    16
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CDEL__WIDTH                     1
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CDEL__MASK            0x00010000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CDEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CDEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__CDEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field R20 */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R20__SHIFT                     17
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R20__WIDTH                      5
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R20__MASK             0x003e0000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R20__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003e0000U) >> 17)

/* macros for field R19 */
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R19__SHIFT                     22
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R19__WIDTH                     10
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R19__MASK             0xffc00000U
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__R19__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffc00000U) >> 22)
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__READ                  0xffffffffU
#define PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG__WRITE                 0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__LINK_CTL_STAT_2_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_link_ctl_stat_2 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_LINK_CTL_STAT_2__NUM                1

/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_3D_3F */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_3D_3F__NUM                       3

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::AER_enhncd_cap_reg */
#ifndef __PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG_MACRO__
#define __PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG_MACRO__

/* macros for field PECID */
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__PECID__SHIFT                     0
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__PECID__WIDTH                    16
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__PECID__MASK            0x0000ffffU
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__PECID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field CV */
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__SHIFT                       16
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__WIDTH                        4
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__MASK               0x000f0000U
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x000f0000U)
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f0000U) | (((uint32_t)(src) <<\
                    16) & 0x000f0000U)
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__CV__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x000f0000U)))

/* macros for field NCO */
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__SHIFT                      20
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__WIDTH                      12
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__MASK              0xfff00000U
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0xfff00000U)
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfff00000U) | (((uint32_t)(src) <<\
                    20) & 0xfff00000U)
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__NCO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0xfff00000U)))
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__TYPE                      uint32_t
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__READ                   0xffffffffU
#define PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG__WRITE                  0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__AER_ENHNCD_CAP_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_AER_enhncd_cap */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_AER_ENHNCD_CAP__NUM                 1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::uncorr_err_status_reg */
#ifndef __PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG_MACRO__
#define __PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG_MACRO__

/* macros for field R25 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R25__SHIFT                    0
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R25__WIDTH                    4
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R25__MASK           0x0000000fU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R25__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field DLPE */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__SHIFT                   4
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__WIDTH                   1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__MASK          0x00000010U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__DLPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field R26 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R26__SHIFT                    5
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R26__WIDTH                    7
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R26__MASK           0x00000fe0U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R26__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fe0U) >> 5)

/* macros for field PT */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__SHIFT                    12
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__MASK            0x00001000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__PT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field FCPE */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__SHIFT                  13
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__WIDTH                   1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__MASK          0x00002000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__FCPE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field CT */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__SHIFT                    14
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__MASK            0x00004000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field CA */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__SHIFT                    15
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__MASK            0x00008000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__CA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)

/* macros for field UC */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__SHIFT                    16
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__MASK            0x00010000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)

/* macros for field RO */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__SHIFT                    17
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__MASK            0x00020000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__RO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)

/* macros for field MT */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__SHIFT                    18
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__MASK            0x00040000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__MT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)

/* macros for field EE */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__SHIFT                    19
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__MASK            0x00080000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__EE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field URE */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__SHIFT                   20
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__WIDTH                    1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__MASK           0x00100000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__URE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)

/* macros for field R27 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R27__SHIFT                   21
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R27__WIDTH                    1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R27__MASK           0x00200000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R27__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R27__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R27__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field UIE */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__SHIFT                   22
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__WIDTH                    1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__MASK           0x00400000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__UIE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)

/* macros for field R28 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R28__SHIFT                   23
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R28__WIDTH                    9
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R28__MASK           0xff800000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__R28__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__TYPE                   uint32_t
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__READ                0xffffffffU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__WRITE               0xffffffffU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG__WOCLR               0x0057f010U

#endif /* __PCIE_RC_ADDRMAP__UNCORR_ERR_STATUS_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_uncorr_err_status */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_UNCORR_ERR_STATUS__NUM              1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::uncorr_err_mask_reg */
#ifndef __PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG_MACRO__
#define __PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG_MACRO__

/* macros for field R29 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R29__SHIFT                      0
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R29__WIDTH                      4
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R29__MASK             0x0000000fU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R29__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field DLPER */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__SHIFT                    4
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__WIDTH                    1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__MASK           0x00000010U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__DLPER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field R30 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R30__SHIFT                      5
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R30__WIDTH                      7
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R30__MASK             0x00000fe0U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R30__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fe0U) >> 5)

/* macros for field PTM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__SHIFT                     12
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__MASK             0x00001000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__PTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field FCPER */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__SHIFT                   13
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__WIDTH                    1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__MASK           0x00002000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__FCPER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field CTM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__SHIFT                     14
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__MASK             0x00004000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field CAM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__SHIFT                     15
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__MASK             0x00008000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__CAM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field UCM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__SHIFT                     16
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__MASK             0x00010000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UCM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field ROM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__SHIFT                     17
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__MASK             0x00020000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__ROM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field MTM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__SHIFT                     18
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__MASK             0x00040000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__MTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field EEM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__SHIFT                     19
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__MASK             0x00080000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__EEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field UREM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__SHIFT                    20
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__MASK            0x00100000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UREM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R31 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R31__SHIFT                     21
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R31__WIDTH                      1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R31__MASK             0x00200000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R31__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R31__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R31__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field UIEM */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__SHIFT                    22
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__WIDTH                     1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__MASK            0x00400000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__UIEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R32 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R32__SHIFT                     23
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R32__WIDTH                      9
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R32__MASK             0xff800000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__R32__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__READ                  0xffffffffU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG__WRITE                 0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__UNCORR_ERR_MASK_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_uncorr_err_mask */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_UNCORR_ERR_MASK__NUM                1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::uncorr_err_severity_reg */
#ifndef __PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG_MACRO__
#define __PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG_MACRO__

/* macros for field R33 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R33__SHIFT                  0
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R33__WIDTH                  4
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R33__MASK         0x0000000fU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R33__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU

/* macros for field DLPES */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__SHIFT                4
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__WIDTH                1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__MASK       0x00000010U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__DLPES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field SDES */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__SDES__SHIFT                 5
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__SDES__WIDTH                 1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__SDES__MASK        0x00000020U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__SDES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__SDES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__SDES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field R35 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R35__SHIFT                  6
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R35__WIDTH                  6
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R35__MASK         0x00000fc0U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R35__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)

/* macros for field PTS */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__SHIFT                 12
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__MASK         0x00001000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__PTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field FCPES */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__SHIFT               13
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__WIDTH                1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__MASK       0x00002000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__FCPES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field CTS */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__SHIFT                 14
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__MASK         0x00004000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field CAS */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__SHIFT                 15
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__MASK         0x00008000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__CAS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field UCS */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__SHIFT                 16
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__MASK         0x00010000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UCS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field ROS */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__SHIFT                 17
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__MASK         0x00020000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__ROS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field MTS */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__SHIFT                 18
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__MASK         0x00040000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__MTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field EES */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__SHIFT                 19
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__MASK         0x00080000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__EES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field URES */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__SHIFT                20
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__WIDTH                 1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__MASK        0x00100000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__URES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field R36 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R36__SHIFT                 21
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R36__WIDTH                  1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R36__MASK         0x00200000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R36__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R36__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R36__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field Uncorr_Intrnl_Err_Svrty */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__SHIFT \
                    22
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__WIDTH \
                    1
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__MASK \
                    0x00400000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__UNCORR_INTRNL_ERR_SVRTY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field R37 */
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R37__SHIFT                 23
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R37__WIDTH                  9
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R37__MASK         0xff800000U
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__R37__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__TYPE                 uint32_t
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__READ              0xffffffffU
#define PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG__WRITE             0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__UNCORR_ERR_SEVERITY_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_uncorr_err_severity */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_UNCORR_ERR_SEVERITY__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::corr_err_status_reg */
#ifndef __PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG_MACRO__
#define __PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG_MACRO__

/* macros for field RES */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__SHIFT                      0
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__WIDTH                      1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__MASK             0x00000001U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)

/* macros for field R37 */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R37__SHIFT                      1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R37__WIDTH                      5
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R37__MASK             0x0000003eU
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R37__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field BTS */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__SHIFT                      6
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__WIDTH                      1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__MASK             0x00000040U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field BDS */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__SHIFT                      7
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__WIDTH                      1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__MASK             0x00000080U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__BDS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field RNRS */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__SHIFT                     8
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__WIDTH                     1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__MASK            0x00000100U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RNRS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field R38 */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R38__SHIFT                      9
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R38__WIDTH                      3
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R38__MASK             0x00000e00U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R38__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)

/* macros for field RTTS */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__SHIFT                    12
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__WIDTH                     1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__MASK            0x00001000U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__RTTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field ANES */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__SHIFT                    13
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__WIDTH                     1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__MASK            0x00002000U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__ANES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field CIES */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__SHIFT                    14
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__WIDTH                     1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__MASK            0x00004000U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__CIES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field HLOS */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__SHIFT                    15
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__WIDTH                     1
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__MASK            0x00008000U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__HLOS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)

/* macros for field R39 */
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R39__SHIFT                     16
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R39__WIDTH                     16
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R39__MASK             0xffff0000U
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__R39__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__READ                  0xffffffffU
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__WRITE                 0xffffffffU
#define PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG__WOCLR                 0x0000f1c1U

#endif /* __PCIE_RC_ADDRMAP__CORR_ERR_STATUS_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_corr_err_status */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_CORR_ERR_STATUS__NUM                1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::corr_err_mask_reg */
#ifndef __PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG_MACRO__
#define __PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG_MACRO__

/* macros for field REM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__SHIFT                        0
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__WIDTH                        1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__MASK               0x00000001U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__REM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field R40 */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R40__SHIFT                        1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R40__WIDTH                        5
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R40__MASK               0x0000003eU
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R40__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field BTM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__SHIFT                        6
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__WIDTH                        1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__MASK               0x00000040U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field BDM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__SHIFT                        7
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__WIDTH                        1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__MASK               0x00000080U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__BDM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field RNRM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__SHIFT                       8
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__WIDTH                       1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__MASK              0x00000100U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RNRM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field R41 */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R41__SHIFT                        9
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R41__WIDTH                        3
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R41__MASK               0x00000e00U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R41__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)

/* macros for field RTTM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__SHIFT                      12
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__WIDTH                       1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__MASK              0x00001000U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__RTTM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field ANEM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__SHIFT                      13
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__WIDTH                       1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__MASK              0x00002000U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__ANEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field CIEM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__SHIFT                      14
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__WIDTH                       1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__MASK              0x00004000U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__CIEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field HLOM */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__SHIFT                      15
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__WIDTH                       1
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__MASK              0x00008000U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__HLOM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field R42 */
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R42__SHIFT                       16
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R42__WIDTH                       16
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R42__MASK               0xffff0000U
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__R42__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__TYPE                       uint32_t
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__READ                    0xffffffffU
#define PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG__WRITE                   0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__CORR_ERR_MASK_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_corr_err_mask */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_CORR_ERR_MASK__NUM                  1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::adv_err_cap_ctl_reg */
#ifndef __PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG_MACRO__
#define __PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG_MACRO__

/* macros for field FEP */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__FEP__SHIFT                      0
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__FEP__WIDTH                      5
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__FEP__MASK             0x0000001fU
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__FEP__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU

/* macros for field EGC */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__SHIFT                      5
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__WIDTH                      1
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__MASK             0x00000020U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EGC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field EEG */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__SHIFT                      6
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__WIDTH                      1
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__MASK             0x00000040U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field ECC */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__SHIFT                      7
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__WIDTH                      1
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__MASK             0x00000080U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__ECC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field EEC */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__SHIFT                      8
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__WIDTH                      1
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__MASK             0x00000100U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__EEC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field MHRC */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRC__SHIFT                     9
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRC__WIDTH                     1
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRC__MASK            0x00000200U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field MHRE */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRE__SHIFT                    10
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRE__WIDTH                     1
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRE__MASK            0x00000400U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__MHRE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field R43 */
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__R43__SHIFT                     11
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__R43__WIDTH                     21
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__R43__MASK             0xfffff800U
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__R43__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffff800U) >> 11)
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__READ                  0xffffffffU
#define PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG__WRITE                 0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__ADV_ERR_CAP_CTL_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_adv_err_cap_ctl */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_ADV_ERR_CAP_CTL__NUM                1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::hdr_log_0_reg */
#ifndef __PCIE_RC_ADDRMAP__HDR_LOG_0_REG_MACRO__
#define __PCIE_RC_ADDRMAP__HDR_LOG_0_REG_MACRO__

/* macros for field HD0 */
#define PCIE_RC_ADDRMAP__HDR_LOG_0_REG__HD0__SHIFT                            0
#define PCIE_RC_ADDRMAP__HDR_LOG_0_REG__HD0__WIDTH                           32
#define PCIE_RC_ADDRMAP__HDR_LOG_0_REG__HD0__MASK                   0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_0_REG__HD0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_0_REG__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__HDR_LOG_0_REG__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__HDR_LOG_0_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_hdr_log_0 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_HDR_LOG_0__NUM                      1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::hdr_log_1_reg */
#ifndef __PCIE_RC_ADDRMAP__HDR_LOG_1_REG_MACRO__
#define __PCIE_RC_ADDRMAP__HDR_LOG_1_REG_MACRO__

/* macros for field HD1 */
#define PCIE_RC_ADDRMAP__HDR_LOG_1_REG__HD1__SHIFT                            0
#define PCIE_RC_ADDRMAP__HDR_LOG_1_REG__HD1__WIDTH                           32
#define PCIE_RC_ADDRMAP__HDR_LOG_1_REG__HD1__MASK                   0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_1_REG__HD1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_1_REG__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__HDR_LOG_1_REG__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__HDR_LOG_1_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_hdr_log_1 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_HDR_LOG_1__NUM                      1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::hdr_log_2_reg */
#ifndef __PCIE_RC_ADDRMAP__HDR_LOG_2_REG_MACRO__
#define __PCIE_RC_ADDRMAP__HDR_LOG_2_REG_MACRO__

/* macros for field HD2 */
#define PCIE_RC_ADDRMAP__HDR_LOG_2_REG__HD2__SHIFT                            0
#define PCIE_RC_ADDRMAP__HDR_LOG_2_REG__HD2__WIDTH                           32
#define PCIE_RC_ADDRMAP__HDR_LOG_2_REG__HD2__MASK                   0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_2_REG__HD2__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_2_REG__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__HDR_LOG_2_REG__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__HDR_LOG_2_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_hdr_log_2 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_HDR_LOG_2__NUM                      1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::hdr_log_3_reg */
#ifndef __PCIE_RC_ADDRMAP__HDR_LOG_3_REG_MACRO__
#define __PCIE_RC_ADDRMAP__HDR_LOG_3_REG_MACRO__

/* macros for field HD3 */
#define PCIE_RC_ADDRMAP__HDR_LOG_3_REG__HD3__SHIFT                            0
#define PCIE_RC_ADDRMAP__HDR_LOG_3_REG__HD3__WIDTH                           32
#define PCIE_RC_ADDRMAP__HDR_LOG_3_REG__HD3__MASK                   0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_3_REG__HD3__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__HDR_LOG_3_REG__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__HDR_LOG_3_REG__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__HDR_LOG_3_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_hdr_log_3 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_HDR_LOG_3__NUM                      1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::root_err_cmd_reg */
#ifndef __PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG_MACRO__
#define __PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG_MACRO__

/* macros for field CERE */
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__SHIFT                        0
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__WIDTH                        1
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__MASK               0x00000001U
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__CERE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field NFERE */
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__SHIFT                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__WIDTH                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__MASK              0x00000002U
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__NFERE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field FERE */
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__SHIFT                        2
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__WIDTH                        1
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__MASK               0x00000004U
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__FERE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field R44 */
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__R44__SHIFT                         3
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__R44__WIDTH                        29
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__R44__MASK                0xfffffff8U
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__R44__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffff8U) >> 3)
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__TYPE                        uint32_t
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__READ                     0xffffffffU
#define PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG__WRITE                    0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__ROOT_ERR_CMD_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_root_err_cmd */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_ROOT_ERR_CMD__NUM                   1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::root_err_stat_reg */
#ifndef __PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG_MACRO__
#define __PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG_MACRO__

/* macros for field ECR */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__SHIFT                        0
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__WIDTH                        1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__MASK               0x00000001U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__ECR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)

/* macros for field MECR */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__SHIFT                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__WIDTH                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__MASK              0x00000002U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MECR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field EFNR */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__SHIFT                       2
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__WIDTH                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__MASK              0x00000004U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__EFNR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field MEFNR */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__SHIFT                      3
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__WIDTH                      1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__MASK             0x00000008U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__MEFNR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field FUF */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__SHIFT                        4
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__WIDTH                        1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__MASK               0x00000010U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FUF__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field NEMR */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__SHIFT                       5
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__WIDTH                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__MASK              0x00000020U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__NEMR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field FEMR */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__SHIFT                       6
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__WIDTH                       1
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__MASK              0x00000040U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__FEMR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field R45 */
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__R45__SHIFT                        7
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__R45__WIDTH                       25
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__R45__MASK               0xffffff80U
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__R45__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff80U) >> 7)
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__TYPE                       uint32_t
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__READ                    0xffffffffU
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__WRITE                   0xffffffffU
#define PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG__WOCLR                   0x0000007fU

#endif /* __PCIE_RC_ADDRMAP__ROOT_ERR_STAT_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_root_err_stat */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_ROOT_ERR_STAT__NUM                  1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::err_src_id_reg */
#ifndef __PCIE_RC_ADDRMAP__ERR_SRC_ID_REG_MACRO__
#define __PCIE_RC_ADDRMAP__ERR_SRC_ID_REG_MACRO__

/* macros for field ECSI */
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__ECSI__SHIFT                          0
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__ECSI__WIDTH                         16
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__ECSI__MASK                 0x0000ffffU
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__ECSI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field EFNSI */
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__EFNSI__SHIFT                        16
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__EFNSI__WIDTH                        16
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__EFNSI__MASK                0xffff0000U
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__EFNSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__TYPE                          uint32_t
#define PCIE_RC_ADDRMAP__ERR_SRC_ID_REG__READ                       0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__ERR_SRC_ID_REG_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_err_src_id */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_ERR_SRC_ID__NUM                     1

/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_4E_53 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_4E_53__NUM                       6

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::dev_ser_num_cap_hdr */
#ifndef __PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR_MACRO__
#define __PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR_MACRO__

/* macros for field PECID */
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__SHIFT                    0
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__WIDTH                   16
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__MASK           0x0000ffffU
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__PECID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field DSNCV */
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__SHIFT                   16
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__WIDTH                    4
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__MASK           0x000f0000U
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__DSNCV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)

/* macros for field SNNCO */
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__SHIFT                   20
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__WIDTH                   12
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__MASK           0xfff00000U
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__SNNCO__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfff00000U) >> 20)
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__TYPE                     uint32_t
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR__READ                  0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__DEV_SER_NUM_CAP_HDR_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_dev_ser_num_cap_hdr */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_DEV_SER_NUM_CAP_HDR__NUM            1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::dev_ser_num_0 */
#ifndef __PCIE_RC_ADDRMAP__DEV_SER_NUM_0_MACRO__
#define __PCIE_RC_ADDRMAP__DEV_SER_NUM_0_MACRO__

/* macros for field DSND0 */
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_0__DSND0__SHIFT                          0
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_0__DSND0__WIDTH                         32
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_0__DSND0__MASK                 0xffffffffU
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_0__DSND0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_0__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_0__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__DEV_SER_NUM_0_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_dev_ser_num_0 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_DEV_SER_NUM_0__NUM                  1

/* macros for BlueprintGlobalNameSpace::pcie_RC_addrmap::dev_ser_num_1 */
#ifndef __PCIE_RC_ADDRMAP__DEV_SER_NUM_1_MACRO__
#define __PCIE_RC_ADDRMAP__DEV_SER_NUM_1_MACRO__

/* macros for field DSND1 */
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_1__DSND1__SHIFT                          0
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_1__DSND1__WIDTH                         32
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_1__DSND1__MASK                 0xffffffffU
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_1__DSND1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_1__TYPE                           uint32_t
#define PCIE_RC_ADDRMAP__DEV_SER_NUM_1__READ                        0xffffffffU

#endif /* __PCIE_RC_ADDRMAP__DEV_SER_NUM_1_MACRO__ */


/* macros for i_pcie_RC.i_rc_pcie_base.i_dev_ser_num_1 */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__I_DEV_SER_NUM_1__NUM                  1

/* macros for i_pcie_RC.i_rc_pcie_base.rsvd_57_BF */
#define INST_I_PCIE_RC__I_RC_PCIE_BASE__RSVD_57_BF__NUM                     105
#define RFILE_INST_I_PCIE_RC__I_RC_PCIE_BASE__NUM                             1
#define RFILE_INST_I_PCIE_PF__NUM                                             1
#define RFILE_INST_I_PCIE_LM__NUM                                             1
#define RFILE_INST_I_PCIE_VF__NUM                                             1
#define RFILE_INST_I_PCIE_RC__NUM                                             1

#endif /* __REG_PCIE_TOP_MACRO_H__ */
