

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_275_2'
================================================================
* Date:           Mon May  2 01:13:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.438 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_2  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     66|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      32|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      32|    102|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln275_fu_95_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln276_2_fu_119_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln276_fu_105_p2    |         +|   0|  0|  16|           9|           9|
    |icmp_ln275_fu_89_p2    |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  66|          39|          36|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    6|         12|
    |j_fu_38                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln276_reg_154                 |  9|   0|    9|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |j_1_reg_145                       |  6|   0|    6|          0|
    |j_1_reg_145_pp0_iter1_reg         |  6|   0|    6|          0|
    |j_fu_38                           |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 32|   0|   32|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_275_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_275_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_275_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_275_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_275_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_275_2|  return value|
|tmp_2                   |   in|    9|     ap_none|                           tmp_2|        scalar|
|add_ln276_1             |   in|   17|     ap_none|                     add_ln276_1|        scalar|
|messageBlocks_address0  |  out|   17|   ap_memory|                   messageBlocks|         array|
|messageBlocks_ce0       |  out|    1|   ap_memory|                   messageBlocks|         array|
|messageBlocks_q0        |   in|    5|   ap_memory|                   messageBlocks|         array|
|splitBlock_address0     |  out|    6|   ap_memory|                      splitBlock|         array|
|splitBlock_ce0          |  out|    1|   ap_memory|                      splitBlock|         array|
|splitBlock_we0          |  out|    1|   ap_memory|                      splitBlock|         array|
|splitBlock_d0           |  out|    5|   ap_memory|                      splitBlock|         array|
+------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln276_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_ln276_1"   --->   Operation 7 'read' 'add_ln276_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_2"   --->   Operation 8 'read' 'tmp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [ECE418FinalProject/fullCode.c:275]   --->   Operation 11 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%icmp_ln275 = icmp_eq  i6 %j_1, i6 32" [ECE418FinalProject/fullCode.c:275]   --->   Operation 13 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.94ns)   --->   "%add_ln275 = add i6 %j_1, i6 1" [ECE418FinalProject/fullCode.c:275]   --->   Operation 15 'add' 'add_ln275' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %.split, void %.exitStub" [ECE418FinalProject/fullCode.c:275]   --->   Operation 16 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [ECE418FinalProject/fullCode.c:275]   --->   Operation 17 'zext' 'j_1_cast' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.11ns)   --->   "%add_ln276 = add i9 %j_1_cast, i9 %tmp_2_read" [ECE418FinalProject/fullCode.c:276]   --->   Operation 18 'add' 'add_ln276' <Predicate = (!icmp_ln275)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln275 = store i6 %add_ln275, i6 %j" [ECE418FinalProject/fullCode.c:275]   --->   Operation 19 'store' 'store_ln275' <Predicate = (!icmp_ln275)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i9 %add_ln276" [ECE418FinalProject/fullCode.c:276]   --->   Operation 20 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.18ns)   --->   "%add_ln276_2 = add i17 %add_ln276_1_read, i17 %zext_ln276" [ECE418FinalProject/fullCode.c:276]   --->   Operation 21 'add' 'add_ln276_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln276_1 = zext i17 %add_ln276_2" [ECE418FinalProject/fullCode.c:276]   --->   Operation 22 'zext' 'zext_ln276_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln276_1" [ECE418FinalProject/fullCode.c:276]   --->   Operation 23 'getelementptr' 'messageBlocks_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%messageBlocks_load = load i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:276]   --->   Operation 24 'load' 'messageBlocks_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln275)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_1_cast14 = zext i6 %j_1" [ECE418FinalProject/fullCode.c:275]   --->   Operation 25 'zext' 'j_1_cast14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ECE418FinalProject/fullCode.c:269]   --->   Operation 26 'specloopname' 'specloopname_ln269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%messageBlocks_load = load i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:276]   --->   Operation 27 'load' 'messageBlocks_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%splitBlock_addr = getelementptr i5 %splitBlock, i64 0, i64 %j_1_cast14" [ECE418FinalProject/fullCode.c:276]   --->   Operation 28 'getelementptr' 'splitBlock_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.15ns)   --->   "%store_ln276 = store i5 %messageBlocks_load, i6 %splitBlock_addr" [ECE418FinalProject/fullCode.c:276]   --->   Operation 29 'store' 'store_ln276' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln276_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ messageBlocks]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ splitBlock]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 0100]
add_ln276_1_read   (read             ) [ 0110]
tmp_2_read         (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
j_1                (load             ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln275         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
add_ln275          (add              ) [ 0000]
br_ln275           (br               ) [ 0000]
j_1_cast           (zext             ) [ 0000]
add_ln276          (add              ) [ 0110]
store_ln275        (store            ) [ 0000]
zext_ln276         (zext             ) [ 0000]
add_ln276_2        (add              ) [ 0000]
zext_ln276_1       (zext             ) [ 0000]
messageBlocks_addr (getelementptr    ) [ 0101]
j_1_cast14         (zext             ) [ 0000]
specloopname_ln269 (specloopname     ) [ 0000]
messageBlocks_load (load             ) [ 0000]
splitBlock_addr    (getelementptr    ) [ 0000]
store_ln276        (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln276_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln276_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="messageBlocks">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageBlocks"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="splitBlock">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="splitBlock"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="add_ln276_1_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="17" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln276_1_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_2_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="9" slack="0"/>
<pin id="50" dir="0" index="1" bw="9" slack="0"/>
<pin id="51" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="messageBlocks_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="17" slack="0"/>
<pin id="58" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageBlocks_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="17" slack="0"/>
<pin id="63" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="messageBlocks_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="splitBlock_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="splitBlock_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln276_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="6" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_1_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln275_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="6" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln275/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln275_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln275/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="j_1_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln276_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="9" slack="0"/>
<pin id="108" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln276/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln275_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="6" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln276_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="1"/>
<pin id="118" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln276/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln276_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="17" slack="1"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln276_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln276_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln276_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_1_cast14_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="2"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast14/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="j_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="140" class="1005" name="add_ln276_1_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="1"/>
<pin id="142" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln276_1_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="j_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="2"/>
<pin id="147" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="icmp_ln275_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln275 "/>
</bind>
</comp>

<comp id="154" class="1005" name="add_ln276_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln276 "/>
</bind>
</comp>

<comp id="159" class="1005" name="messageBlocks_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="17" slack="1"/>
<pin id="161" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="messageBlocks_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="86" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="48" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="95" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="136"><net_src comp="38" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="143"><net_src comp="42" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="148"><net_src comp="86" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="153"><net_src comp="89" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="105" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="162"><net_src comp="54" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: splitBlock | {3 }
 - Input state : 
	Port: prep_Pipeline_VITIS_LOOP_275_2 : tmp_2 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_275_2 : add_ln276_1 | {1 }
	Port: prep_Pipeline_VITIS_LOOP_275_2 : messageBlocks | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln275 : 2
		add_ln275 : 2
		br_ln275 : 3
		j_1_cast : 2
		add_ln276 : 3
		store_ln275 : 3
	State 2
		add_ln276_2 : 1
		zext_ln276_1 : 2
		messageBlocks_addr : 3
		messageBlocks_load : 4
	State 3
		splitBlock_addr : 1
		store_ln276 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln275_fu_95       |    0    |    14   |
|    add   |       add_ln276_fu_105      |    0    |    16   |
|          |      add_ln276_2_fu_119     |    0    |    24   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln275_fu_89      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   | add_ln276_1_read_read_fu_42 |    0    |    0    |
|          |    tmp_2_read_read_fu_48    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       j_1_cast_fu_101       |    0    |    0    |
|   zext   |      zext_ln276_fu_116      |    0    |    0    |
|          |     zext_ln276_1_fu_124     |    0    |    0    |
|          |      j_1_cast14_fu_129      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    64   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| add_ln276_1_read_reg_140 |   17   |
|     add_ln276_reg_154    |    9   |
|    icmp_ln275_reg_150    |    1   |
|        j_1_reg_145       |    6   |
|         j_reg_133        |    6   |
|messageBlocks_addr_reg_159|   17   |
+--------------------------+--------+
|           Total          |   56   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  17  |   34   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   34   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   64   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   56   |   73   |
+-----------+--------+--------+--------+
