// Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
// This file is generated by Primace. 
// Version: "7.3 " 
// Date: "May 19 2015 23:38:47"


module demo_sd_to_lcd(PAD0_u_lvds_u_lvds_tx_0, PAD0_u_lvds_u_lvds_tx_1, 
    PAD0_u_lvds_u_lvds_tx_2, PAD0_u_lvds_u_lvds_tx_3, PAD0_u_lvds_u_lvds_tx_clk, 
    PAD1_u_lvds_u_lvds_tx_0, PAD1_u_lvds_u_lvds_tx_1, PAD1_u_lvds_u_lvds_tx_2, 
    PAD1_u_lvds_u_lvds_tx_3, PAD1_u_lvds_u_lvds_tx_clk, 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , align_rstn_u_lvds_u_lvds_tx_0, 
    align_rstn_u_lvds_u_lvds_tx_1, align_rstn_u_lvds_u_lvds_tx_2, 
    align_rstn_u_lvds_u_lvds_tx_3, align_rstn_u_lvds_u_lvds_tx_clk, 
    alignwd_u_lvds_u_lvds_tx_clk, buttonIn2, buttonIn3, buttonIn4, 
    c2r1_dll_clk_u_arm_u_soc, cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, clk_0_u_lvds_u_lvds_tx_0, 
    clk_0_u_lvds_u_lvds_tx_1, clk_0_u_lvds_u_lvds_tx_2, clk_0_u_lvds_u_lvds_tx_3, 
    clk_0_u_lvds_u_lvds_tx_clk, clk_1_u_lvds_u_lvds_tx_0, 
    clk_1_u_lvds_u_lvds_tx_1, clk_1_u_lvds_u_lvds_tx_2, clk_1_u_lvds_u_lvds_tx_3, 
    clk_1_u_lvds_u_lvds_tx_clk, clk_ahb_fp0_u_arm_u_soc, clk_i, clk_out_n, 
    clk_out_p, clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, clkin0_u_lvds_pll_u0, 
    clkin0_u_pll_pll_u0, clkin_u_arm_dll_u0, clkout0_u_arm_dll_u0, 
    clkout0_u_lvds_pll_u0, clkout0_u_pll_pll_u0, clkout1_u_lvds_pll_u0, 
    clkout1_u_pll_pll_u0, \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , display_sel, 
    \fp0_m_ahb_addr[0]_u_arm_u_soc , \fp0_m_ahb_addr[10]_u_arm_u_soc , 
    \fp0_m_ahb_addr[11]_u_arm_u_soc , \fp0_m_ahb_addr[12]_u_arm_u_soc , 
    \fp0_m_ahb_addr[13]_u_arm_u_soc , \fp0_m_ahb_addr[14]_u_arm_u_soc , 
    \fp0_m_ahb_addr[15]_u_arm_u_soc , \fp0_m_ahb_addr[16]_u_arm_u_soc , 
    \fp0_m_ahb_addr[17]_u_arm_u_soc , \fp0_m_ahb_addr[18]_u_arm_u_soc , 
    \fp0_m_ahb_addr[19]_u_arm_u_soc , \fp0_m_ahb_addr[1]_u_arm_u_soc , 
    \fp0_m_ahb_addr[20]_u_arm_u_soc , \fp0_m_ahb_addr[21]_u_arm_u_soc , 
    \fp0_m_ahb_addr[22]_u_arm_u_soc , \fp0_m_ahb_addr[23]_u_arm_u_soc , 
    \fp0_m_ahb_addr[24]_u_arm_u_soc , \fp0_m_ahb_addr[25]_u_arm_u_soc , 
    \fp0_m_ahb_addr[26]_u_arm_u_soc , \fp0_m_ahb_addr[27]_u_arm_u_soc , 
    \fp0_m_ahb_addr[28]_u_arm_u_soc , \fp0_m_ahb_addr[29]_u_arm_u_soc , 
    \fp0_m_ahb_addr[2]_u_arm_u_soc , \fp0_m_ahb_addr[30]_u_arm_u_soc , 
    \fp0_m_ahb_addr[31]_u_arm_u_soc , \fp0_m_ahb_addr[3]_u_arm_u_soc , 
    \fp0_m_ahb_addr[4]_u_arm_u_soc , \fp0_m_ahb_addr[5]_u_arm_u_soc , 
    \fp0_m_ahb_addr[6]_u_arm_u_soc , \fp0_m_ahb_addr[7]_u_arm_u_soc , 
    \fp0_m_ahb_addr[8]_u_arm_u_soc , \fp0_m_ahb_addr[9]_u_arm_u_soc , 
    \fp0_m_ahb_burst[0]_u_arm_u_soc , \fp0_m_ahb_burst[1]_u_arm_u_soc , 
    \fp0_m_ahb_burst[2]_u_arm_u_soc , fp0_m_ahb_mastlock_u_arm_u_soc, 
    \fp0_m_ahb_prot[0]_u_arm_u_soc , \fp0_m_ahb_prot[1]_u_arm_u_soc , 
    \fp0_m_ahb_prot[2]_u_arm_u_soc , \fp0_m_ahb_prot[3]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[0]_u_arm_u_soc , \fp0_m_ahb_rdata[10]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[11]_u_arm_u_soc , \fp0_m_ahb_rdata[12]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[13]_u_arm_u_soc , \fp0_m_ahb_rdata[14]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[15]_u_arm_u_soc , \fp0_m_ahb_rdata[16]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[17]_u_arm_u_soc , \fp0_m_ahb_rdata[18]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[19]_u_arm_u_soc , \fp0_m_ahb_rdata[1]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[20]_u_arm_u_soc , \fp0_m_ahb_rdata[21]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[22]_u_arm_u_soc , \fp0_m_ahb_rdata[23]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[24]_u_arm_u_soc , \fp0_m_ahb_rdata[25]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[26]_u_arm_u_soc , \fp0_m_ahb_rdata[27]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[28]_u_arm_u_soc , \fp0_m_ahb_rdata[29]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[2]_u_arm_u_soc , \fp0_m_ahb_rdata[30]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[31]_u_arm_u_soc , \fp0_m_ahb_rdata[3]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[4]_u_arm_u_soc , \fp0_m_ahb_rdata[5]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[6]_u_arm_u_soc , \fp0_m_ahb_rdata[7]_u_arm_u_soc , 
    \fp0_m_ahb_rdata[8]_u_arm_u_soc , \fp0_m_ahb_rdata[9]_u_arm_u_soc , 
    fp0_m_ahb_ready_u_arm_u_soc, fp0_m_ahb_resp_u_arm_u_soc, 
    \fp0_m_ahb_size[0]_u_arm_u_soc , \fp0_m_ahb_size[1]_u_arm_u_soc , 
    \fp0_m_ahb_size[2]_u_arm_u_soc , \fp0_m_ahb_trans[0]_u_arm_u_soc , 
    \fp0_m_ahb_trans[1]_u_arm_u_soc , \fp0_m_ahb_wdata[0]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[10]_u_arm_u_soc , \fp0_m_ahb_wdata[11]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[12]_u_arm_u_soc , \fp0_m_ahb_wdata[13]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[14]_u_arm_u_soc , \fp0_m_ahb_wdata[15]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[16]_u_arm_u_soc , \fp0_m_ahb_wdata[17]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[18]_u_arm_u_soc , \fp0_m_ahb_wdata[19]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[1]_u_arm_u_soc , \fp0_m_ahb_wdata[20]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[21]_u_arm_u_soc , \fp0_m_ahb_wdata[22]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[23]_u_arm_u_soc , \fp0_m_ahb_wdata[24]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[25]_u_arm_u_soc , \fp0_m_ahb_wdata[26]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[27]_u_arm_u_soc , \fp0_m_ahb_wdata[28]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[29]_u_arm_u_soc , \fp0_m_ahb_wdata[2]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[30]_u_arm_u_soc , \fp0_m_ahb_wdata[31]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[3]_u_arm_u_soc , \fp0_m_ahb_wdata[4]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[5]_u_arm_u_soc , \fp0_m_ahb_wdata[6]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[7]_u_arm_u_soc , \fp0_m_ahb_wdata[8]_u_arm_u_soc , 
    \fp0_m_ahb_wdata[9]_u_arm_u_soc , fp0_m_ahb_write_u_arm_u_soc, 
    fp2soc_rst_n_u_arm_u_soc, fp_clk_arm_u_arm_u_soc, fp_clk_sys_u_arm_u_soc, 
    geclk_u_lvds_u_lvds_tx_0, geclk_u_lvds_u_lvds_tx_1, geclk_u_lvds_u_lvds_tx_2, 
    geclk_u_lvds_u_lvds_tx_3, geclk_u_lvds_u_lvds_tx_clk, 
    \gpio_0_out_o[0]_u_arm_u_soc , \gpio_0_out_o[1]_u_arm_u_soc , 
    locked_u_pll_pll_u0, \od_d_0[0]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[0]_u_lvds_u_lvds_tx_1 , \od_d_0[0]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[0]_u_lvds_u_lvds_tx_3 , \od_d_0[1]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[1]_u_lvds_u_lvds_tx_1 , \od_d_0[1]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[1]_u_lvds_u_lvds_tx_3 , \od_d_0[2]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[2]_u_lvds_u_lvds_tx_1 , \od_d_0[2]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[2]_u_lvds_u_lvds_tx_3 , \od_d_0[3]_u_lvds_u_lvds_tx_0 , 
    \od_d_0[3]_u_lvds_u_lvds_tx_1 , \od_d_0[3]_u_lvds_u_lvds_tx_2 , 
    \od_d_0[3]_u_lvds_u_lvds_tx_3 , \od_d_1[0]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[0]_u_lvds_u_lvds_tx_1 , \od_d_1[0]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[0]_u_lvds_u_lvds_tx_3 , \od_d_1[1]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[1]_u_lvds_u_lvds_tx_1 , \od_d_1[1]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[1]_u_lvds_u_lvds_tx_3 , \od_d_1[2]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[2]_u_lvds_u_lvds_tx_1 , \od_d_1[2]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[2]_u_lvds_u_lvds_tx_3 , \od_d_1[3]_u_lvds_u_lvds_tx_0 , 
    \od_d_1[3]_u_lvds_u_lvds_tx_1 , \od_d_1[3]_u_lvds_u_lvds_tx_2 , 
    \od_d_1[3]_u_lvds_u_lvds_tx_3 , \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 , 
    \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 , rst_ahb_fp0_n_u_arm_u_soc, rstn_i, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, spi0_miso_u_arm_u_soc, 
    spi0_mosi_u_arm_u_soc, spi0_sck_u_arm_u_soc, spi0_ssn_u_arm_u_soc, spi_miso, 
    spi_mosi, spi_sck, spi_ssn, tx_out_n, tx_out_p, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2, 
    web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2, 
    web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3);
  input PAD0_u_lvds_u_lvds_tx_0;
  input PAD0_u_lvds_u_lvds_tx_1;
  input PAD0_u_lvds_u_lvds_tx_2;
  input PAD0_u_lvds_u_lvds_tx_3;
  input PAD0_u_lvds_u_lvds_tx_clk;
  input PAD1_u_lvds_u_lvds_tx_0;
  input PAD1_u_lvds_u_lvds_tx_1;
  input PAD1_u_lvds_u_lvds_tx_2;
  input PAD1_u_lvds_u_lvds_tx_3;
  input PAD1_u_lvds_u_lvds_tx_clk;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output align_rstn_u_lvds_u_lvds_tx_0;
  output align_rstn_u_lvds_u_lvds_tx_1;
  output align_rstn_u_lvds_u_lvds_tx_2;
  output align_rstn_u_lvds_u_lvds_tx_3;
  output align_rstn_u_lvds_u_lvds_tx_clk;
  output alignwd_u_lvds_u_lvds_tx_clk;
  input buttonIn2;
  input buttonIn3;
  input buttonIn4;
  output c2r1_dll_clk_u_arm_u_soc;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output clk_0_u_lvds_u_lvds_tx_0;
  output clk_0_u_lvds_u_lvds_tx_1;
  output clk_0_u_lvds_u_lvds_tx_2;
  output clk_0_u_lvds_u_lvds_tx_3;
  output clk_0_u_lvds_u_lvds_tx_clk;
  output clk_1_u_lvds_u_lvds_tx_0;
  output clk_1_u_lvds_u_lvds_tx_1;
  output clk_1_u_lvds_u_lvds_tx_2;
  output clk_1_u_lvds_u_lvds_tx_3;
  output clk_1_u_lvds_u_lvds_tx_clk;
  output clk_ahb_fp0_u_arm_u_soc;
  input clk_i;
  output clk_out_n;
  output clk_out_p;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output clkin0_u_lvds_pll_u0;
  output clkin0_u_pll_pll_u0;
  output clkin_u_arm_dll_u0;
  input clkout0_u_arm_dll_u0;
  input clkout0_u_lvds_pll_u0;
  input clkout0_u_pll_pll_u0;
  input clkout1_u_lvds_pll_u0;
  input clkout1_u_pll_pll_u0;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  output \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input display_sel;
  output \fp0_m_ahb_addr[0]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[10]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[11]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[12]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[13]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[14]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[15]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[16]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[17]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[18]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[19]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[1]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[20]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[21]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[22]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[23]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[24]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[25]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[26]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[27]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[28]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[29]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[2]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[30]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[31]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[3]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[4]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[5]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[6]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[7]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[8]_u_arm_u_soc ;
  output \fp0_m_ahb_addr[9]_u_arm_u_soc ;
  output \fp0_m_ahb_burst[0]_u_arm_u_soc ;
  output \fp0_m_ahb_burst[1]_u_arm_u_soc ;
  output \fp0_m_ahb_burst[2]_u_arm_u_soc ;
  output fp0_m_ahb_mastlock_u_arm_u_soc;
  output \fp0_m_ahb_prot[0]_u_arm_u_soc ;
  output \fp0_m_ahb_prot[1]_u_arm_u_soc ;
  output \fp0_m_ahb_prot[2]_u_arm_u_soc ;
  output \fp0_m_ahb_prot[3]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[0]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[10]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[11]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[12]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[13]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[14]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[15]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[16]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[17]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[18]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[19]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[1]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[20]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[21]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[22]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[23]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[24]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[25]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[26]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[27]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[28]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[29]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[2]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[30]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[31]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[3]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[4]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[5]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[6]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[7]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[8]_u_arm_u_soc ;
  input \fp0_m_ahb_rdata[9]_u_arm_u_soc ;
  input fp0_m_ahb_ready_u_arm_u_soc;
  input fp0_m_ahb_resp_u_arm_u_soc;
  output \fp0_m_ahb_size[0]_u_arm_u_soc ;
  output \fp0_m_ahb_size[1]_u_arm_u_soc ;
  output \fp0_m_ahb_size[2]_u_arm_u_soc ;
  output \fp0_m_ahb_trans[0]_u_arm_u_soc ;
  output \fp0_m_ahb_trans[1]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[0]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[10]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[11]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[12]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[13]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[14]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[15]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[16]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[17]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[18]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[19]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[1]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[20]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[21]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[22]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[23]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[24]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[25]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[26]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[27]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[28]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[29]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[2]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[30]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[31]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[3]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[4]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[5]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[6]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[7]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[8]_u_arm_u_soc ;
  output \fp0_m_ahb_wdata[9]_u_arm_u_soc ;
  output fp0_m_ahb_write_u_arm_u_soc;
  output fp2soc_rst_n_u_arm_u_soc;
  output fp_clk_arm_u_arm_u_soc;
  output fp_clk_sys_u_arm_u_soc;
  output geclk_u_lvds_u_lvds_tx_0;
  output geclk_u_lvds_u_lvds_tx_1;
  output geclk_u_lvds_u_lvds_tx_2;
  output geclk_u_lvds_u_lvds_tx_3;
  output geclk_u_lvds_u_lvds_tx_clk;
  input \gpio_0_out_o[0]_u_arm_u_soc ;
  input \gpio_0_out_o[1]_u_arm_u_soc ;
  input locked_u_pll_pll_u0;
  output \od_d_0[0]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[0]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[0]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[0]_u_lvds_u_lvds_tx_3 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[1]_u_lvds_u_lvds_tx_3 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[2]_u_lvds_u_lvds_tx_3 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_0 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_1 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_2 ;
  output \od_d_0[3]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[0]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[1]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[2]_u_lvds_u_lvds_tx_3 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_0 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_1 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_2 ;
  output \od_d_1[3]_u_lvds_u_lvds_tx_3 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
  input \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
  output rst_ahb_fp0_n_u_arm_u_soc;
  input rstn_i;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output spi0_miso_u_arm_u_soc;
  input spi0_mosi_u_arm_u_soc;
  input spi0_sck_u_arm_u_soc;
  input spi0_ssn_u_arm_u_soc;
  input spi_miso;
  output spi_mosi;
  output spi_sck;
  output spi_ssn;
  output [3:0] tx_out_n;
  output [3:0] tx_out_p;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2;
  output web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2;
  output web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3;

    wire \GND_0_inst|Y_net ;
    wire \VCC_0_inst|Y_net ;
    wire buttonIn2_19_net;
    wire buttonIn3_20_net;
    wire clk_i_21_net;
    wire clk_out_n_net;
    wire clk_out_p_net;
    wire display_sel_22_net;
    wire \rstn_final__reg|Q_net ;
    wire rstn_i_23_net;
    wire spi_miso_24_net;
    wire spi_mosi_net;
    wire spi_sck_net;
    wire spi_ssn_net;
    wire tx_out_n_0__net;
    wire tx_out_n_1__net;
    wire tx_out_n_2__net;
    wire tx_out_n_3__net;
    wire tx_out_p_0__net;
    wire tx_out_p_1__net;
    wire tx_out_p_2__net;
    wire tx_out_p_3__net;
    wire \u1249|O_net ;
    wire \u1250|OUT_net ;
    wire \u1252|OUT_net ;
    wire \u1253|O_net ;
    wire \u1254|OUT_net ;
    wire \u1255|O_net ;
    wire \u1256|OUT_net ;
    wire \u1257|O_net ;
    wire \u1258|O_net ;
    wire \u1259|O_net ;
    wire \u1260|OUT_net ;
    wire \u1261|O_net ;
    wire \u1262|OUT_net ;
    wire \u1263|OUT_net ;
    wire \u1264|O_net ;
    wire \u1265|O_net ;
    wire \u1266|O_net ;
    wire \u1268|OUT_net ;
    wire \u1269|O_net ;
    wire \u1270|O_net ;
    wire \u1271|O_net ;
    wire \u1272|O_net ;
    wire \u1273|O_net ;
    wire \u1275|OUT_net ;
    wire \u1276|O_net ;
    wire \u1277|O_net ;
    wire \u1278|O_net ;
    wire \u1280|O_net ;
    wire \u1281|O_net ;
    wire \u1282|OUT_net ;
    wire \u1283|O_net ;
    wire \u1284|O_net ;
    wire \u1285|OUT_net ;
    wire \u1287|O_net ;
    wire \u1288|O_net ;
    wire \u1289|O_net ;
    wire \u1290|O_net ;
    wire \u1293|O_net ;
    wire \u1295|O_net ;
    wire \u1296|O_net ;
    wire \u1297|O_net ;
    wire \u1298|OUT_net ;
    wire \u1299|O_net ;
    wire \u1300|O_net ;
    wire \u1301|O_net ;
    wire \u1302|O_net ;
    wire \u1303|O_net ;
    wire \u1304|OUT_net ;
    wire \u1305|O_net ;
    wire \u1306|OUT_net ;
    wire \u1307|O_net ;
    wire \u1308|OUT_net ;
    wire \u1309|O_net ;
    wire \u1310|O_net ;
    wire \u1311|O_net ;
    wire \u1312|OUT_net ;
    wire \u1313|OUT_net ;
    wire \u1314|O_net ;
    wire \u1315|O_net ;
    wire \u1316|O_net ;
    wire \u1317|O_net ;
    wire \u1318|O_net ;
    wire \u1319|O_net ;
    wire \u1320|OUT_net ;
    wire \u1321|O_net ;
    wire \u1322|O_net ;
    wire \u1323|O_net ;
    wire \u1324|O_net ;
    wire \u1325|O_net ;
    wire \u1326_nor2|O_net ;
    wire \u1326_or2_0_|O_net ;
    wire \u1326_or2|O_net ;
    wire \u1327|O_net ;
    wire \u1328|O_net ;
    wire \u1329|O_net ;
    wire \u1330|O_net ;
    wire \u1331|O_net ;
    wire \u1332|O_net ;
    wire \u1333|OUT_net ;
    wire \u1334|OUT_net ;
    wire \u1335|O_net ;
    wire \u1336|OUT_net ;
    wire \u1337|O_net ;
    wire \u1338|O_net ;
    wire \u1339|O_net ;
    wire \u1340|O_net ;
    wire \u1341|O_net ;
    wire \u1342|OUT_net ;
    wire \u1343|O_net ;
    wire \u1344|O_net ;
    wire \u1345|O_net ;
    wire \u1346|O_net ;
    wire \u1347|O_net ;
    wire \u1348_nor2|O_net ;
    wire \u1348_or2_1_|O_net ;
    wire \u1348_or2|O_net ;
    wire \u1349|O_net ;
    wire \u1350|O_net ;
    wire \u1351|O_net ;
    wire \u1352|O_net ;
    wire \u1353|O_net ;
    wire \u1354|O_net ;
    wire \u1355|O_net ;
    wire \u1356|O_net ;
    wire \u1358|O_net ;
    wire \u1359|Y_net ;
    wire \u1360|O_net ;
    wire \u1361|O_net ;
    wire \u1362|OUT_net ;
    wire \u1363|OUT_net ;
    wire \u1364|O_net ;
    wire \u1365|O_net ;
    wire \u1366|Y_net ;
    wire \u1367|O_net ;
    wire \u1368|O_net ;
    wire \u1369|O_net ;
    wire \u1372|O_net ;
    wire \u1373|O_net ;
    wire \u1374|Y_net ;
    wire \u1375|O_net ;
    wire \u1376|O_net ;
    wire \u1377|O_net ;
    wire \u1378|OUT_net ;
    wire \u1379|O_net ;
    wire \u1380|O_net ;
    wire \u1381|Y_net ;
    wire \u1382|O_net ;
    wire \u1383|O_net ;
    wire \u1384|O_net ;
    wire \u1386|O_net ;
    wire \u1390|O_net ;
    wire \u1391|Y_net ;
    wire \u1392|O_net ;
    wire \u1393|O_net ;
    wire \u1394|O_net ;
    wire \u1395|OUT_net ;
    wire \u1396_nor2|O_net ;
    wire \u1396_or2_2_|O_net ;
    wire \u1396_or2|O_net ;
    wire \u1397|Y_net ;
    wire \u1398|O_net ;
    wire \u1399|O_net ;
    wire \u1406_and2_3_|O_net ;
    wire \u1406_and2_4_|O_net ;
    wire \u1406_and2|O_net ;
    wire \u1407|Y_net ;
    wire \u1408|O_net ;
    wire \u1409|O_net ;
    wire \u1410|O_net ;
    wire \u1411|O_net ;
    wire \u1412|O_net ;
    wire \u1413|O_net ;
    wire \u1414|O_net ;
    wire \u1415|O_net ;
    wire \u1416|O_net ;
    wire \u1417|O_net ;
    wire \u1418|O_net ;
    wire \u1420|O_net ;
    wire \u1424|O_net ;
    wire \u1425|O_net ;
    wire \u1426|OUT_net ;
    wire \u1427|O_net ;
    wire \u1428|O_net ;
    wire \u1429|O_net ;
    wire \u1430|O_net ;
    wire \u1431|O_net ;
    wire \u1432|OUT_net ;
    wire \u1433|O_net ;
    wire \u1434|O_net ;
    wire \u1435|O_net ;
    wire \u1436|O_net ;
    wire \u1437|O_net ;
    wire \u1438|O_net ;
    wire \u1439|O_net ;
    wire \u1440|O_net ;
    wire \u1441|O_net ;
    wire \u1442|OUT_net ;
    wire \u1443|O_net ;
    wire \u1444|O_net ;
    wire \u1445|O_net ;
    wire \u1447|O_net ;
    wire \u1448|OUT_net ;
    wire \u1449|O_net ;
    wire \u1451|O_net ;
    wire \u1452|O_net ;
    wire \u1454|O_net ;
    wire \u1455|OUT_net ;
    wire \u1456|O_net ;
    wire \u1457|O_net ;
    wire \u1459|O_net ;
    wire \u1460|O_net ;
    wire \u1462|O_net ;
    wire \u1463|OUT_net ;
    wire \u1464|O_net ;
    wire \u1465|O_net ;
    wire \u1467|O_net ;
    wire \u1468|O_net ;
    wire \u1470|O_net ;
    wire \u1471|OUT_net ;
    wire \u1472|O_net ;
    wire \u1473|O_net ;
    wire \u1475|O_net ;
    wire \u1478|O_net ;
    wire \u1480|O_net ;
    wire \u1481|OUT_net ;
    wire \u1482|O_net ;
    wire \u1483|O_net ;
    wire \u1484|OUT_net ;
    wire \u1485|O_net ;
    wire \u1486_and2_5_|O_net ;
    wire \u1486_and2_6_|O_net ;
    wire \u1486_and2|O_net ;
    wire \u1504|O_net ;
    wire \u1505|OUT_net ;
    wire \u1506|O_net ;
    wire \u1507|O_net ;
    wire \u1508|O_net ;
    wire \u1509|O_net ;
    wire \u1510|O_net ;
    wire \u1511|O_net ;
    wire \u1512|O_net ;
    wire \u1513|O_net ;
    wire \u1515|O_net ;
    wire \u1516|OUT_net ;
    wire \u1517|O_net ;
    wire \u1518|O_net ;
    wire \u1519|O_net ;
    wire \u1520|O_net ;
    wire \u1521|O_net ;
    wire \u1522|OUT_net ;
    wire \u1523|O_net ;
    wire \u1524|O_net ;
    wire \u1525|O_net ;
    wire \u1526|O_net ;
    wire \u1527_or2_7_|O_net ;
    wire \u1527_or2_8_|O_net ;
    wire \u1527_or2|O_net ;
    wire \u1528|O_net ;
    wire \u1529|OUT_net ;
    wire \u1530|O_net ;
    wire \u1531|O_net ;
    wire \u1532|O_net ;
    wire \u1533|OUT_net ;
    wire \u1534|O_net ;
    wire \u1535|OUT_net ;
    wire \u1536|O_net ;
    wire \u1537|O_net ;
    wire \u1538|O_net ;
    wire \u1539|OUT_net ;
    wire \u1540|O_net ;
    wire \u1541|OUT_net ;
    wire \u1542|O_net ;
    wire \u1543|OUT_net ;
    wire \u1544|O_net ;
    wire \u1545|O_net ;
    wire \u1546|O_net ;
    wire \u1547|OUT_net ;
    wire \u1548|O_net ;
    wire \u1549|O_net ;
    wire \u1550|O_net ;
    wire \u1551|OUT_net ;
    wire \u1552|O_net ;
    wire \u1553|O_net ;
    wire \u1554_or2_10_|O_net ;
    wire \u1554_or2_9_|O_net ;
    wire \u1554_or2|O_net ;
    wire \u1555|O_net ;
    wire \u1556|O_net ;
    wire \u1557|O_net ;
    wire \u1558|O_net ;
    wire \u1559|O_net ;
    wire \u1560|O_net ;
    wire \u1561|O_net ;
    wire \u1562|O_net ;
    wire \u1563|O_net ;
    wire \u1564|O_net ;
    wire \u1565|O_net ;
    wire \u1566|O_net ;
    wire \u1567|OUT_net ;
    wire \u1568|O_net ;
    wire \u1569|O_net ;
    wire \u1570|O_net ;
    wire \u1571|OUT_net ;
    wire \u1572|O_net ;
    wire \u1573|O_net ;
    wire \u1574|O_net ;
    wire \u1575|O_net ;
    wire \u1576|O_net ;
    wire \u1578|O_net ;
    wire \u1579|O_net ;
    wire \u1580|O_net ;
    wire \u1581|O_net ;
    wire \u1582|O_net ;
    wire \u1583|O_net ;
    wire \u1584|O_net ;
    wire \u1585|O_net ;
    wire \u1586|O_net ;
    wire \u1587|O_net ;
    wire \u1588|O_net ;
    wire \u1589|O_net ;
    wire \u1590|O_net ;
    wire \u1591|O_net ;
    wire \u1592|O_net ;
    wire \u1593|O_net ;
    wire \u1594|OUT_net ;
    wire \u1595|OUT_net ;
    wire \u1596|O_net ;
    wire \u1598|O_net ;
    wire \u1599|O_net ;
    wire \u1601|O_net ;
    wire \u1602|O_net ;
    wire \u1603|O_net ;
    wire \u1604|OUT_net ;
    wire \u1605|O_net ;
    wire \u1606|O_net ;
    wire \u1607|O_net ;
    wire \u1608|O_net ;
    wire \u1609|O_net ;
    wire \u1610|O_net ;
    wire \u1611|O_net ;
    wire \u1612|O_net ;
    wire \u1613|O_net ;
    wire \u1614|O_net ;
    wire \u1615|OUT_net ;
    wire \u1616|O_net ;
    wire \u1617|O_net ;
    wire \u1618|OUT_net ;
    wire \u1619|OUT_net ;
    wire \u1620|O_net ;
    wire \u1621|O_net ;
    wire \u1622|OUT_net ;
    wire \u1623|O_net ;
    wire \u1624|O_net ;
    wire \u1625|OUT_net ;
    wire \u1626|O_net ;
    wire \u1627|O_net ;
    wire \u1628|OUT_net ;
    wire \u1629|O_net ;
    wire \u1630|O_net ;
    wire \u1631|O_net ;
    wire \u1632|OUT_net ;
    wire \u1633|O_net ;
    wire \u1634|O_net ;
    wire \u1635|O_net ;
    wire \u1636|O_net ;
    wire \u1637|OUT_net ;
    wire \u1638|O_net ;
    wire \u1639|O_net ;
    wire \u1641|O_net ;
    wire \u1642|O_net ;
    wire \u1643|OUT_net ;
    wire \u1644|O_net ;
    wire \u1645|O_net ;
    wire \u1646|O_net ;
    wire \u1647|O_net ;
    wire \u1648|OUT_net ;
    wire \u1649|O_net ;
    wire \u1650|O_net ;
    wire \u1652|O_net ;
    wire \u1653|O_net ;
    wire \u1654|OUT_net ;
    wire \u1655|O_net ;
    wire \u1656|O_net ;
    wire \u1657|O_net ;
    wire \u1658|O_net ;
    wire \u1659|OUT_net ;
    wire \u1660|O_net ;
    wire \u1661|O_net ;
    wire \u1663|O_net ;
    wire \u1664|O_net ;
    wire \u1665|OUT_net ;
    wire \u1666|O_net ;
    wire \u1667|O_net ;
    wire \u1668|O_net ;
    wire \u1669|O_net ;
    wire \u1670|Y_net ;
    wire \u1671|Y_net ;
    wire \u1672|Y_net ;
    wire \u1673|Y_net ;
    wire \u1674|Y_net ;
    wire \u1675|Y_net ;
    wire \u1676|Y_net ;
    wire \u1677|Y_net ;
    wire \u1678|Y_net ;
    wire \u1679|Y_net ;
    wire \u1680|Y_net ;
    wire \u1681|Y_net ;
    wire \u1682|Y_net ;
    wire \u1683|Y_net ;
    wire \u1684|Y_net ;
    wire \u1685|Y_net ;
    wire \u1686|Y_net ;
    wire \u1687|Y_net ;
    wire \u1688|Y_net ;
    wire \u1689|Y_net ;
    wire \u1690|Y_net ;
    wire \u1691|Y_net ;
    wire \u1692|Y_net ;
    wire \u1693|Y_net ;
    wire \u1694|Y_net ;
    wire \u1695|Y_net ;
    wire \u1696|Y_net ;
    wire \u1697|Y_net ;
    wire \u1698|Y_net ;
    wire \u1699|Y_net ;
    wire \u1700|O_net ;
    wire \u1701|O_net ;
    wire \u1702|O_net ;
    wire \u1703|Y_net ;
    wire \u1704|O_net ;
    wire \u1705|O_net ;
    wire \u1706|O_net ;
    wire \u1707|O_net ;
    wire \u1708|O_net ;
    wire \u1709|O_net ;
    wire \u1711|O_net ;
    wire \u1713|O_net ;
    wire \u1714|O_net ;
    wire \u1716|O_net ;
    wire \u1717|O_net ;
    wire \u1718|O_net ;
    wire \u1719|O_net ;
    wire \u1721|O_net ;
    wire \u1722|OUT_net ;
    wire \u1723|O_net ;
    wire \u1724|O_net ;
    wire \u1726|O_net ;
    wire \u1727|O_net ;
    wire \u1728|O_net ;
    wire \u1729|O_net ;
    wire \u1730|O_net ;
    wire \u1731|O_net ;
    wire \u1732|OUT_net ;
    wire \u1733|O_net ;
    wire \u1736|O_net ;
    wire \u1737|O_net ;
    wire \u1738|Y_net ;
    wire \u1739|O_net ;
    wire \u1740|OUT_net ;
    wire \u1741|O_net ;
    wire \u1743|O_net ;
    wire \u1744|Y_net ;
    wire \u1745|O_net ;
    wire \u1746|OUT_net ;
    wire \u1747|O_net ;
    wire \u1748|O_net ;
    wire \u1749|O_net ;
    wire \u1750|O_net ;
    wire \u1751|O_net ;
    wire \u1752|O_net ;
    wire \u1753|O_net ;
    wire \u1754|Y_net ;
    wire \u1755|OUT_net ;
    wire \u1756|Y_net ;
    wire \u1757|O_net ;
    wire \u1758|Y_net ;
    wire \u1759|O_net ;
    wire \u1760|O_net ;
    wire \u1761|Y_net ;
    wire \u1762|OUT_net ;
    wire \u1763|O_net ;
    wire \u1765|OUT_net ;
    wire \u1766|O_net ;
    wire \u1767|O_net ;
    wire \u1768|O_net ;
    wire \u1769|O_net ;
    wire \u1770|O_net ;
    wire \u1771|O_net ;
    wire \u1772|O_net ;
    wire \u1773|OUT_net ;
    wire \u1774|O_net ;
    wire \u1775|O_net ;
    wire \u1776|O_net ;
    wire \u1777|O_net ;
    wire \u1778|OUT_net ;
    wire \u1779|O_net ;
    wire \u1780|O_net ;
    wire \u1781|O_net ;
    wire \u1782|O_net ;
    wire \u1783|O_net ;
    wire \u1784|OUT_net ;
    wire \u1785|O_net ;
    wire \u1787|O_net ;
    wire \u1788|O_net ;
    wire \u1789|O_net ;
    wire \u1790|OUT_net ;
    wire \u1791|O_net ;
    wire \u1792|O_net ;
    wire \u1793|O_net ;
    wire \u1794|O_net ;
    wire \u1795|O_net ;
    wire \u1797|O_net ;
    wire \u1798|O_net ;
    wire \u1799|OUT_net ;
    wire \u1800|O_net ;
    wire \u1801|OUT_net ;
    wire \u1802|O_net ;
    wire \u1803|O_net ;
    wire \u1804|OUT_net ;
    wire \u1805|O_net ;
    wire \u1806|O_net ;
    wire \u1807|O_net ;
    wire \u1808|O_net ;
    wire \u1809|O_net ;
    wire \u1811|O_net ;
    wire \u1812|O_net ;
    wire \u1813|O_net ;
    wire \u1814|OUT_net ;
    wire \u1815|O_net ;
    wire \u1816|O_net ;
    wire \u1817|OUT_net ;
    wire \u1818|O_net ;
    wire \u1819|O_net ;
    wire \u1820|O_net ;
    wire \u1821|O_net ;
    wire \u1822|O_net ;
    wire \u1823|OUT_net ;
    wire \u1824|Y_net ;
    wire \u1825|O_net ;
    wire \u1826|Y_net ;
    wire \u1827|O_net ;
    wire \u1828|O_net ;
    wire \u1829|Y_net ;
    wire \u1830|OUT_net ;
    wire \u1831|O_net ;
    wire \u1833|OUT_net ;
    wire \u1834|O_net ;
    wire \u1835|O_net ;
    wire \u1836|OUT_net ;
    wire \u1837|O_net ;
    wire \u1838|O_net ;
    wire \u1839|O_net ;
    wire \u1840|O_net ;
    wire \u1841|O_net ;
    wire \u1842|OUT_net ;
    wire \u1843|O_net ;
    wire \u1844|O_net ;
    wire \u1845|O_net ;
    wire \u1846|O_net ;
    wire \u1847|OUT_net ;
    wire \u1848|O_net ;
    wire \u1849|O_net ;
    wire \u1850|O_net ;
    wire \u1851|O_net ;
    wire \u1852|O_net ;
    wire \u1853|OUT_net ;
    wire \u1854|O_net ;
    wire \u1856|O_net ;
    wire \u1857|O_net ;
    wire \u1858|O_net ;
    wire \u1859|OUT_net ;
    wire \u1860|O_net ;
    wire \u1861|O_net ;
    wire \u1862|O_net ;
    wire \u1863|O_net ;
    wire \u1864|O_net ;
    wire \u1866|O_net ;
    wire \u1867|O_net ;
    wire \u1868|OUT_net ;
    wire \u1869|O_net ;
    wire \u1870|OUT_net ;
    wire \u1871|O_net ;
    wire \u1872|O_net ;
    wire \u1873|OUT_net ;
    wire \u1874|O_net ;
    wire \u1875|O_net ;
    wire \u1876|O_net ;
    wire \u1877|O_net ;
    wire \u1878|O_net ;
    wire \u1880|O_net ;
    wire \u1881|O_net ;
    wire \u1882|O_net ;
    wire \u1883|OUT_net ;
    wire \u1884|O_net ;
    wire \u1885|O_net ;
    wire \u1886|OUT_net ;
    wire \u1887|O_net ;
    wire \u1888|O_net ;
    wire \u1889|O_net ;
    wire \u1890|O_net ;
    wire \u1891|O_net ;
    wire \u1894|O_net ;
    wire \u1896|O_net ;
    wire \u1897|O_net ;
    wire \u1898|OUT_net ;
    wire \u1899|O_net ;
    wire \u1900|O_net ;
    wire \u1901|OUT_net ;
    wire \u1902|O_net ;
    wire \u1903|O_net ;
    wire \u1904|O_net ;
    wire \u1905|O_net ;
    wire \u1906|O_net ;
    wire \u1908|O_net ;
    wire \u1909_or2_11_|O_net ;
    wire \u1909_or2_12_|O_net ;
    wire \u1909_or2|O_net ;
    wire \u1910|OUT_net ;
    wire \u1911|O_net ;
    wire \u1912|O_net ;
    wire \u1913|OUT_net ;
    wire \u1914|O_net ;
    wire \u1915|O_net ;
    wire \u1916|O_net ;
    wire \u1917|O_net ;
    wire \u1918|O_net ;
    wire \u1921|O_net ;
    wire \u1924_or2_13_|O_net ;
    wire \u1924_or2_14_|O_net ;
    wire \u1924_or2|O_net ;
    wire \u1925|OUT_net ;
    wire \u1926|O_net ;
    wire \u1927|O_net ;
    wire \u1928|OUT_net ;
    wire \u1929|O_net ;
    wire \u1930|O_net ;
    wire \u1931|O_net ;
    wire \u1932|O_net ;
    wire \u1933|O_net ;
    wire \u1935|O_net ;
    wire \u1936|O_net ;
    wire \u1937_or2_15_|O_net ;
    wire \u1937_or2_16_|O_net ;
    wire \u1937_or2|O_net ;
    wire \u1938|OUT_net ;
    wire \u1939|O_net ;
    wire \u1940|O_net ;
    wire \u1941|OUT_net ;
    wire \u1942|O_net ;
    wire \u1943|O_net ;
    wire \u1944|O_net ;
    wire \u1945|O_net ;
    wire \u1946|O_net ;
    wire \u1951|O_net ;
    wire \u1953|O_net ;
    wire \u1954_or2_17_|O_net ;
    wire \u1954_or2_18_|O_net ;
    wire \u1954_or2|O_net ;
    wire \u1955|OUT_net ;
    wire \u1956|O_net ;
    wire \u1957|O_net ;
    wire \u1958|OUT_net ;
    wire \u1959|O_net ;
    wire \u1960|O_net ;
    wire \u1961|O_net ;
    wire \u1962|O_net ;
    wire \u1963|O_net ;
    wire \u1964|OUT_net ;
    wire \u1965|O_net ;
    wire \u1966|O_net ;
    wire \u1967|O_net ;
    wire \u1968|O_net ;
    wire \u1969|O_net ;
    wire \u1971|O_net ;
    wire \u1972|O_net ;
    wire \u1973|OUT_net ;
    wire \u1974|O_net ;
    wire \u1975|O_net ;
    wire \u1976|O_net ;
    wire \u1977|O_net ;
    wire \u1978|O_net ;
    wire \u1979|O_net ;
    wire \u1980|O_net ;
    wire \u1981|OUT_net ;
    wire \u1982|O_net ;
    wire \u1983|O_net ;
    wire \u1984|OUT_net ;
    wire \u1985|O_net ;
    wire \u1986|O_net ;
    wire \u1987|O_net ;
    wire \u1988|O_net ;
    wire \u1989|O_net ;
    wire \u1990|O_net ;
    wire \u1991|O_net ;
    wire \u1992|OUT_net ;
    wire \u1993|O_net ;
    wire \u1994|O_net ;
    wire \u1995|OUT_net ;
    wire \u1996|O_net ;
    wire \u1997|O_net ;
    wire \u1998|O_net ;
    wire \u1999|O_net ;
    wire \u2000|O_net ;
    wire \u2001|O_net ;
    wire \u2002|O_net ;
    wire \u2003|OUT_net ;
    wire \u2004|O_net ;
    wire \u2005|O_net ;
    wire \u2006|OUT_net ;
    wire \u2007|O_net ;
    wire \u2008|O_net ;
    wire \u2009|O_net ;
    wire \u2010|O_net ;
    wire \u2011|O_net ;
    wire \u2013|O_net ;
    wire \u2014|O_net ;
    wire \u2015|O_net ;
    wire \u2016|OUT_net ;
    wire \u2017|O_net ;
    wire \u2018|O_net ;
    wire \u2019|OUT_net ;
    wire \u2020|O_net ;
    wire \u2021|O_net ;
    wire \u2022|O_net ;
    wire \u2023|O_net ;
    wire \u2024|O_net ;
    wire \u2025|O_net ;
    wire \u2026|O_net ;
    wire \u2027|O_net ;
    wire \u2028|OUT_net ;
    wire \u2029|O_net ;
    wire \u2030|O_net ;
    wire \u2031|OUT_net ;
    wire \u2032|O_net ;
    wire \u2033|O_net ;
    wire \u2034|O_net ;
    wire \u2035|O_net ;
    wire \u2036|O_net ;
    wire \u2039|O_net ;
    wire \u2040|O_net ;
    wire \u2041|OUT_net ;
    wire \u2042|O_net ;
    wire \u2043|O_net ;
    wire \u2044|OUT_net ;
    wire \u2045|O_net ;
    wire \u2046|O_net ;
    wire \u2047|OUT_net ;
    wire \u2048|O_net ;
    wire \u2049|O_net ;
    wire \u2050|O_net ;
    wire \u2051|O_net ;
    wire \u2052|O_net ;
    wire \u2053|O_net ;
    wire \u2054|O_net ;
    wire \u2055|O_net ;
    wire \u2056|O_net ;
    wire \u2057|OUT_net ;
    wire \u2058|O_net ;
    wire \u2059|O_net ;
    wire \u2060|OUT_net ;
    wire \u2061|O_net ;
    wire \u2062|O_net ;
    wire \u2063|O_net ;
    wire \u2064|O_net ;
    wire \u2065|O_net ;
    wire \u2069|O_net ;
    wire \u2071|O_net ;
    wire \u2072|O_net ;
    wire \u2073|O_net ;
    wire \u2074|OUT_net ;
    wire \u2075|O_net ;
    wire \u2076|O_net ;
    wire \u2077|OUT_net ;
    wire \u2078|O_net ;
    wire \u2079|O_net ;
    wire \u2080|O_net ;
    wire \u2081|O_net ;
    wire \u2082|O_net ;
    wire \u2083|O_net ;
    wire \u2085|O_net ;
    wire \u2086|O_net ;
    wire \u2087|O_net ;
    wire \u2088|O_net ;
    wire \u2089|O_net ;
    wire \u2090|OUT_net ;
    wire \u2091|O_net ;
    wire \u2094|O_net ;
    wire \u2095|O_net ;
    wire \u2097|O_net ;
    wire \u2098|O_net ;
    wire \u2099|O_net ;
    wire \u2100|O_net ;
    wire \u2101|O_net ;
    wire \u2102|O_net ;
    wire \u2103|OUT_net ;
    wire \u2104|Y_net ;
    wire \u2105|O_net ;
    wire \u2106|O_net ;
    wire \u2107|O_net ;
    wire \u2108|O_net ;
    wire \u2109|O_net ;
    wire \u2110|O_net ;
    wire \u2111|O_net ;
    wire \u2112|O_net ;
    wire \u2113_or2_19_|O_net ;
    wire \u2113_or2_20_|O_net ;
    wire \u2113_or2|O_net ;
    wire \u2115|OUT_net ;
    wire \u2116|O_net ;
    wire \u2117|O_net ;
    wire \u2118|O_net ;
    wire \u2119|O_net ;
    wire \u2120|O_net ;
    wire \u2122_nor2|O_net ;
    wire \u2122_or2_21_|O_net ;
    wire \u2122_or2|O_net ;
    wire \u2123|O_net ;
    wire \u2125|O_net ;
    wire \u2126|O_net ;
    wire \u2127|O_net ;
    wire \u2128|O_net ;
    wire \u2129|OUT_net ;
    wire \u2130|OUT_net ;
    wire \u2131|O_net ;
    wire \u2132|O_net ;
    wire \u2133|OUT_net ;
    wire \u2134|O_net ;
    wire \u2135|O_net ;
    wire \u2136|OUT_net ;
    wire \u2137|O_net ;
    wire \u2139|O_net ;
    wire \u2140|O_net ;
    wire \u2141|O_net ;
    wire \u2142|O_net ;
    wire \u2143|O_net ;
    wire \u2144|OUT_net ;
    wire \u2145|O_net ;
    wire \u2146|O_net ;
    wire \u2147|O_net ;
    wire \u2148|O_net ;
    wire \u2149|O_net ;
    wire \u2150|O_net ;
    wire \u2151|OUT_net ;
    wire \u2152|O_net ;
    wire \u2153|O_net ;
    wire \u2155|O_net ;
    wire \u2156|O_net ;
    wire \u2157|O_net ;
    wire \u2158|OUT_net ;
    wire \u2159|O_net ;
    wire \u2160|O_net ;
    wire \u2162|OUT_net ;
    wire \u2163|O_net ;
    wire \u2164|O_net ;
    wire \u2166|OUT_net ;
    wire \u2167|O_net ;
    wire \u2168|O_net ;
    wire \u2171|O_net ;
    wire \u2173|OUT_net ;
    wire \u2174|O_net ;
    wire \u2175|O_net ;
    wire \u2179|O_net ;
    wire \u2180|O_net ;
    wire \u2182|O_net ;
    wire \u2183|O_net ;
    wire \u2184|O_net ;
    wire \u2185|O_net ;
    wire \u2187|O_net ;
    wire \u2188|O_net ;
    wire \u2190|OUT_net ;
    wire \u2191|O_net ;
    wire \u2192|O_net ;
    wire \u2196_nor2|O_net ;
    wire \u2196_or2_22_|O_net ;
    wire \u2196_or2|O_net ;
    wire \u2200|O_net ;
    wire \u2202_or2_23_|O_net ;
    wire \u2202_or2_24_|O_net ;
    wire \u2202_or2|O_net ;
    wire \u2203|O_net ;
    wire \u2204|O_net ;
    wire \u2205|O_net ;
    wire \u2206|O_net ;
    wire \u2207|O_net ;
    wire \u2208|OUT_net ;
    wire \u2209|O_net ;
    wire \u2210|OUT_net ;
    wire \u2211|O_net ;
    wire \u2212|O_net ;
    wire \u2213|O_net ;
    wire \u2214|O_net ;
    wire \u2215|OUT_net ;
    wire \u2216|O_net ;
    wire \u2217|OUT_net ;
    wire \u2218|OUT_net ;
    wire \u2219|O_net ;
    wire \u2220|O_net ;
    wire \u2221|O_net ;
    wire \u2222|O_net ;
    wire \u2223|O_net ;
    wire \u2224|O_net ;
    wire \u2225|OUT_net ;
    wire \u2226|O_net ;
    wire \u2227|O_net ;
    wire \u2228|O_net ;
    wire \u2229|O_net ;
    wire \u2230|O_net ;
    wire \u2231|O_net ;
    wire \u2232|O_net ;
    wire \u2233|O_net ;
    wire \u2234|O_net ;
    wire \u2235|O_net ;
    wire \u2236|OUT_net ;
    wire \u2237|O_net ;
    wire \u2238|O_net ;
    wire \u2240|O_net ;
    wire \u2241|O_net ;
    wire \u2242|O_net ;
    wire \u2243|O_net ;
    wire \u2244|OUT_net ;
    wire \u2245|O_net ;
    wire \u2246|O_net ;
    wire \u2247|O_net ;
    wire \u2248|O_net ;
    wire \u2251|O_net ;
    wire \u2252|O_net ;
    wire \u2253|OUT_net ;
    wire \u2254|O_net ;
    wire \u2255|O_net ;
    wire \u2256|O_net ;
    wire \u2257|OUT_net ;
    wire \u2258|O_net ;
    wire \u2259|O_net ;
    wire \u2260|O_net ;
    wire \u2261|O_net ;
    wire \u2262|O_net ;
    wire \u2266|O_net ;
    wire \u2268|O_net ;
    wire \u2269|O_net ;
    wire \u2270|O_net ;
    wire \u2271|O_net ;
    wire \u2272|O_net ;
    wire \u2273_or2_25_|O_net ;
    wire \u2273_or2_26_|O_net ;
    wire \u2273_or2|O_net ;
    wire \u2274|OUT_net ;
    wire \u2275|O_net ;
    wire \u2276|O_net ;
    wire \u2277|OUT_net ;
    wire \u2278|O_net ;
    wire \u2279|OUT_net ;
    wire \u2280|O_net ;
    wire \u2281|O_net ;
    wire \u2282|O_net ;
    wire \u2283|OUT_net ;
    wire \u2284|O_net ;
    wire \u2285|O_net ;
    wire \u2286|O_net ;
    wire \u2287|O_net ;
    wire \u2288|O_net ;
    wire \u2290|O_net ;
    wire \u2291|O_net ;
    wire \u2292|O_net ;
    wire \u2293_and2_27_|O_net ;
    wire \u2293_and2_28_|O_net ;
    wire \u2293_and2|O_net ;
    wire \u2294|O_net ;
    wire \u2295|O_net ;
    wire \u2296|O_net ;
    wire \u2297|O_net ;
    wire \u2298|O_net ;
    wire \u2299_and2_29_|O_net ;
    wire \u2299_and2|O_net ;
    wire \u2299_nand2|O_net ;
    wire \u2300|O_net ;
    wire \u2301|O_net ;
    wire \u2302|OUT_net ;
    wire \u2303|O_net ;
    wire \u2304|O_net ;
    wire \u2305|O_net ;
    wire \u2307|O_net ;
    wire \u2308|O_net ;
    wire \u2309|O_net ;
    wire \u2310|O_net ;
    wire \u2311|O_net ;
    wire \u2312|O_net ;
    wire \u2313|O_net ;
    wire \u2314|O_net ;
    wire \u2315|O_net ;
    wire \u2316|O_net ;
    wire \u2317|O_net ;
    wire \u2319|O_net ;
    wire \u2320|O_net ;
    wire \u2531|OUT_net ;
    wire \u2532|OUT_net ;
    wire \u2533|OUT_net ;
    wire \u2534|Y_net ;
    wire \u2535|Y_net ;
    wire \u2536|Y_net ;
    wire \u2537|Y_net ;
    wire \u2538|Y_net ;
    wire \u2539|Y_net ;
    wire \u2540|Y_net ;
    wire \u2541|Y_net ;
    wire \u2542|Y_net ;
    wire \u2543|Y_net ;
    wire \u2544|Y_net ;
    wire \u2545|Y_net ;
    wire \u2546|Y_net ;
    wire \u2547|Y_net ;
    wire \u2548|Y_net ;
    wire \u2549|Y_net ;
    wire \u2550|Y_net ;
    wire \u2551|Y_net ;
    wire \u2552|Y_net ;
    wire \u2553|Y_net ;
    wire \u2554|Y_net ;
    wire \u2555|Y_net ;
    wire \u2556|Y_net ;
    wire \u2557|O_net ;
    wire \u2558|Y_net ;
    wire \u2559|Y_net ;
    wire \u2560|Y_net ;
    wire \u2561|Y_net ;
    wire \u2562|Y_net ;
    wire \u2563|OUT_net ;
    wire \u_arm_dll_u0|clkout0_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[0]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[10]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[11]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[12]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[13]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[14]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[15]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[16]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[17]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[18]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[19]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[1]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[20]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[21]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[22]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[23]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[24]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[25]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[26]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[27]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[28]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[29]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[2]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[30]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[31]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[3]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[4]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[5]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[6]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[7]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[8]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_rdata[9]_net ;
    wire \u_arm_u_soc|fp0_m_ahb_ready_net ;
    wire \u_arm_u_soc|fp0_m_ahb_resp_net ;
    wire \u_arm_u_soc|gpio_0_out_o[0]_net ;
    wire \u_arm_u_soc|gpio_0_out_o[1]_net ;
    wire \u_colorgen_h_cnt__reg[0]|Q_net ;
    wire \u_colorgen_h_cnt__reg[10]|Q_net ;
    wire \u_colorgen_h_cnt__reg[1]|Q_net ;
    wire \u_colorgen_h_cnt__reg[2]|Q_net ;
    wire \u_colorgen_h_cnt__reg[3]|Q_net ;
    wire \u_colorgen_h_cnt__reg[4]|Q_net ;
    wire \u_colorgen_h_cnt__reg[5]|Q_net ;
    wire \u_colorgen_h_cnt__reg[6]|Q_net ;
    wire \u_colorgen_h_cnt__reg[7]|Q_net ;
    wire \u_colorgen_h_cnt__reg[8]|Q_net ;
    wire \u_colorgen_h_cnt__reg[9]|Q_net ;
    wire \u_colorgen_h_valid__reg|Q_net ;
    wire \u_colorgen_v_cnt__reg[0]|Q_net ;
    wire \u_colorgen_v_cnt__reg[1]|Q_net ;
    wire \u_colorgen_v_cnt__reg[2]|Q_net ;
    wire \u_colorgen_v_cnt__reg[3]|Q_net ;
    wire \u_colorgen_v_cnt__reg[4]|Q_net ;
    wire \u_colorgen_v_cnt__reg[5]|Q_net ;
    wire \u_colorgen_v_cnt__reg[6]|Q_net ;
    wire \u_colorgen_v_cnt__reg[7]|Q_net ;
    wire \u_colorgen_v_cnt__reg[8]|Q_net ;
    wire \u_colorgen_v_cnt__reg[9]|Q_net ;
    wire \u_colorgen_v_valid__reg|Q_net ;
    wire \u_lvds_pll_u0|clkout0_net ;
    wire \u_lvds_pll_u0|clkout1_net ;
    wire \u_pll_pll_u0|clkout0_net ;
    wire \u_pll_pll_u0|clkout1_net ;
    wire \u_pll_pll_u0|locked_net ;
    wire \u_sdram_to_RGB_I1728_u13|O_net ;
    wire \u_sdram_to_RGB_I1728_u14|O_net ;
    wire \u_sdram_to_RGB_I1728_u15_and2_30_|O_net ;
    wire \u_sdram_to_RGB_I1728_u15_and2_31_|O_net ;
    wire \u_sdram_to_RGB_I1728_u15_and2|O_net ;
    wire \u_sdram_to_RGB_I1728_u16|O_net ;
    wire \u_sdram_to_RGB_I1728_u17|O_net ;
    wire \u_sdram_to_RGB_I1728_u18|O_net ;
    wire \u_sdram_to_RGB_I1728_u19|O_net ;
    wire \u_sdram_to_RGB_I1728_u20|O_net ;
    wire \u_sdram_to_RGB_I1728_u21_and2_32_|O_net ;
    wire \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ;
    wire \u_sdram_to_RGB_I1728_u21_and2|O_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_chg__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ;
    wire \u_sdram_to_RGB_de_i_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_de_i_r_sclk__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ;
    wire \u_sdram_to_RGB_de_o__reg|Q_net ;
    wire \u_sdram_to_RGB_display_before_bmp__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_display_before_bmp__reg|Q_net ;
    wire \u_sdram_to_RGB_display_period_align__reg|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_dma_addr__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ;
    wire \u_sdram_to_RGB_dma_start_xfer_prev__reg|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_emb_rdata_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_other_1_beat_start_pulse__reg|Q_net ;
    wire \u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux|Y_net ;
    wire \u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ;
    wire \u_sdram_to_RGB_text__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_text__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_text__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_text__reg_7__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_text__reg_8__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_text__reg_9__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net ;
    wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u14|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u15|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u16|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u17|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u18|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u19|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u20|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u21|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u22|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u23|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux|Y_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_34_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_35_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_0|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_36_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_37_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_1|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_38_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_39_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_2|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_40_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_41_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_3|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_42_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_43_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_4|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_44_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_45_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_5|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_46_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_47_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_6|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_48_|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2|O_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_49_|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV|Z_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_ADD_7|DX_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ;
    wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ;
    wire \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ;
    wire \u_sdram_to_RGB_v_valid_r__reg[1]|Q_net ;

    assign tx_out_p_0__net = PAD0_u_lvds_u_lvds_tx_0;
    assign tx_out_p_1__net = PAD0_u_lvds_u_lvds_tx_1;
    assign tx_out_p_2__net = PAD0_u_lvds_u_lvds_tx_2;
    assign tx_out_p_3__net = PAD0_u_lvds_u_lvds_tx_3;
    assign clk_out_p_net = PAD0_u_lvds_u_lvds_tx_clk;
    assign tx_out_n_0__net = PAD1_u_lvds_u_lvds_tx_0;
    assign tx_out_n_1__net = PAD1_u_lvds_u_lvds_tx_1;
    assign tx_out_n_2__net = PAD1_u_lvds_u_lvds_tx_2;
    assign tx_out_n_3__net = PAD1_u_lvds_u_lvds_tx_3;
    assign clk_out_n_net = PAD1_u_lvds_u_lvds_tx_clk;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \aa[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \aa[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \aa[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \ab[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \ab[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \ab[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign \ab[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_0 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_1 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_2 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_3 = \rstn_final__reg|Q_net ;
    assign align_rstn_u_lvds_u_lvds_tx_clk = \rstn_final__reg|Q_net ;
    assign alignwd_u_lvds_u_lvds_tx_clk = \u1250|OUT_net ;
    assign buttonIn2_19_net = buttonIn2;
    assign buttonIn3_20_net = buttonIn3;
    assign c2r1_dll_clk_u_arm_u_soc = \u_arm_dll_u0|clkout0_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u1303|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u1303|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u1303|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u1303|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u1305|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u1305|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u1305|O_net ;
    assign cea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u1305|O_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign ceb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ;
    assign clk_0_u_lvds_u_lvds_tx_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_0_u_lvds_u_lvds_tx_clk = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clk_1_u_lvds_u_lvds_tx_clk = \u_lvds_pll_u0|clkout0_net ;
    assign clk_ahb_fp0_u_arm_u_soc = \u_pll_pll_u0|clkout1_net ;
    assign clk_i_21_net = clk_i;
    assign clk_out_n = clk_out_n_net;
    assign clk_out_p = clk_out_p_net;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u_lvds_pll_u0|clkout0_net ;
    assign clka_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u_lvds_pll_u0|clkout0_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u_pll_pll_u0|clkout1_net ;
    assign clkb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u_pll_pll_u0|clkout1_net ;
    assign clkin0_u_lvds_pll_u0 = clk_i_21_net;
    assign clkin0_u_pll_pll_u0 = clk_i_21_net;
    assign clkin_u_arm_dll_u0 = \u_pll_pll_u0|clkout0_net ;
    assign \u_arm_dll_u0|clkout0_net  = clkout0_u_arm_dll_u0;
    assign \u_lvds_pll_u0|clkout0_net  = clkout0_u_lvds_pll_u0;
    assign \u_pll_pll_u0|clkout0_net  = clkout0_u_pll_pll_u0;
    assign \u_lvds_pll_u0|clkout1_net  = clkout1_u_lvds_pll_u0;
    assign \u_pll_pll_u0|clkout1_net  = clkout1_u_pll_pll_u0;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[10]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[11]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[12]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[13]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[14]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[15]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \db[16]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u1250|OUT_net ;
    assign \db[17]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u1250|OUT_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ;
    assign \db[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ;
    assign \db[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ;
    assign \db[4]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ;
    assign \db[5]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ;
    assign \db[6]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ;
    assign \db[7]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ;
    assign \db[8]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0  = \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1  = \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2  = \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ;
    assign \db[9]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3  = \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ;
    assign display_sel_22_net = display_sel;
    assign \fp0_m_ahb_addr[0]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \fp0_m_ahb_addr[10]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ;
    assign \fp0_m_ahb_addr[11]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ;
    assign \fp0_m_ahb_addr[12]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ;
    assign \fp0_m_ahb_addr[13]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ;
    assign \fp0_m_ahb_addr[14]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ;
    assign \fp0_m_ahb_addr[15]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ;
    assign \fp0_m_ahb_addr[16]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ;
    assign \fp0_m_ahb_addr[17]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ;
    assign \fp0_m_ahb_addr[18]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ;
    assign \fp0_m_ahb_addr[19]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ;
    assign \fp0_m_ahb_addr[1]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \fp0_m_ahb_addr[20]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ;
    assign \fp0_m_ahb_addr[21]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ;
    assign \fp0_m_ahb_addr[22]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ;
    assign \fp0_m_ahb_addr[23]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ;
    assign \fp0_m_ahb_addr[24]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ;
    assign \fp0_m_ahb_addr[25]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ;
    assign \fp0_m_ahb_addr[26]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ;
    assign \fp0_m_ahb_addr[27]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ;
    assign \fp0_m_ahb_addr[28]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ;
    assign \fp0_m_ahb_addr[29]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ;
    assign \fp0_m_ahb_addr[2]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ;
    assign \fp0_m_ahb_addr[30]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ;
    assign \fp0_m_ahb_addr[31]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ;
    assign \fp0_m_ahb_addr[3]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ;
    assign \fp0_m_ahb_addr[4]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ;
    assign \fp0_m_ahb_addr[5]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ;
    assign \fp0_m_ahb_addr[6]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ;
    assign \fp0_m_ahb_addr[7]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ;
    assign \fp0_m_ahb_addr[8]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ;
    assign \fp0_m_ahb_addr[9]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ;
    assign \fp0_m_ahb_burst[0]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ;
    assign \fp0_m_ahb_burst[1]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ;
    assign \fp0_m_ahb_burst[2]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ;
    assign fp0_m_ahb_mastlock_u_arm_u_soc = \u1250|OUT_net ;
    assign \fp0_m_ahb_prot[0]_u_arm_u_soc  = \u2277|OUT_net ;
    assign \fp0_m_ahb_prot[1]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \fp0_m_ahb_prot[2]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \fp0_m_ahb_prot[3]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[0]_net  = \fp0_m_ahb_rdata[0]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[10]_net  = \fp0_m_ahb_rdata[10]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[11]_net  = \fp0_m_ahb_rdata[11]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[12]_net  = \fp0_m_ahb_rdata[12]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[13]_net  = \fp0_m_ahb_rdata[13]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[14]_net  = \fp0_m_ahb_rdata[14]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[15]_net  = \fp0_m_ahb_rdata[15]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[16]_net  = \fp0_m_ahb_rdata[16]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[17]_net  = \fp0_m_ahb_rdata[17]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[18]_net  = \fp0_m_ahb_rdata[18]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[19]_net  = \fp0_m_ahb_rdata[19]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[1]_net  = \fp0_m_ahb_rdata[1]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[20]_net  = \fp0_m_ahb_rdata[20]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[21]_net  = \fp0_m_ahb_rdata[21]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[22]_net  = \fp0_m_ahb_rdata[22]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[23]_net  = \fp0_m_ahb_rdata[23]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[24]_net  = \fp0_m_ahb_rdata[24]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[25]_net  = \fp0_m_ahb_rdata[25]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[26]_net  = \fp0_m_ahb_rdata[26]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[27]_net  = \fp0_m_ahb_rdata[27]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[28]_net  = \fp0_m_ahb_rdata[28]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[29]_net  = \fp0_m_ahb_rdata[29]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[2]_net  = \fp0_m_ahb_rdata[2]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[30]_net  = \fp0_m_ahb_rdata[30]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[31]_net  = \fp0_m_ahb_rdata[31]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[3]_net  = \fp0_m_ahb_rdata[3]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[4]_net  = \fp0_m_ahb_rdata[4]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[5]_net  = \fp0_m_ahb_rdata[5]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[6]_net  = \fp0_m_ahb_rdata[6]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[7]_net  = \fp0_m_ahb_rdata[7]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[8]_net  = \fp0_m_ahb_rdata[8]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_rdata[9]_net  = \fp0_m_ahb_rdata[9]_u_arm_u_soc ;
    assign \u_arm_u_soc|fp0_m_ahb_ready_net  = fp0_m_ahb_ready_u_arm_u_soc;
    assign \u_arm_u_soc|fp0_m_ahb_resp_net  = fp0_m_ahb_resp_u_arm_u_soc;
    assign \fp0_m_ahb_size[0]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \fp0_m_ahb_size[1]_u_arm_u_soc  = \u2277|OUT_net ;
    assign \fp0_m_ahb_size[2]_u_arm_u_soc  = \u1250|OUT_net ;
    assign \fp0_m_ahb_trans[0]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ;
    assign \fp0_m_ahb_trans[1]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ;
    assign \fp0_m_ahb_wdata[0]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ;
    assign \fp0_m_ahb_wdata[10]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ;
    assign \fp0_m_ahb_wdata[11]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ;
    assign \fp0_m_ahb_wdata[12]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ;
    assign \fp0_m_ahb_wdata[13]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ;
    assign \fp0_m_ahb_wdata[14]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ;
    assign \fp0_m_ahb_wdata[15]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ;
    assign \fp0_m_ahb_wdata[16]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ;
    assign \fp0_m_ahb_wdata[17]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ;
    assign \fp0_m_ahb_wdata[18]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ;
    assign \fp0_m_ahb_wdata[19]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ;
    assign \fp0_m_ahb_wdata[1]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ;
    assign \fp0_m_ahb_wdata[20]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ;
    assign \fp0_m_ahb_wdata[21]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ;
    assign \fp0_m_ahb_wdata[22]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ;
    assign \fp0_m_ahb_wdata[23]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ;
    assign \fp0_m_ahb_wdata[24]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ;
    assign \fp0_m_ahb_wdata[25]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ;
    assign \fp0_m_ahb_wdata[26]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ;
    assign \fp0_m_ahb_wdata[27]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ;
    assign \fp0_m_ahb_wdata[28]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ;
    assign \fp0_m_ahb_wdata[29]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ;
    assign \fp0_m_ahb_wdata[2]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ;
    assign \fp0_m_ahb_wdata[30]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ;
    assign \fp0_m_ahb_wdata[31]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ;
    assign \fp0_m_ahb_wdata[3]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ;
    assign \fp0_m_ahb_wdata[4]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ;
    assign \fp0_m_ahb_wdata[5]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ;
    assign \fp0_m_ahb_wdata[6]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ;
    assign \fp0_m_ahb_wdata[7]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ;
    assign \fp0_m_ahb_wdata[8]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ;
    assign \fp0_m_ahb_wdata[9]_u_arm_u_soc  = \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ;
    assign fp0_m_ahb_write_u_arm_u_soc = \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ;
    assign fp2soc_rst_n_u_arm_u_soc = \rstn_final__reg|Q_net ;
    assign fp_clk_arm_u_arm_u_soc = \u_pll_pll_u0|clkout0_net ;
    assign fp_clk_sys_u_arm_u_soc = \u_pll_pll_u0|clkout0_net ;
    assign geclk_u_lvds_u_lvds_tx_0 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_1 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_2 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_3 = \u_lvds_pll_u0|clkout1_net ;
    assign geclk_u_lvds_u_lvds_tx_clk = \u_lvds_pll_u0|clkout1_net ;
    assign \u_arm_u_soc|gpio_0_out_o[0]_net  = \gpio_0_out_o[0]_u_arm_u_soc ;
    assign \u_arm_u_soc|gpio_0_out_o[1]_net  = \gpio_0_out_o[1]_u_arm_u_soc ;
    assign \u_pll_pll_u0|locked_net  = locked_u_pll_pll_u0;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_0  = \u1250|OUT_net ;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_1  = \u1250|OUT_net ;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_de_o__reg|Q_net ;
    assign \od_d_0[0]_u_lvds_u_lvds_tx_3  = \u1250|OUT_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_0  = \u_sdram_to_RGB_emb_rdata_r__reg[13]|Q_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_1  = \u1250|OUT_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_2  = \u1250|OUT_net ;
    assign \od_d_0[1]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[4]|Q_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_0  = \u_sdram_to_RGB_emb_rdata_r__reg[12]|Q_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[8]|Q_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_2  = \u1250|OUT_net ;
    assign \od_d_0[2]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[3]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_0  = \u_sdram_to_RGB_emb_rdata_r__reg[11]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[7]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_emb_rdata_r__reg[2]|Q_net ;
    assign \od_d_0[3]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[10]|Q_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_0  = \u1250|OUT_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[6]|Q_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_emb_rdata_r__reg[1]|Q_net ;
    assign \od_d_1[0]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[9]|Q_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_0  = \u1250|OUT_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_1  = \u_sdram_to_RGB_emb_rdata_r__reg[5]|Q_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_2  = \u_sdram_to_RGB_emb_rdata_r__reg[0]|Q_net ;
    assign \od_d_1[1]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[15]|Q_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_0  = \u1250|OUT_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_1  = \u1250|OUT_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_2  = \u1250|OUT_net ;
    assign \od_d_1[2]_u_lvds_u_lvds_tx_3  = \u_sdram_to_RGB_emb_rdata_r__reg[14]|Q_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_0  = \u1250|OUT_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_1  = \u1250|OUT_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_2  = \u1250|OUT_net ;
    assign \od_d_1[3]_u_lvds_u_lvds_tx_3  = \u1250|OUT_net ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  = \q[0]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net  = \q[1]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net  = \q[2]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 ;
    assign \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net  = \q[3]_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 ;
    assign rst_ahb_fp0_n_u_arm_u_soc = \rstn_final__reg|Q_net ;
    assign rstn_i_23_net = rstn_i;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u2277|OUT_net ;
    assign rstna_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u2277|OUT_net ;
    assign rstnb_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u2277|OUT_net ;
    assign spi0_miso_u_arm_u_soc = spi_miso_24_net;
    assign spi_mosi_net = spi0_mosi_u_arm_u_soc;
    assign spi_sck_net = spi0_sck_u_arm_u_soc;
    assign spi_ssn_net = spi0_ssn_u_arm_u_soc;
    assign spi_miso_24_net = spi_miso;
    assign spi_mosi = spi_mosi_net;
    assign spi_sck = spi_sck_net;
    assign spi_ssn = spi_ssn_net;
    assign tx_out_n[0] = tx_out_n_0__net;
    assign tx_out_n[1] = tx_out_n_1__net;
    assign tx_out_n[2] = tx_out_n_2__net;
    assign tx_out_n[3] = tx_out_n_3__net;
    assign tx_out_p[0] = tx_out_p_0__net;
    assign tx_out_p[1] = tx_out_p_1__net;
    assign tx_out_p[2] = tx_out_p_2__net;
    assign tx_out_p[3] = tx_out_p_3__net;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u1250|OUT_net ;
    assign wea_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u1250|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_0 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_1 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_2 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_0_u_emb5k_3 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_0 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_1 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_2 = \u2277|OUT_net ;
    assign web_u_sdram_to_RGB_u_1kx16_1_u_emb5k_3 = \u2277|OUT_net ;

    CS_GND_PRIM GND_0_inst ( .OUT(\GND_0_inst|Y_net ) );
    CS_VCC_PRIM VCC_0_inst ( .OUT(\VCC_0_inst|Y_net ) );
    demo_sd_to_lcd_ipc_adder_8 carry_8 ( .CA( { 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net , 
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net  } ), .CI(
        \u1250|OUT_net ), .CO(dummy_1_), .DX( { 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1|DX_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0|DX_net  } ), .SUM( { 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net , 
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net  } ) );
    CS_REGA_PRIM rstn_final__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2277|OUT_net ), .Q(
        \rstn_final__reg|Q_net ), .RST(\u2288|O_net ), .SET(\GND_0_inst|Y_net ) );
    AND2 u1249 ( .I0(\u_colorgen_h_valid__reg|Q_net ), .I1(
        \u_colorgen_v_valid__reg|Q_net ), .O(\u1249|O_net ) );
    CS_GND_PRIM u1250 ( .OUT(\u1250|OUT_net ) );
    CS_INV_PRIM u1252 ( .IN(\u_sdram_to_RGB_v_valid_r__reg[1]|Q_net ), .OUT(
        \u1252|OUT_net ) );
    AND2 u1253 ( .I0(\u1252|OUT_net ), .I1(
        \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .O(\u1253|O_net ) );
    CS_INV_PRIM u1254 ( .IN(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), 
        .OUT(\u1254|OUT_net ) );
    AND2 u1255 ( .I0(\u1254|OUT_net ), .I1(\u_arm_u_soc|gpio_0_out_o[1]_net ), 
        .O(\u1255|O_net ) );
    CS_INV_PRIM u1256 ( .IN(\u_sdram_to_RGB_de_i_r__reg[1]|Q_net ), .OUT(
        \u1256|OUT_net ) );
    AND2 u1257 ( .I0(\u1256|OUT_net ), .I1(\u_sdram_to_RGB_de_i_r__reg[0]|Q_net ), 
        .O(\u1257|O_net ) );
    AND2 u1258 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ), 
        .I1(\u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ), .O(\u1258|O_net ) );
    NOR2 u1259 ( .I0(\u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .I1(
        \u_sdram_to_RGB_other_1_beat_start_pulse__reg|Q_net ), .O(\u1259|O_net ) );
    CS_INV_PRIM u1260 ( .IN(\u_sdram_to_RGB_display_period_align__reg|Q_net ), 
        .OUT(\u1260|OUT_net ) );
    NOR2 u1261 ( .I0(\u1259|O_net ), .I1(\u1260|OUT_net ), .O(\u1261|O_net ) );
    CS_INV_PRIM u1262 ( .IN(\u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .OUT(
        \u1262|OUT_net ) );
    CS_INV_PRIM u1263 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .OUT(
        \u1263|OUT_net ) );
    XOR2 u1264 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .O(\u1264|O_net ) );
    NAND2 u1265 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .O(\u1265|O_net ) );
    XNOR2 u1266 ( .I0(\u1265|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .O(\u1266|O_net ) );
    CS_INV_PRIM u1268 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .OUT(
        \u1268|OUT_net ) );
    OR2 u1269 ( .I0(\u1265|O_net ), .I1(\u1268|OUT_net ), .O(\u1269|O_net ) );
    XNOR2 u1270 ( .I0(\u1269|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .O(\u1270|O_net ) );
    NAND2 u1271 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .O(\u1271|O_net ) );
    OR2 u1272 ( .I0(\u1271|O_net ), .I1(\u1265|O_net ), .O(\u1272|O_net ) );
    XNOR2 u1273 ( .I0(\u1272|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .O(\u1273|O_net ) );
    CS_INV_PRIM u1275 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .OUT(
        \u1275|OUT_net ) );
    OR2 u1276 ( .I0(\u1265|O_net ), .I1(\u1275|OUT_net ), .O(\u1276|O_net ) );
    OR2 u1277 ( .I0(\u1276|O_net ), .I1(\u1271|O_net ), .O(\u1277|O_net ) );
    XNOR2 u1278 ( .I0(\u1277|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .O(\u1278|O_net ) );
    NOR2 u1280 ( .I0(\u1265|O_net ), .I1(\u1271|O_net ), .O(\u1280|O_net ) );
    NAND2 u1281 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .O(\u1281|O_net ) );
    CS_INV_PRIM u1282 ( .IN(\u1281|O_net ), .OUT(\u1282|OUT_net ) );
    NAND2 u1283 ( .I0(\u1280|O_net ), .I1(\u1282|OUT_net ), .O(\u1283|O_net ) );
    XNOR2 u1284 ( .I0(\u1283|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .O(\u1284|O_net ) );
    CS_INV_PRIM u1285 ( .IN(\u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .OUT(
        \u1285|OUT_net ) );
    NOR2 u1287 ( .I0(\u1285|OUT_net ), .I1(\u1265|O_net ), .O(\u1287|O_net ) );
    NOR2 u1288 ( .I0(\u1281|O_net ), .I1(\u1271|O_net ), .O(\u1288|O_net ) );
    NAND2 u1289 ( .I0(\u1287|O_net ), .I1(\u1288|O_net ), .O(\u1289|O_net ) );
    XNOR2 u1290 ( .I0(\u1289|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .O(\u1290|O_net ) );
    NAND2 u1293 ( .I0(\u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .O(\u1293|O_net ) );
    NOR2 u1295 ( .I0(\u1293|O_net ), .I1(\u1281|O_net ), .O(\u1295|O_net ) );
    NAND2 u1296 ( .I0(\u1280|O_net ), .I1(\u1295|O_net ), .O(\u1296|O_net ) );
    XNOR2 u1297 ( .I0(\u1296|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ), .O(\u1297|O_net ) );
    CS_INV_PRIM u1298 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .OUT(
        \u1298|OUT_net ) );
    OR2 u1299 ( .I0(\u1298|OUT_net ), .I1(
        \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .O(\u1299|O_net ) );
    NOR2 u1300 ( .I0(\u1260|OUT_net ), .I1(\u1299|O_net ), .O(\u1300|O_net ) );
    NAND2 u1301 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), 
        .I1(\u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .O(\u1301|O_net ) );
    NOR2 u1302 ( .I0(\u1260|OUT_net ), .I1(\u1301|O_net ), .O(\u1302|O_net ) );
    AND2 u1303 ( .I0(\u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1303|O_net ) );
    CS_INV_PRIM u1304 ( .IN(\u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .OUT(
        \u1304|OUT_net ) );
    AND2 u1305 ( .I0(\u1304|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1305|O_net ) );
    CS_INV_PRIM u1306 ( .IN(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .OUT(
        \u1306|OUT_net ) );
    AND2 u1307 ( .I0(\u1306|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ), .O(\u1307|O_net ) );
    CS_INV_PRIM u1308 ( .IN(buttonIn2_19_net), .OUT(\u1308|OUT_net ) );
    OR2 u1309 ( .I0(\u1252|OUT_net ), .I1(
        \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .O(\u1309|O_net ) );
    NAND2 u1310 ( .I0(\u1309|O_net ), .I1(\u1260|OUT_net ), .O(\u1310|O_net ) );
    OR2 u1311 ( .I0(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .O(\u1311|O_net ) );
    CS_INV_PRIM u1312 ( .IN(\u1311|O_net ), .OUT(\u1312|OUT_net ) );
    CS_INV_PRIM u1313 ( .IN(\u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .OUT(
        \u1313|OUT_net ) );
    AND2 u1314 ( .I0(\u1313|OUT_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .O(\u1314|O_net ) );
    NAND2 u1315 ( .I0(\u1314|O_net ), .I1(\u1254|OUT_net ), .O(\u1315|O_net ) );
    OR2 u1316 ( .I0(\u1313|OUT_net ), .I1(\u1311|O_net ), .O(\u1316|O_net ) );
    NAND2 u1317 ( .I0(\u1315|O_net ), .I1(\u1316|O_net ), .O(\u1317|O_net ) );
    NAND2 u1318 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .O(\u1318|O_net ) );
    OR2 u1319 ( .I0(\u1318|O_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .O(\u1319|O_net ) );
    CS_INV_PRIM u1320 ( .IN(\u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .OUT(
        \u1320|OUT_net ) );
    OR2 u1321 ( .I0(\u1320|OUT_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .O(\u1321|O_net ) );
    NAND2 u1322 ( .I0(\u1319|O_net ), .I1(\u1321|O_net ), .O(\u1322|O_net ) );
    NAND2 u1323 ( .I0(\u1322|O_net ), .I1(\u1254|OUT_net ), .O(\u1323|O_net ) );
    OR2 u1324 ( .I0(\u1320|OUT_net ), .I1(\u1311|O_net ), .O(\u1324|O_net ) );
    NAND2 u1325 ( .I0(\u1323|O_net ), .I1(\u1324|O_net ), .O(\u1325|O_net ) );
    NOR2 u1326_nor2 ( .I0(\u1326_or2|O_net ), .I1(\u1326_or2_0_|O_net ), .O(
        \u1326_nor2|O_net ) );
    OR2 u1326_or2 ( .I0(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .I1(
        \u1318|O_net ), .O(\u1326_or2|O_net ) );
    OR2 u1326_or2_0_ ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .I1(
        \u1320|OUT_net ), .O(\u1326_or2_0_|O_net ) );
    NAND2 u1327 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .O(\u1327|O_net ) );
    NAND2 u1328 ( .I0(\u1327|O_net ), .I1(\u1254|OUT_net ), .O(\u1328|O_net ) );
    NAND2 u1329 ( .I0(\u1328|O_net ), .I1(\u1311|O_net ), .O(\u1329|O_net ) );
    AND2 u1330 ( .I0(\u1329|O_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .O(\u1330|O_net ) );
    OR2 u1331 ( .I0(\u1326_nor2|O_net ), .I1(\u1330|O_net ), .O(\u1331|O_net ) );
    OR2 u1332 ( .I0(\u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .O(\u1332|O_net ) );
    CS_INV_PRIM u1333 ( .IN(\u1332|O_net ), .OUT(\u1333|OUT_net ) );
    CS_INV_PRIM u1334 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .OUT(
        \u1334|OUT_net ) );
    AND2 u1335 ( .I0(\u1334|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .O(\u1335|O_net ) );
    CS_INV_PRIM u1336 ( .IN(\u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .OUT(
        \u1336|OUT_net ) );
    NAND2 u1337 ( .I0(\u1335|O_net ), .I1(\u1336|OUT_net ), .O(\u1337|O_net ) );
    OR2 u1338 ( .I0(\u1334|OUT_net ), .I1(\u1332|O_net ), .O(\u1338|O_net ) );
    NAND2 u1339 ( .I0(\u1337|O_net ), .I1(\u1338|O_net ), .O(\u1339|O_net ) );
    NAND2 u1340 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .O(\u1340|O_net ) );
    OR2 u1341 ( .I0(\u1340|O_net ), .I1(\u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), 
        .O(\u1341|O_net ) );
    CS_INV_PRIM u1342 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .OUT(
        \u1342|OUT_net ) );
    OR2 u1343 ( .I0(\u1342|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .O(\u1343|O_net ) );
    NAND2 u1344 ( .I0(\u1341|O_net ), .I1(\u1343|O_net ), .O(\u1344|O_net ) );
    NAND2 u1345 ( .I0(\u1344|O_net ), .I1(\u1336|OUT_net ), .O(\u1345|O_net ) );
    OR2 u1346 ( .I0(\u1342|OUT_net ), .I1(\u1332|O_net ), .O(\u1346|O_net ) );
    NAND2 u1347 ( .I0(\u1345|O_net ), .I1(\u1346|O_net ), .O(\u1347|O_net ) );
    NOR2 u1348_nor2 ( .I0(\u1348_or2|O_net ), .I1(\u1348_or2_1_|O_net ), .O(
        \u1348_nor2|O_net ) );
    OR2 u1348_or2 ( .I0(\u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .I1(
        \u1340|O_net ), .O(\u1348_or2|O_net ) );
    OR2 u1348_or2_1_ ( .I0(\u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .I1(
        \u1342|OUT_net ), .O(\u1348_or2_1_|O_net ) );
    NAND2 u1349 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .O(\u1349|O_net ) );
    NAND2 u1350 ( .I0(\u1349|O_net ), .I1(\u1336|OUT_net ), .O(\u1350|O_net ) );
    NAND2 u1351 ( .I0(\u1350|O_net ), .I1(\u1332|O_net ), .O(\u1351|O_net ) );
    AND2 u1352 ( .I0(\u1351|O_net ), .I1(\u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), 
        .O(\u1352|O_net ) );
    OR2 u1353 ( .I0(\u1348_nor2|O_net ), .I1(\u1352|O_net ), .O(\u1353|O_net ) );
    AND2 u1354 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .O(\u1354|O_net ) );
    NOR2 u1355 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1355|O_net ) );
    NAND2 u1356 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .O(\u1356|O_net ) );
    NOR2 u1358 ( .I0(\u1356|O_net ), .I1(\u1340|O_net ), .O(\u1358|O_net ) );
    mx2a u1359 ( .D0(\u1354|O_net ), .D1(\u1355|O_net ), .S(\u1358|O_net ), .Y(
        \u1359|Y_net ) );
    AND2 u1360 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .O(\u1360|O_net ) );
    NOR2 u1361 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1361|O_net ) );
    CS_INV_PRIM u1362 ( .IN(\u1356|O_net ), .OUT(\u1362|OUT_net ) );
    CS_INV_PRIM u1363 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .OUT(
        \u1363|OUT_net ) );
    NOR2 u1364 ( .I0(\u1340|O_net ), .I1(\u1363|OUT_net ), .O(\u1364|O_net ) );
    AND2 u1365 ( .I0(\u1362|OUT_net ), .I1(\u1364|O_net ), .O(\u1365|O_net ) );
    mx2a u1366 ( .D0(\u1360|O_net ), .D1(\u1361|O_net ), .S(\u1365|O_net ), .Y(
        \u1366|Y_net ) );
    AND2 u1367 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .O(\u1367|O_net ) );
    NOR2 u1368 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1368|O_net ) );
    NAND2 u1369 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .O(\u1369|O_net ) );
    OR2 u1372 ( .I0(\u1340|O_net ), .I1(\u1356|O_net ), .O(\u1372|O_net ) );
    NOR2 u1373 ( .I0(\u1369|O_net ), .I1(\u1372|O_net ), .O(\u1373|O_net ) );
    mx2a u1374 ( .D0(\u1367|O_net ), .D1(\u1368|O_net ), .S(\u1373|O_net ), .Y(
        \u1374|Y_net ) );
    AND2 u1375 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .O(\u1375|O_net ) );
    NOR2 u1376 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1376|O_net ) );
    NOR2 u1377 ( .I0(\u1369|O_net ), .I1(\u1356|O_net ), .O(\u1377|O_net ) );
    CS_INV_PRIM u1378 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .OUT(
        \u1378|OUT_net ) );
    NOR2 u1379 ( .I0(\u1340|O_net ), .I1(\u1378|OUT_net ), .O(\u1379|O_net ) );
    AND2 u1380 ( .I0(\u1377|O_net ), .I1(\u1379|O_net ), .O(\u1380|O_net ) );
    mx2a u1381 ( .D0(\u1375|O_net ), .D1(\u1376|O_net ), .S(\u1380|O_net ), .Y(
        \u1381|Y_net ) );
    AND2 u1382 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .O(\u1382|O_net ) );
    NOR2 u1383 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1383|O_net ) );
    NAND2 u1384 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .O(\u1384|O_net ) );
    NOR2 u1386 ( .I0(\u1384|O_net ), .I1(\u1369|O_net ), .O(\u1386|O_net ) );
    AND2 u1390 ( .I0(\u1386|O_net ), .I1(\u1358|O_net ), .O(\u1390|O_net ) );
    mx2a u1391 ( .D0(\u1382|O_net ), .D1(\u1383|O_net ), .S(\u1390|O_net ), .Y(
        \u1391|Y_net ) );
    AND2 u1392 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .O(\u1392|O_net ) );
    NOR2 u1393 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1393|O_net ) );
    OR2 u1394 ( .I0(\u1356|O_net ), .I1(\u1369|O_net ), .O(\u1394|O_net ) );
    CS_INV_PRIM u1395 ( .IN(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .OUT(
        \u1395|OUT_net ) );
    NOR2 u1396_nor2 ( .I0(\u1396_or2|O_net ), .I1(\u1396_or2_2_|O_net ), .O(
        \u1396_nor2|O_net ) );
    OR2 u1396_or2 ( .I0(\u1394|O_net ), .I1(\u1384|O_net ), .O(\u1396_or2|O_net ) );
    OR2 u1396_or2_2_ ( .I0(\u1340|O_net ), .I1(\u1395|OUT_net ), .O(
        \u1396_or2_2_|O_net ) );
    mx2a u1397 ( .D0(\u1392|O_net ), .D1(\u1393|O_net ), .S(\u1396_nor2|O_net ), 
        .Y(\u1397|Y_net ) );
    AND2 u1398 ( .I0(\u1336|OUT_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .O(\u1398|O_net ) );
    NOR2 u1399 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ), .O(\u1399|O_net ) );
    AND2 u1406_and2 ( .I0(\u1386|O_net ), .I1(\u1358|O_net ), .O(
        \u1406_and2|O_net ) );
    AND2 u1406_and2_3_ ( .I0(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .O(\u1406_and2_3_|O_net ) );
    AND2 u1406_and2_4_ ( .I0(\u1406_and2|O_net ), .I1(\u1406_and2_3_|O_net ), 
        .O(\u1406_and2_4_|O_net ) );
    mx2a u1407 ( .D0(\u1398|O_net ), .D1(\u1399|O_net ), .S(
        \u1406_and2_4_|O_net ), .Y(\u1407|Y_net ) );
    AND2 u1408 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .I1(
        display_sel_22_net), .O(\u1408|O_net ) );
    AND2 u1409 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .I1(
        display_sel_22_net), .O(\u1409|O_net ) );
    AND2 u1410 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .I1(
        display_sel_22_net), .O(\u1410|O_net ) );
    AND2 u1411 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .I1(
        display_sel_22_net), .O(\u1411|O_net ) );
    AND2 u1412 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .I1(
        display_sel_22_net), .O(\u1412|O_net ) );
    AND2 u1413 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .I1(
        display_sel_22_net), .O(\u1413|O_net ) );
    AND2 u1414 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .I1(
        display_sel_22_net), .O(\u1414|O_net ) );
    AND2 u1415 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .I1(
        display_sel_22_net), .O(\u1415|O_net ) );
    AND2 u1416 ( .I0(\u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .I1(
        display_sel_22_net), .O(\u1416|O_net ) );
    AND2 u1417 ( .I0(\u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .I1(
        display_sel_22_net), .O(\u1417|O_net ) );
    OR2 u1418 ( .I0(\u1306|OUT_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .O(\u1418|O_net ) );
    NAND2 u1420 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1420|O_net ) );
    NAND2 u1424 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .O(\u1424|O_net ) );
    OR2 u1425 ( .I0(\u1424|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .O(\u1425|O_net ) );
    CS_INV_PRIM u1426 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .OUT(
        \u1426|OUT_net ) );
    OR2 u1427 ( .I0(\u1426|OUT_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .O(\u1427|O_net ) );
    NAND2 u1428 ( .I0(\u1425|O_net ), .I1(\u1427|O_net ), .O(\u1428|O_net ) );
    AND2 u1429 ( .I0(\u1428|O_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1429|O_net ) );
    NOR2 u1430 ( .I0(\u1418|O_net ), .I1(\u1426|OUT_net ), .O(\u1430|O_net ) );
    OR2 u1431 ( .I0(\u1429|O_net ), .I1(\u1430|O_net ), .O(\u1431|O_net ) );
    CS_INV_PRIM u1432 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .OUT(
        \u1432|OUT_net ) );
    NOR2 u1433 ( .I0(\u1418|O_net ), .I1(\u1432|OUT_net ), .O(\u1433|O_net ) );
    NAND2 u1434 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .O(\u1434|O_net ) );
    AND2 u1435 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .O(\u1435|O_net ) );
    AND2 u1436 ( .I0(\u1434|O_net ), .I1(\u1435|O_net ), .O(\u1436|O_net ) );
    NOR2 u1437 ( .I0(\u1433|O_net ), .I1(\u1436|O_net ), .O(\u1437|O_net ) );
    OR2 u1438 ( .I0(\u1434|O_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .O(\u1438|O_net ) );
    OR2 u1439 ( .I0(\u1438|O_net ), .I1(\u1420|O_net ), .O(\u1439|O_net ) );
    NAND2 u1440 ( .I0(\u1437|O_net ), .I1(\u1439|O_net ), .O(\u1440|O_net ) );
    AND2 u1441 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .O(\u1441|O_net ) );
    CS_INV_PRIM u1442 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .OUT(
        \u1442|OUT_net ) );
    AND2 u1443 ( .I0(\u1442|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1443|O_net ) );
    NAND2 u1444 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .O(\u1444|O_net ) );
    NOR2 u1445 ( .I0(\u1424|O_net ), .I1(\u1444|O_net ), .O(\u1445|O_net ) );
    AND2 u1447 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .O(\u1447|O_net ) );
    CS_INV_PRIM u1448 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .OUT(
        \u1448|OUT_net ) );
    AND2 u1449 ( .I0(\u1448|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1449|O_net ) );
    OR2 u1451 ( .I0(\u1424|O_net ), .I1(\u1442|OUT_net ), .O(\u1451|O_net ) );
    NOR2 u1452 ( .I0(\u1444|O_net ), .I1(\u1451|O_net ), .O(\u1452|O_net ) );
    AND2 u1454 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .O(\u1454|O_net ) );
    CS_INV_PRIM u1455 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .OUT(
        \u1455|OUT_net ) );
    AND2 u1456 ( .I0(\u1455|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1456|O_net ) );
    NAND2 u1457 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .O(\u1457|O_net ) );
    OR2 u1459 ( .I0(\u1444|O_net ), .I1(\u1424|O_net ), .O(\u1459|O_net ) );
    NOR2 u1460 ( .I0(\u1457|O_net ), .I1(\u1459|O_net ), .O(\u1460|O_net ) );
    AND2 u1462 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .O(\u1462|O_net ) );
    CS_INV_PRIM u1463 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .OUT(
        \u1463|OUT_net ) );
    AND2 u1464 ( .I0(\u1463|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1464|O_net ) );
    OR2 u1465 ( .I0(\u1444|O_net ), .I1(\u1457|O_net ), .O(\u1465|O_net ) );
    OR2 u1467 ( .I0(\u1424|O_net ), .I1(\u1455|OUT_net ), .O(\u1467|O_net ) );
    NOR2 u1468 ( .I0(\u1465|O_net ), .I1(\u1467|O_net ), .O(\u1468|O_net ) );
    AND2 u1470 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .O(\u1470|O_net ) );
    CS_INV_PRIM u1471 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .OUT(
        \u1471|OUT_net ) );
    AND2 u1472 ( .I0(\u1471|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1472|O_net ) );
    NAND2 u1473 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .O(\u1473|O_net ) );
    NOR2 u1475 ( .I0(\u1473|O_net ), .I1(\u1457|O_net ), .O(\u1475|O_net ) );
    AND2 u1478 ( .I0(\u1475|O_net ), .I1(\u1445|O_net ), .O(\u1478|O_net ) );
    AND2 u1480 ( .I0(\u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ), .O(\u1480|O_net ) );
    CS_INV_PRIM u1481 ( .IN(\u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ), .OUT(
        \u1481|OUT_net ) );
    AND2 u1482 ( .I0(\u1481|OUT_net ), .I1(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .O(\u1482|O_net ) );
    NOR2 u1483 ( .I0(\u1457|O_net ), .I1(\u1444|O_net ), .O(\u1483|O_net ) );
    CS_INV_PRIM u1484 ( .IN(\u1473|O_net ), .OUT(\u1484|OUT_net ) );
    AND2 u1485 ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .O(\u1485|O_net ) );
    AND2 u1486_and2 ( .I0(\u1483|O_net ), .I1(\u1484|OUT_net ), .O(
        \u1486_and2|O_net ) );
    AND2 u1486_and2_5_ ( .I0(\u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .I1(
        \u1485|O_net ), .O(\u1486_and2_5_|O_net ) );
    AND2 u1486_and2_6_ ( .I0(\u1486_and2|O_net ), .I1(\u1486_and2_5_|O_net ), 
        .O(\u1486_and2_6_|O_net ) );
    OR2 u1504 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1504|O_net ) );
    CS_INV_PRIM u1505 ( .IN(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), 
        .OUT(\u1505|OUT_net ) );
    OR2 u1506 ( .I0(\u1504|O_net ), .I1(\u1505|OUT_net ), .O(\u1506|O_net ) );
    AND2 u1507 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(\u1507|O_net ) );
    NAND2 u1508 ( .I0(\u1507|O_net ), .I1(\u1505|OUT_net ), .O(\u1508|O_net ) );
    NAND2 u1509 ( .I0(\u1506|O_net ), .I1(\u1508|O_net ), .O(\u1509|O_net ) );
    AND2 u1510 ( .I0(\u1509|O_net ), .I1(\u_arm_u_soc|fp0_m_ahb_resp_net ), .O(
        \u1510|O_net ) );
    AND2 u1511 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_ready_net ), .O(\u1511|O_net ) );
    NOR2 u1512 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ), .O(\u1512|O_net ) );
    NAND2 u1513 ( .I0(\u1511|O_net ), .I1(\u1512|O_net ), .O(\u1513|O_net ) );
    OR2 u1515 ( .I0(\u1513|O_net ), .I1(\u1504|O_net ), .O(\u1515|O_net ) );
    CS_INV_PRIM u1516 ( .IN(\u_arm_u_soc|fp0_m_ahb_ready_net ), .OUT(
        \u1516|OUT_net ) );
    AND2 u1517 ( .I0(\u1516|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1517|O_net ) );
    NAND2 u1518 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1518|O_net ) );
    NAND2 u1519 ( .I0(\u1517|O_net ), .I1(\u1518|O_net ), .O(\u1519|O_net ) );
    NAND2 u1520 ( .I0(\u1515|O_net ), .I1(\u1519|O_net ), .O(\u1520|O_net ) );
    NOR2 u1521 ( .I0(\u1510|O_net ), .I1(\u1520|O_net ), .O(\u1521|O_net ) );
    CS_INV_PRIM u1522 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .OUT(
        \u1522|OUT_net ) );
    OR2 u1523 ( .I0(\u1522|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), .O(
        \u1523|O_net ) );
    OR2 u1524 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u1524|O_net ) );
    OR2 u1525 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u1525|O_net ) );
    OR2 u1526 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .O(
        \u1526|O_net ) );
    OR2 u1527_or2 ( .I0(\u1523|O_net ), .I1(\u1524|O_net ), .O(\u1527_or2|O_net ) );
    OR2 u1527_or2_7_ ( .I0(\u1525|O_net ), .I1(\u1526|O_net ), .O(
        \u1527_or2_7_|O_net ) );
    OR2 u1527_or2_8_ ( .I0(\u1527_or2|O_net ), .I1(\u1527_or2_7_|O_net ), .O(
        \u1527_or2_8_|O_net ) );
    NAND2 u1528 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_ready_net ), .O(\u1528|O_net ) );
    CS_INV_PRIM u1529 ( .IN(\u1528|O_net ), .OUT(\u1529|OUT_net ) );
    AND2 u1530 ( .I0(\u1527_or2_8_|O_net ), .I1(\u1529|OUT_net ), .O(
        \u1530|O_net ) );
    NAND2 u1531 ( .I0(\u1530|O_net ), .I1(\u1505|OUT_net ), .O(\u1531|O_net ) );
    NAND2 u1532 ( .I0(\u1521|O_net ), .I1(\u1531|O_net ), .O(\u1532|O_net ) );
    CS_INV_PRIM u1533 ( .IN(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), 
        .OUT(\u1533|OUT_net ) );
    AND2 u1534 ( .I0(\u1533|OUT_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), 
        .O(\u1534|O_net ) );
    CS_INV_PRIM u1535 ( .IN(\u_arm_u_soc|fp0_m_ahb_resp_net ), .OUT(
        \u1535|OUT_net ) );
    OR2 u1536 ( .I0(\u1535|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1536|O_net ) );
    AND2 u1537 ( .I0(\u1536|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1537|O_net ) );
    NAND2 u1538 ( .I0(\u1534|O_net ), .I1(\u1537|O_net ), .O(\u1538|O_net ) );
    CS_INV_PRIM u1539 ( .IN(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), 
        .OUT(\u1539|OUT_net ) );
    OR2 u1540 ( .I0(\u1539|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .O(\u1540|O_net ) );
    CS_INV_PRIM u1541 ( .IN(\u1540|O_net ), .OUT(\u1541|OUT_net ) );
    AND2 u1542 ( .I0(\u1538|O_net ), .I1(\u1541|OUT_net ), .O(\u1542|O_net ) );
    CS_INV_PRIM u1543 ( .IN(\u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .OUT(
        \u1543|OUT_net ) );
    OR2 u1544 ( .I0(\u1543|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .O(\u1544|O_net ) );
    NOR2 u1545 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .I1(
        \u1544|O_net ), .O(\u1545|O_net ) );
    NOR2 u1546 ( .I0(\u1542|O_net ), .I1(\u1545|O_net ), .O(\u1546|O_net ) );
    CS_INV_PRIM u1547 ( .IN(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), 
        .OUT(\u1547|OUT_net ) );
    OR2 u1548 ( .I0(\u1547|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .O(\u1548|O_net ) );
    NOR2 u1549 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), .I1(
        \u1548|O_net ), .O(\u1549|O_net ) );
    NOR2 u1550 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .O(
        \u1550|O_net ) );
    CS_INV_PRIM u1551 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .OUT(
        \u1551|OUT_net ) );
    NAND2 u1552 ( .I0(\u1550|O_net ), .I1(\u1551|OUT_net ), .O(\u1552|O_net ) );
    OR2 u1553 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .O(
        \u1553|O_net ) );
    OR2 u1554_or2 ( .I0(\u1553|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .O(
        \u1554_or2|O_net ) );
    OR2 u1554_or2_10_ ( .I0(\u1554_or2|O_net ), .I1(\u1554_or2_9_|O_net ), .O(
        \u1554_or2_10_|O_net ) );
    OR2 u1554_or2_9_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .O(
        \u1554_or2_9_|O_net ) );
    OR2 u1555 ( .I0(\u1552|O_net ), .I1(\u1554_or2_10_|O_net ), .O(\u1555|O_net ) );
    NAND2 u1556 ( .I0(\u1549|O_net ), .I1(\u1555|O_net ), .O(\u1556|O_net ) );
    NAND2 u1557 ( .I0(\u1546|O_net ), .I1(\u1556|O_net ), .O(\u1557|O_net ) );
    OR2 u1558 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1558|O_net ) );
    NOR2 u1559 ( .I0(\u1558|O_net ), .I1(\u1504|O_net ), .O(\u1559|O_net ) );
    AND2 u1560 ( .I0(\u1557|O_net ), .I1(\u1559|O_net ), .O(\u1560|O_net ) );
    OR2 u1561 ( .I0(\u1532|O_net ), .I1(\u1560|O_net ), .O(\u1561|O_net ) );
    AND2 u1562 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_ready_net ), .O(\u1562|O_net ) );
    NOR2 u1563 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1563|O_net ) );
    NAND2 u1564 ( .I0(\u1562|O_net ), .I1(\u1563|O_net ), .O(\u1564|O_net ) );
    OR2 u1565 ( .I0(\u1533|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1565|O_net ) );
    NAND2 u1566 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .I1(
        \u_arm_u_soc|fp0_m_ahb_resp_net ), .O(\u1566|O_net ) );
    CS_INV_PRIM u1567 ( .IN(\u1566|O_net ), .OUT(\u1567|OUT_net ) );
    OR2 u1568 ( .I0(\u1565|O_net ), .I1(\u1567|OUT_net ), .O(\u1568|O_net ) );
    OR2 u1569 ( .I0(\u1568|O_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), .O(
        \u1569|O_net ) );
    AND2 u1570 ( .I0(\u1564|O_net ), .I1(\u1569|O_net ), .O(\u1570|O_net ) );
    CS_INV_PRIM u1571 ( .IN(\u1568|O_net ), .OUT(\u1571|OUT_net ) );
    NAND2 u1572 ( .I0(\u1571|OUT_net ), .I1(\u1527_or2_8_|O_net ), .O(
        \u1572|O_net ) );
    NAND2 u1573 ( .I0(\u1570|O_net ), .I1(\u1572|O_net ), .O(\u1573|O_net ) );
    AND2 u1574 ( .I0(\u1536|O_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), .O(
        \u1574|O_net ) );
    OR2 u1575 ( .I0(\u1505|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(\u1575|O_net ) );
    NOR2 u1576 ( .I0(\u1574|O_net ), .I1(\u1575|O_net ), .O(\u1576|O_net ) );
    NOR2 u1578 ( .I0(\u1566|O_net ), .I1(\u1565|O_net ), .O(\u1578|O_net ) );
    OR2 u1579 ( .I0(\u1576|O_net ), .I1(\u1578|O_net ), .O(\u1579|O_net ) );
    OR2 u1580 ( .I0(\u1565|O_net ), .I1(\u1516|OUT_net ), .O(\u1580|O_net ) );
    NOR2 u1581 ( .I0(\u1527_or2_8_|O_net ), .I1(\u1580|O_net ), .O(\u1581|O_net ) );
    OR2 u1582 ( .I0(\u1579|O_net ), .I1(\u1581|O_net ), .O(\u1582|O_net ) );
    AND2 u1583 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ), .O(\u1583|O_net ) );
    AND2 u1584 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ), .O(\u1584|O_net ) );
    NAND2 u1585 ( .I0(\u1583|O_net ), .I1(\u1584|O_net ), .O(\u1585|O_net ) );
    AND2 u1586 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), .O(\u1586|O_net ) );
    OR2 u1587 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ), .O(\u1587|O_net ) );
    NAND2 u1588 ( .I0(\u1586|O_net ), .I1(\u1587|O_net ), .O(\u1588|O_net ) );
    NOR2 u1589 ( .I0(\u1585|O_net ), .I1(\u1588|O_net ), .O(\u1589|O_net ) );
    NAND2 u1590 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u1590|O_net ) );
    NAND2 u1591 ( .I0(\u1590|O_net ), .I1(\u1551|OUT_net ), .O(\u1591|O_net ) );
    NOR2 u1592 ( .I0(\u1554_or2_10_|O_net ), .I1(\u1591|O_net ), .O(
        \u1592|O_net ) );
    OR2 u1593 ( .I0(\u1589|O_net ), .I1(\u1592|O_net ), .O(\u1593|O_net ) );
    CS_INV_PRIM u1594 ( .IN(\u1593|O_net ), .OUT(\u1594|OUT_net ) );
    CS_INV_PRIM u1595 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), 
        .OUT(\u1595|OUT_net ) );
    NOR2 u1596 ( .I0(\u1585|O_net ), .I1(\u1595|OUT_net ), .O(\u1596|O_net ) );
    OR2 u1598 ( .I0(\u1587|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .O(\u1598|O_net ) );
    NAND2 u1599 ( .I0(\u1596|O_net ), .I1(\u1598|O_net ), .O(\u1599|O_net ) );
    NOR2 u1601 ( .I0(\u1551|OUT_net ), .I1(\u1590|O_net ), .O(\u1601|O_net ) );
    OR2 u1602 ( .I0(\u1554_or2_10_|O_net ), .I1(\u1601|O_net ), .O(\u1602|O_net ) );
    NAND2 u1603 ( .I0(\u1599|O_net ), .I1(\u1602|O_net ), .O(\u1603|O_net ) );
    CS_INV_PRIM u1604 ( .IN(\u1603|O_net ), .OUT(\u1604|OUT_net ) );
    OR2 u1605 ( .I0(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .O(\u1605|O_net ) );
    NOR2 u1606 ( .I0(\u1587|O_net ), .I1(\u1605|O_net ), .O(\u1606|O_net ) );
    OR2 u1607 ( .I0(\u1585|O_net ), .I1(\u1606|O_net ), .O(\u1607|O_net ) );
    OR2 u1608 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .O(
        \u1608|O_net ) );
    OR2 u1609 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .O(
        \u1609|O_net ) );
    NOR2 u1610 ( .I0(\u1608|O_net ), .I1(\u1609|O_net ), .O(\u1610|O_net ) );
    NAND2 u1611 ( .I0(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .O(
        \u1611|O_net ) );
    OR2 u1612 ( .I0(\u1611|O_net ), .I1(\u1590|O_net ), .O(\u1612|O_net ) );
    NAND2 u1613 ( .I0(\u1610|O_net ), .I1(\u1612|O_net ), .O(\u1613|O_net ) );
    NAND2 u1614 ( .I0(\u1607|O_net ), .I1(\u1613|O_net ), .O(\u1614|O_net ) );
    CS_INV_PRIM u1615 ( .IN(\u1614|O_net ), .OUT(\u1615|OUT_net ) );
    OR2 u1616 ( .I0(\u1540|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1616|O_net ) );
    NOR2 u1617 ( .I0(\u1538|O_net ), .I1(\u1616|O_net ), .O(\u1617|O_net ) );
    CS_INV_PRIM u1618 ( .IN(\u1564|O_net ), .OUT(\u1618|OUT_net ) );
    CS_INV_PRIM u1619 ( .IN(\u1538|O_net ), .OUT(\u1619|OUT_net ) );
    AND2 u1620 ( .I0(\u1535|OUT_net ), .I1(\u_arm_u_soc|fp0_m_ahb_ready_net ), 
        .O(\u1620|O_net ) );
    AND2 u1621 ( .I0(\u1509|O_net ), .I1(\u1620|O_net ), .O(\u1621|O_net ) );
    CS_INV_PRIM u1622 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|Q_net ), 
        .OUT(\u1622|OUT_net ) );
    OR2 u1623 ( .I0(\u1622|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .O(\u1623|O_net ) );
    NOR2 u1624 ( .I0(\u1504|O_net ), .I1(\u1623|O_net ), .O(\u1624|O_net ) );
    CS_INV_PRIM u1625 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net ), 
        .OUT(\u1625|OUT_net ) );
    NOR2 u1626 ( .I0(\u1555|O_net ), .I1(\u1625|OUT_net ), .O(\u1626|O_net ) );
    OR2 u1627 ( .I0(\u1626|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1627|O_net ) );
    CS_INV_PRIM u1628 ( .IN(\u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ), .OUT(
        \u1628|OUT_net ) );
    OR2 u1629 ( .I0(\u1628|OUT_net ), .I1(\u1538|O_net ), .O(\u1629|O_net ) );
    AND2 u1630 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_0|SUM_net ), .O(\u1630|O_net ) );
    OR2 u1631 ( .I0(\u1627|O_net ), .I1(\u1630|O_net ), .O(\u1631|O_net ) );
    CS_INV_PRIM u1632 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net ), 
        .OUT(\u1632|OUT_net ) );
    NOR2 u1633 ( .I0(\u1555|O_net ), .I1(\u1632|OUT_net ), .O(\u1633|O_net ) );
    OR2 u1634 ( .I0(\u1633|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1634|O_net ) );
    AND2 u1635 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_1|SUM_net ), .O(\u1635|O_net ) );
    OR2 u1636 ( .I0(\u1634|O_net ), .I1(\u1635|O_net ), .O(\u1636|O_net ) );
    CS_INV_PRIM u1637 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net ), 
        .OUT(\u1637|OUT_net ) );
    NOR2 u1638 ( .I0(\u1555|O_net ), .I1(\u1637|OUT_net ), .O(\u1638|O_net ) );
    OR2 u1639 ( .I0(\u1638|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1639|O_net ) );
    AND2 u1641 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_2|SUM_net ), .O(\u1641|O_net ) );
    OR2 u1642 ( .I0(\u1639|O_net ), .I1(\u1641|O_net ), .O(\u1642|O_net ) );
    CS_INV_PRIM u1643 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net ), 
        .OUT(\u1643|OUT_net ) );
    NOR2 u1644 ( .I0(\u1555|O_net ), .I1(\u1643|OUT_net ), .O(\u1644|O_net ) );
    OR2 u1645 ( .I0(\u1644|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1645|O_net ) );
    AND2 u1646 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_3|SUM_net ), .O(\u1646|O_net ) );
    OR2 u1647 ( .I0(\u1645|O_net ), .I1(\u1646|O_net ), .O(\u1647|O_net ) );
    CS_INV_PRIM u1648 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net ), 
        .OUT(\u1648|OUT_net ) );
    NOR2 u1649 ( .I0(\u1555|O_net ), .I1(\u1648|OUT_net ), .O(\u1649|O_net ) );
    OR2 u1650 ( .I0(\u1649|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1650|O_net ) );
    AND2 u1652 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_4|SUM_net ), .O(\u1652|O_net ) );
    OR2 u1653 ( .I0(\u1650|O_net ), .I1(\u1652|O_net ), .O(\u1653|O_net ) );
    CS_INV_PRIM u1654 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net ), 
        .OUT(\u1654|OUT_net ) );
    NOR2 u1655 ( .I0(\u1555|O_net ), .I1(\u1654|OUT_net ), .O(\u1655|O_net ) );
    OR2 u1656 ( .I0(\u1655|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1656|O_net ) );
    AND2 u1657 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_5|SUM_net ), .O(\u1657|O_net ) );
    OR2 u1658 ( .I0(\u1656|O_net ), .I1(\u1657|O_net ), .O(\u1658|O_net ) );
    CS_INV_PRIM u1659 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net ), 
        .OUT(\u1659|OUT_net ) );
    NOR2 u1660 ( .I0(\u1555|O_net ), .I1(\u1659|OUT_net ), .O(\u1660|O_net ) );
    OR2 u1661 ( .I0(\u1660|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1661|O_net ) );
    AND2 u1663 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_6|SUM_net ), .O(\u1663|O_net ) );
    OR2 u1664 ( .I0(\u1661|O_net ), .I1(\u1663|O_net ), .O(\u1664|O_net ) );
    CS_INV_PRIM u1665 ( .IN(\u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net ), 
        .OUT(\u1665|OUT_net ) );
    NOR2 u1666 ( .I0(\u1555|O_net ), .I1(\u1665|OUT_net ), .O(\u1666|O_net ) );
    OR2 u1667 ( .I0(\u1666|O_net ), .I1(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .O(\u1667|O_net ) );
    AND2 u1668 ( .I0(\u1629|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_XORCI_7|SUM_net ), .O(\u1668|O_net ) );
    OR2 u1669 ( .I0(\u1667|O_net ), .I1(\u1668|O_net ), .O(\u1669|O_net ) );
    mx2a u1670 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[2]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1670|Y_net ) );
    mx2a u1671 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[3]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1671|Y_net ) );
    mx2a u1672 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[4]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1672|Y_net ) );
    mx2a u1673 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[5]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1673|Y_net ) );
    mx2a u1674 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[6]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1674|Y_net ) );
    mx2a u1675 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[7]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1675|Y_net ) );
    mx2a u1676 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[8]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1676|Y_net ) );
    mx2a u1677 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[9]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1677|Y_net ) );
    mx2a u1678 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[10]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1678|Y_net ) );
    mx2a u1679 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[11]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1679|Y_net ) );
    mx2a u1680 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[12]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1680|Y_net ) );
    mx2a u1681 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[13]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1681|Y_net ) );
    mx2a u1682 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[14]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1682|Y_net ) );
    mx2a u1683 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[15]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1683|Y_net ) );
    mx2a u1684 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[16]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1684|Y_net ) );
    mx2a u1685 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[17]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1685|Y_net ) );
    mx2a u1686 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[18]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1686|Y_net ) );
    mx2a u1687 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), .D1(
        \u_sdram_to_RGB_dma_addr__reg[19]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1687|Y_net ) );
    mx2a u1688 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[20]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1688|Y_net ) );
    mx2a u1689 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[21]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1689|Y_net ) );
    mx2a u1690 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[22]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1690|Y_net ) );
    mx2a u1691 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[23]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1691|Y_net ) );
    mx2a u1692 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[24]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1692|Y_net ) );
    mx2a u1693 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[25]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1693|Y_net ) );
    mx2a u1694 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[26]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1694|Y_net ) );
    mx2a u1695 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[27]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1695|Y_net ) );
    mx2a u1696 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[28]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1696|Y_net ) );
    mx2a u1697 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[29]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1697|Y_net ) );
    mx2a u1698 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[30]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1698|Y_net ) );
    mx2a u1699 ( .D0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), 
        .D1(\u_sdram_to_RGB_dma_addr__reg[31]|Q_net ), .S(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .Y(\u1699|Y_net ) );
    OR2 u1700 ( .I0(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(\u1700|O_net ) );
    NAND2 u1701 ( .I0(\u_arm_u_soc|fp0_m_ahb_ready_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u1701|O_net ) );
    NOR2 u1702 ( .I0(\u1700|O_net ), .I1(\u1701|O_net ), .O(\u1702|O_net ) );
    mx2a u1703 ( .D0(\u1522|OUT_net ), .D1(\u1593|O_net ), .S(\u1702|O_net ), 
        .Y(\u1703|Y_net ) );
    NAND2 u1704 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .O(
        \u1704|O_net ) );
    OR2 u1705 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .O(
        \u1705|O_net ) );
    NAND2 u1706 ( .I0(\u1704|O_net ), .I1(\u1705|O_net ), .O(\u1706|O_net ) );
    AND2 u1707 ( .I0(\u1564|O_net ), .I1(\u1706|O_net ), .O(\u1707|O_net ) );
    XNOR2 u1708 ( .I0(\u1705|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u1708|O_net ) );
    NAND2 u1709 ( .I0(\u1708|O_net ), .I1(\u1564|O_net ), .O(\u1709|O_net ) );
    AND2 u1711 ( .I0(\u1603|O_net ), .I1(\u1618|OUT_net ), .O(\u1711|O_net ) );
    NAND2 u1713 ( .I0(\u1711|O_net ), .I1(\u1594|OUT_net ), .O(\u1713|O_net ) );
    NAND2 u1714 ( .I0(\u1709|O_net ), .I1(\u1713|O_net ), .O(\u1714|O_net ) );
    OR2 u1716 ( .I0(\u1705|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u1716|O_net ) );
    XNOR2 u1717 ( .I0(\u1716|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), .O(
        \u1717|O_net ) );
    NAND2 u1718 ( .I0(\u1717|O_net ), .I1(\u1564|O_net ), .O(\u1718|O_net ) );
    AND2 u1719 ( .I0(\u1603|O_net ), .I1(\u1718|O_net ), .O(\u1719|O_net ) );
    AND2 u1721 ( .I0(\u1614|O_net ), .I1(\u1618|OUT_net ), .O(\u1721|O_net ) );
    CS_INV_PRIM u1722 ( .IN(\u1718|O_net ), .OUT(\u1722|OUT_net ) );
    NOR2 u1723 ( .I0(\u1721|O_net ), .I1(\u1722|OUT_net ), .O(\u1723|O_net ) );
    NOR2 u1724 ( .I0(\u1719|O_net ), .I1(\u1723|O_net ), .O(\u1724|O_net ) );
    OR2 u1726 ( .I0(\u1705|O_net ), .I1(\u1524|O_net ), .O(\u1726|O_net ) );
    XOR2 u1727 ( .I0(\u1726|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u1727|O_net ) );
    NOR2 u1728 ( .I0(\u1618|OUT_net ), .I1(\u1727|O_net ), .O(\u1728|O_net ) );
    NOR2 u1729 ( .I0(\u1614|O_net ), .I1(\u1564|O_net ), .O(\u1729|O_net ) );
    OR2 u1730 ( .I0(\u1728|O_net ), .I1(\u1729|O_net ), .O(\u1730|O_net ) );
    AND2 u1731 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .O(
        \u1731|O_net ) );
    CS_INV_PRIM u1732 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .OUT(
        \u1732|OUT_net ) );
    AND2 u1733 ( .I0(\u1732|OUT_net ), .I1(\u1564|O_net ), .O(\u1733|O_net ) );
    OR2 u1736 ( .I0(\u1705|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u1736|O_net ) );
    NOR2 u1737 ( .I0(\u1524|O_net ), .I1(\u1736|O_net ), .O(\u1737|O_net ) );
    mx2a u1738 ( .D0(\u1731|O_net ), .D1(\u1733|O_net ), .S(\u1737|O_net ), .Y(
        \u1738|Y_net ) );
    AND2 u1739 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .O(
        \u1739|O_net ) );
    CS_INV_PRIM u1740 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .OUT(
        \u1740|OUT_net ) );
    AND2 u1741 ( .I0(\u1740|OUT_net ), .I1(\u1564|O_net ), .O(\u1741|O_net ) );
    NOR2 u1743 ( .I0(\u1525|O_net ), .I1(\u1726|O_net ), .O(\u1743|O_net ) );
    mx2a u1744 ( .D0(\u1739|O_net ), .D1(\u1741|O_net ), .S(\u1743|O_net ), .Y(
        \u1744|Y_net ) );
    AND2 u1745 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), .O(
        \u1745|O_net ) );
    CS_INV_PRIM u1746 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), .OUT(
        \u1746|OUT_net ) );
    AND2 u1747 ( .I0(\u1746|OUT_net ), .I1(\u1564|O_net ), .O(\u1747|O_net ) );
    NOR2 u1748 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), .O(
        \u1748|O_net ) );
    NOR2 u1749 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .O(
        \u1749|O_net ) );
    NAND2 u1750 ( .I0(\u1748|O_net ), .I1(\u1749|O_net ), .O(\u1750|O_net ) );
    NOR2 u1751 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), .O(
        \u1751|O_net ) );
    NAND2 u1752 ( .I0(\u1751|O_net ), .I1(\u1740|OUT_net ), .O(\u1752|O_net ) );
    NOR2 u1753 ( .I0(\u1750|O_net ), .I1(\u1752|O_net ), .O(\u1753|O_net ) );
    mx2a u1754 ( .D0(\u1745|O_net ), .D1(\u1747|O_net ), .S(\u1753|O_net ), .Y(
        \u1754|Y_net ) );
    CS_INV_PRIM u1755 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), 
        .OUT(\u1755|OUT_net ) );
    mx2a u1756 ( .D0(\u1755|OUT_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ), .S(\u1702|O_net ), 
        .Y(\u1756|Y_net ) );
    XOR2 u1757 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .O(\u1757|O_net ) );
    mx2a u1758 ( .D0(\u1757|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ), .S(\u1702|O_net ), 
        .Y(\u1758|Y_net ) );
    NAND2 u1759 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .O(
        \u1759|O_net ) );
    XNOR2 u1760 ( .I0(\u1759|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .O(\u1760|O_net ) );
    mx2a u1761 ( .D0(\u1760|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .S(\u1702|O_net ), 
        .Y(\u1761|Y_net ) );
    CS_INV_PRIM u1762 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), 
        .OUT(\u1762|OUT_net ) );
    NAND2 u1763 ( .I0(\u1564|O_net ), .I1(\u1762|OUT_net ), .O(\u1763|O_net ) );
    CS_INV_PRIM u1765 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), 
        .OUT(\u1765|OUT_net ) );
    OR2 u1766 ( .I0(\u1759|O_net ), .I1(\u1765|OUT_net ), .O(\u1766|O_net ) );
    OR2 u1767 ( .I0(\u1763|O_net ), .I1(\u1766|O_net ), .O(\u1767|O_net ) );
    OR2 u1768 ( .I0(\u1595|OUT_net ), .I1(\u1564|O_net ), .O(\u1768|O_net ) );
    NAND2 u1769 ( .I0(\u1767|O_net ), .I1(\u1768|O_net ), .O(\u1769|O_net ) );
    AND2 u1770 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .O(\u1770|O_net ) );
    AND2 u1771 ( .I0(\u1766|O_net ), .I1(\u1770|O_net ), .O(\u1771|O_net ) );
    OR2 u1772 ( .I0(\u1769|O_net ), .I1(\u1771|O_net ), .O(\u1772|O_net ) );
    CS_INV_PRIM u1773 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), 
        .OUT(\u1773|OUT_net ) );
    NAND2 u1774 ( .I0(\u1564|O_net ), .I1(\u1773|OUT_net ), .O(\u1774|O_net ) );
    NAND2 u1775 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .O(
        \u1775|O_net ) );
    OR2 u1776 ( .I0(\u1775|O_net ), .I1(\u1759|O_net ), .O(\u1776|O_net ) );
    OR2 u1777 ( .I0(\u1774|O_net ), .I1(\u1776|O_net ), .O(\u1777|O_net ) );
    CS_INV_PRIM u1778 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ), 
        .OUT(\u1778|OUT_net ) );
    OR2 u1779 ( .I0(\u1778|OUT_net ), .I1(\u1564|O_net ), .O(\u1779|O_net ) );
    NAND2 u1780 ( .I0(\u1777|O_net ), .I1(\u1779|O_net ), .O(\u1780|O_net ) );
    AND2 u1781 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .O(\u1781|O_net ) );
    AND2 u1782 ( .I0(\u1776|O_net ), .I1(\u1781|O_net ), .O(\u1782|O_net ) );
    OR2 u1783 ( .I0(\u1780|O_net ), .I1(\u1782|O_net ), .O(\u1783|O_net ) );
    CS_INV_PRIM u1784 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), 
        .OUT(\u1784|OUT_net ) );
    NAND2 u1785 ( .I0(\u1564|O_net ), .I1(\u1784|OUT_net ), .O(\u1785|O_net ) );
    OR2 u1787 ( .I0(\u1759|O_net ), .I1(\u1773|OUT_net ), .O(\u1787|O_net ) );
    OR2 u1788 ( .I0(\u1787|O_net ), .I1(\u1775|O_net ), .O(\u1788|O_net ) );
    OR2 u1789 ( .I0(\u1785|O_net ), .I1(\u1788|O_net ), .O(\u1789|O_net ) );
    CS_INV_PRIM u1790 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ), 
        .OUT(\u1790|OUT_net ) );
    OR2 u1791 ( .I0(\u1790|OUT_net ), .I1(\u1564|O_net ), .O(\u1791|O_net ) );
    NAND2 u1792 ( .I0(\u1789|O_net ), .I1(\u1791|O_net ), .O(\u1792|O_net ) );
    AND2 u1793 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .O(\u1793|O_net ) );
    AND2 u1794 ( .I0(\u1788|O_net ), .I1(\u1793|O_net ), .O(\u1794|O_net ) );
    OR2 u1795 ( .I0(\u1792|O_net ), .I1(\u1794|O_net ), .O(\u1795|O_net ) );
    NOR2 u1797 ( .I0(\u1759|O_net ), .I1(\u1775|O_net ), .O(\u1797|O_net ) );
    NAND2 u1798 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .O(
        \u1798|O_net ) );
    CS_INV_PRIM u1799 ( .IN(\u1798|O_net ), .OUT(\u1799|OUT_net ) );
    NAND2 u1800 ( .I0(\u1797|O_net ), .I1(\u1799|OUT_net ), .O(\u1800|O_net ) );
    CS_INV_PRIM u1801 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), 
        .OUT(\u1801|OUT_net ) );
    NAND2 u1802 ( .I0(\u1564|O_net ), .I1(\u1801|OUT_net ), .O(\u1802|O_net ) );
    NOR2 u1803 ( .I0(\u1800|O_net ), .I1(\u1802|O_net ), .O(\u1803|O_net ) );
    CS_INV_PRIM u1804 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ), 
        .OUT(\u1804|OUT_net ) );
    NOR2 u1805 ( .I0(\u1564|O_net ), .I1(\u1804|OUT_net ), .O(\u1805|O_net ) );
    OR2 u1806 ( .I0(\u1803|O_net ), .I1(\u1805|O_net ), .O(\u1806|O_net ) );
    AND2 u1807 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .O(\u1807|O_net ) );
    AND2 u1808 ( .I0(\u1800|O_net ), .I1(\u1807|O_net ), .O(\u1808|O_net ) );
    OR2 u1809 ( .I0(\u1806|O_net ), .I1(\u1808|O_net ), .O(\u1809|O_net ) );
    NOR2 u1811 ( .I0(\u1801|OUT_net ), .I1(\u1759|O_net ), .O(\u1811|O_net ) );
    NOR2 u1812 ( .I0(\u1798|O_net ), .I1(\u1775|O_net ), .O(\u1812|O_net ) );
    NAND2 u1813 ( .I0(\u1811|O_net ), .I1(\u1812|O_net ), .O(\u1813|O_net ) );
    CS_INV_PRIM u1814 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), 
        .OUT(\u1814|OUT_net ) );
    NAND2 u1815 ( .I0(\u1564|O_net ), .I1(\u1814|OUT_net ), .O(\u1815|O_net ) );
    NOR2 u1816 ( .I0(\u1813|O_net ), .I1(\u1815|O_net ), .O(\u1816|O_net ) );
    CS_INV_PRIM u1817 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ), 
        .OUT(\u1817|OUT_net ) );
    NOR2 u1818 ( .I0(\u1564|O_net ), .I1(\u1817|OUT_net ), .O(\u1818|O_net ) );
    OR2 u1819 ( .I0(\u1816|O_net ), .I1(\u1818|O_net ), .O(\u1819|O_net ) );
    AND2 u1820 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .O(\u1820|O_net ) );
    AND2 u1821 ( .I0(\u1813|O_net ), .I1(\u1820|O_net ), .O(\u1821|O_net ) );
    OR2 u1822 ( .I0(\u1819|O_net ), .I1(\u1821|O_net ), .O(\u1822|O_net ) );
    CS_INV_PRIM u1823 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), 
        .OUT(\u1823|OUT_net ) );
    mx2a u1824 ( .D0(\u1823|OUT_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|Q_net ), .S(\u1702|O_net ), 
        .Y(\u1824|Y_net ) );
    XOR2 u1825 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .O(\u1825|O_net ) );
    mx2a u1826 ( .D0(\u1825|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|Q_net ), .S(\u1702|O_net ), 
        .Y(\u1826|Y_net ) );
    NAND2 u1827 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .O(
        \u1827|O_net ) );
    XNOR2 u1828 ( .I0(\u1827|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .O(\u1828|O_net ) );
    mx2a u1829 ( .D0(\u1828|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|Q_net ), .S(\u1702|O_net ), 
        .Y(\u1829|Y_net ) );
    CS_INV_PRIM u1830 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), 
        .OUT(\u1830|OUT_net ) );
    NAND2 u1831 ( .I0(\u1564|O_net ), .I1(\u1830|OUT_net ), .O(\u1831|O_net ) );
    CS_INV_PRIM u1833 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), 
        .OUT(\u1833|OUT_net ) );
    OR2 u1834 ( .I0(\u1827|O_net ), .I1(\u1833|OUT_net ), .O(\u1834|O_net ) );
    OR2 u1835 ( .I0(\u1831|O_net ), .I1(\u1834|O_net ), .O(\u1835|O_net ) );
    CS_INV_PRIM u1836 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|Q_net ), 
        .OUT(\u1836|OUT_net ) );
    OR2 u1837 ( .I0(\u1836|OUT_net ), .I1(\u1564|O_net ), .O(\u1837|O_net ) );
    NAND2 u1838 ( .I0(\u1835|O_net ), .I1(\u1837|O_net ), .O(\u1838|O_net ) );
    AND2 u1839 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), .O(\u1839|O_net ) );
    AND2 u1840 ( .I0(\u1834|O_net ), .I1(\u1839|O_net ), .O(\u1840|O_net ) );
    OR2 u1841 ( .I0(\u1838|O_net ), .I1(\u1840|O_net ), .O(\u1841|O_net ) );
    CS_INV_PRIM u1842 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), 
        .OUT(\u1842|OUT_net ) );
    NAND2 u1843 ( .I0(\u1564|O_net ), .I1(\u1842|OUT_net ), .O(\u1843|O_net ) );
    NAND2 u1844 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .O(
        \u1844|O_net ) );
    OR2 u1845 ( .I0(\u1844|O_net ), .I1(\u1827|O_net ), .O(\u1845|O_net ) );
    OR2 u1846 ( .I0(\u1843|O_net ), .I1(\u1845|O_net ), .O(\u1846|O_net ) );
    CS_INV_PRIM u1847 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|Q_net ), 
        .OUT(\u1847|OUT_net ) );
    OR2 u1848 ( .I0(\u1847|OUT_net ), .I1(\u1564|O_net ), .O(\u1848|O_net ) );
    NAND2 u1849 ( .I0(\u1846|O_net ), .I1(\u1848|O_net ), .O(\u1849|O_net ) );
    AND2 u1850 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .O(\u1850|O_net ) );
    AND2 u1851 ( .I0(\u1845|O_net ), .I1(\u1850|O_net ), .O(\u1851|O_net ) );
    OR2 u1852 ( .I0(\u1849|O_net ), .I1(\u1851|O_net ), .O(\u1852|O_net ) );
    CS_INV_PRIM u1853 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), 
        .OUT(\u1853|OUT_net ) );
    NAND2 u1854 ( .I0(\u1564|O_net ), .I1(\u1853|OUT_net ), .O(\u1854|O_net ) );
    OR2 u1856 ( .I0(\u1827|O_net ), .I1(\u1842|OUT_net ), .O(\u1856|O_net ) );
    OR2 u1857 ( .I0(\u1856|O_net ), .I1(\u1844|O_net ), .O(\u1857|O_net ) );
    OR2 u1858 ( .I0(\u1854|O_net ), .I1(\u1857|O_net ), .O(\u1858|O_net ) );
    CS_INV_PRIM u1859 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|Q_net ), 
        .OUT(\u1859|OUT_net ) );
    OR2 u1860 ( .I0(\u1859|OUT_net ), .I1(\u1564|O_net ), .O(\u1860|O_net ) );
    NAND2 u1861 ( .I0(\u1858|O_net ), .I1(\u1860|O_net ), .O(\u1861|O_net ) );
    AND2 u1862 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), .O(\u1862|O_net ) );
    AND2 u1863 ( .I0(\u1857|O_net ), .I1(\u1862|O_net ), .O(\u1863|O_net ) );
    OR2 u1864 ( .I0(\u1861|O_net ), .I1(\u1863|O_net ), .O(\u1864|O_net ) );
    NOR2 u1866 ( .I0(\u1827|O_net ), .I1(\u1844|O_net ), .O(\u1866|O_net ) );
    NAND2 u1867 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .O(
        \u1867|O_net ) );
    CS_INV_PRIM u1868 ( .IN(\u1867|O_net ), .OUT(\u1868|OUT_net ) );
    NAND2 u1869 ( .I0(\u1866|O_net ), .I1(\u1868|OUT_net ), .O(\u1869|O_net ) );
    CS_INV_PRIM u1870 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), 
        .OUT(\u1870|OUT_net ) );
    NAND2 u1871 ( .I0(\u1564|O_net ), .I1(\u1870|OUT_net ), .O(\u1871|O_net ) );
    NOR2 u1872 ( .I0(\u1869|O_net ), .I1(\u1871|O_net ), .O(\u1872|O_net ) );
    CS_INV_PRIM u1873 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|Q_net ), 
        .OUT(\u1873|OUT_net ) );
    NOR2 u1874 ( .I0(\u1564|O_net ), .I1(\u1873|OUT_net ), .O(\u1874|O_net ) );
    OR2 u1875 ( .I0(\u1872|O_net ), .I1(\u1874|O_net ), .O(\u1875|O_net ) );
    AND2 u1876 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .O(\u1876|O_net ) );
    AND2 u1877 ( .I0(\u1869|O_net ), .I1(\u1876|O_net ), .O(\u1877|O_net ) );
    OR2 u1878 ( .I0(\u1875|O_net ), .I1(\u1877|O_net ), .O(\u1878|O_net ) );
    NOR2 u1880 ( .I0(\u1870|OUT_net ), .I1(\u1827|O_net ), .O(\u1880|O_net ) );
    NOR2 u1881 ( .I0(\u1867|O_net ), .I1(\u1844|O_net ), .O(\u1881|O_net ) );
    NAND2 u1882 ( .I0(\u1880|O_net ), .I1(\u1881|O_net ), .O(\u1882|O_net ) );
    CS_INV_PRIM u1883 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), 
        .OUT(\u1883|OUT_net ) );
    NAND2 u1884 ( .I0(\u1564|O_net ), .I1(\u1883|OUT_net ), .O(\u1884|O_net ) );
    NOR2 u1885 ( .I0(\u1882|O_net ), .I1(\u1884|O_net ), .O(\u1885|O_net ) );
    CS_INV_PRIM u1886 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|Q_net ), 
        .OUT(\u1886|OUT_net ) );
    NOR2 u1887 ( .I0(\u1564|O_net ), .I1(\u1886|OUT_net ), .O(\u1887|O_net ) );
    OR2 u1888 ( .I0(\u1885|O_net ), .I1(\u1887|O_net ), .O(\u1888|O_net ) );
    AND2 u1889 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), .O(\u1889|O_net ) );
    AND2 u1890 ( .I0(\u1882|O_net ), .I1(\u1889|O_net ), .O(\u1890|O_net ) );
    OR2 u1891 ( .I0(\u1888|O_net ), .I1(\u1890|O_net ), .O(\u1891|O_net ) );
    NAND2 u1894 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .O(
        \u1894|O_net ) );
    NOR2 u1896 ( .I0(\u1894|O_net ), .I1(\u1867|O_net ), .O(\u1896|O_net ) );
    NAND2 u1897 ( .I0(\u1866|O_net ), .I1(\u1896|O_net ), .O(\u1897|O_net ) );
    CS_INV_PRIM u1898 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), 
        .OUT(\u1898|OUT_net ) );
    NAND2 u1899 ( .I0(\u1564|O_net ), .I1(\u1898|OUT_net ), .O(\u1899|O_net ) );
    NOR2 u1900 ( .I0(\u1897|O_net ), .I1(\u1899|O_net ), .O(\u1900|O_net ) );
    CS_INV_PRIM u1901 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|Q_net ), 
        .OUT(\u1901|OUT_net ) );
    NOR2 u1902 ( .I0(\u1564|O_net ), .I1(\u1901|OUT_net ), .O(\u1902|O_net ) );
    OR2 u1903 ( .I0(\u1900|O_net ), .I1(\u1902|O_net ), .O(\u1903|O_net ) );
    AND2 u1904 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .O(\u1904|O_net ) );
    AND2 u1905 ( .I0(\u1897|O_net ), .I1(\u1904|O_net ), .O(\u1905|O_net ) );
    OR2 u1906 ( .I0(\u1903|O_net ), .I1(\u1905|O_net ), .O(\u1906|O_net ) );
    OR2 u1908 ( .I0(\u1827|O_net ), .I1(\u1898|OUT_net ), .O(\u1908|O_net ) );
    OR2 u1909_or2 ( .I0(\u1908|O_net ), .I1(\u1894|O_net ), .O(\u1909_or2|O_net ) );
    OR2 u1909_or2_11_ ( .I0(\u1844|O_net ), .I1(\u1867|O_net ), .O(
        \u1909_or2_11_|O_net ) );
    OR2 u1909_or2_12_ ( .I0(\u1909_or2|O_net ), .I1(\u1909_or2_11_|O_net ), .O(
        \u1909_or2_12_|O_net ) );
    CS_INV_PRIM u1910 ( .IN(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), 
        .OUT(\u1910|OUT_net ) );
    NAND2 u1911 ( .I0(\u1564|O_net ), .I1(\u1910|OUT_net ), .O(\u1911|O_net ) );
    NOR2 u1912 ( .I0(\u1909_or2_12_|O_net ), .I1(\u1911|O_net ), .O(
        \u1912|O_net ) );
    CS_INV_PRIM u1913 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|Q_net ), 
        .OUT(\u1913|OUT_net ) );
    NOR2 u1914 ( .I0(\u1564|O_net ), .I1(\u1913|OUT_net ), .O(\u1914|O_net ) );
    OR2 u1915 ( .I0(\u1912|O_net ), .I1(\u1914|O_net ), .O(\u1915|O_net ) );
    AND2 u1916 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), .O(\u1916|O_net ) );
    AND2 u1917 ( .I0(\u1909_or2_12_|O_net ), .I1(\u1916|O_net ), .O(
        \u1917|O_net ) );
    OR2 u1918 ( .I0(\u1915|O_net ), .I1(\u1917|O_net ), .O(\u1918|O_net ) );
    NAND2 u1921 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .O(
        \u1921|O_net ) );
    OR2 u1924_or2 ( .I0(\u1845|O_net ), .I1(\u1921|O_net ), .O(\u1924_or2|O_net ) );
    OR2 u1924_or2_13_ ( .I0(\u1867|O_net ), .I1(\u1894|O_net ), .O(
        \u1924_or2_13_|O_net ) );
    OR2 u1924_or2_14_ ( .I0(\u1924_or2|O_net ), .I1(\u1924_or2_13_|O_net ), .O(
        \u1924_or2_14_|O_net ) );
    CS_INV_PRIM u1925 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .OUT(
        \u1925|OUT_net ) );
    NAND2 u1926 ( .I0(\u1564|O_net ), .I1(\u1925|OUT_net ), .O(\u1926|O_net ) );
    NOR2 u1927 ( .I0(\u1924_or2_14_|O_net ), .I1(\u1926|O_net ), .O(
        \u1927|O_net ) );
    CS_INV_PRIM u1928 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|Q_net ), 
        .OUT(\u1928|OUT_net ) );
    NOR2 u1929 ( .I0(\u1564|O_net ), .I1(\u1928|OUT_net ), .O(\u1929|O_net ) );
    OR2 u1930 ( .I0(\u1927|O_net ), .I1(\u1929|O_net ), .O(\u1930|O_net ) );
    AND2 u1931 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .O(\u1931|O_net ) );
    AND2 u1932 ( .I0(\u1924_or2_14_|O_net ), .I1(\u1931|O_net ), .O(
        \u1932|O_net ) );
    OR2 u1933 ( .I0(\u1930|O_net ), .I1(\u1932|O_net ), .O(\u1933|O_net ) );
    OR2 u1935 ( .I0(\u1827|O_net ), .I1(\u1925|OUT_net ), .O(\u1935|O_net ) );
    OR2 u1936 ( .I0(\u1844|O_net ), .I1(\u1867|O_net ), .O(\u1936|O_net ) );
    OR2 u1937_or2 ( .I0(\u1935|O_net ), .I1(\u1936|O_net ), .O(\u1937_or2|O_net ) );
    OR2 u1937_or2_15_ ( .I0(\u1921|O_net ), .I1(\u1894|O_net ), .O(
        \u1937_or2_15_|O_net ) );
    OR2 u1937_or2_16_ ( .I0(\u1937_or2|O_net ), .I1(\u1937_or2_15_|O_net ), .O(
        \u1937_or2_16_|O_net ) );
    CS_INV_PRIM u1938 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), .OUT(
        \u1938|OUT_net ) );
    NAND2 u1939 ( .I0(\u1564|O_net ), .I1(\u1938|OUT_net ), .O(\u1939|O_net ) );
    NOR2 u1940 ( .I0(\u1937_or2_16_|O_net ), .I1(\u1939|O_net ), .O(
        \u1940|O_net ) );
    CS_INV_PRIM u1941 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|Q_net ), 
        .OUT(\u1941|OUT_net ) );
    NOR2 u1942 ( .I0(\u1564|O_net ), .I1(\u1941|OUT_net ), .O(\u1942|O_net ) );
    OR2 u1943 ( .I0(\u1940|O_net ), .I1(\u1942|O_net ), .O(\u1943|O_net ) );
    AND2 u1944 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), .O(\u1944|O_net ) );
    AND2 u1945 ( .I0(\u1937_or2_16_|O_net ), .I1(\u1944|O_net ), .O(
        \u1945|O_net ) );
    OR2 u1946 ( .I0(\u1943|O_net ), .I1(\u1945|O_net ), .O(\u1946|O_net ) );
    OR2 u1951 ( .I0(\u1867|O_net ), .I1(\u1894|O_net ), .O(\u1951|O_net ) );
    NAND2 u1953 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .O(
        \u1953|O_net ) );
    OR2 u1954_or2 ( .I0(\u1845|O_net ), .I1(\u1951|O_net ), .O(\u1954_or2|O_net ) );
    OR2 u1954_or2_17_ ( .I0(\u1921|O_net ), .I1(\u1953|O_net ), .O(
        \u1954_or2_17_|O_net ) );
    OR2 u1954_or2_18_ ( .I0(\u1954_or2|O_net ), .I1(\u1954_or2_17_|O_net ), .O(
        \u1954_or2_18_|O_net ) );
    CS_INV_PRIM u1955 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .OUT(
        \u1955|OUT_net ) );
    NAND2 u1956 ( .I0(\u1564|O_net ), .I1(\u1955|OUT_net ), .O(\u1956|O_net ) );
    NOR2 u1957 ( .I0(\u1954_or2_18_|O_net ), .I1(\u1956|O_net ), .O(
        \u1957|O_net ) );
    CS_INV_PRIM u1958 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|Q_net ), 
        .OUT(\u1958|OUT_net ) );
    NOR2 u1959 ( .I0(\u1564|O_net ), .I1(\u1958|OUT_net ), .O(\u1959|O_net ) );
    OR2 u1960 ( .I0(\u1957|O_net ), .I1(\u1959|O_net ), .O(\u1960|O_net ) );
    AND2 u1961 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .O(\u1961|O_net ) );
    AND2 u1962 ( .I0(\u1954_or2_18_|O_net ), .I1(\u1961|O_net ), .O(
        \u1962|O_net ) );
    OR2 u1963 ( .I0(\u1960|O_net ), .I1(\u1962|O_net ), .O(\u1963|O_net ) );
    CS_INV_PRIM u1964 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|Q_net ), 
        .OUT(\u1964|OUT_net ) );
    NOR2 u1965 ( .I0(\u1564|O_net ), .I1(\u1964|OUT_net ), .O(\u1965|O_net ) );
    AND2 u1966 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .O(\u1966|O_net ) );
    NAND2 u1967 ( .I0(\u1966|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .O(\u1967|O_net ) );
    NOR2 u1968 ( .I0(\u1953|O_net ), .I1(\u1967|O_net ), .O(\u1968|O_net ) );
    NOR2 u1969 ( .I0(\u1921|O_net ), .I1(\u1894|O_net ), .O(\u1969|O_net ) );
    AND2 u1971 ( .I0(\u1969|O_net ), .I1(\u1881|O_net ), .O(\u1971|O_net ) );
    NAND2 u1972 ( .I0(\u1968|O_net ), .I1(\u1971|O_net ), .O(\u1972|O_net ) );
    CS_INV_PRIM u1973 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .OUT(
        \u1973|OUT_net ) );
    NAND2 u1974 ( .I0(\u1564|O_net ), .I1(\u1973|OUT_net ), .O(\u1974|O_net ) );
    NOR2 u1975 ( .I0(\u1972|O_net ), .I1(\u1974|O_net ), .O(\u1975|O_net ) );
    NOR2 u1976 ( .I0(\u1965|O_net ), .I1(\u1975|O_net ), .O(\u1976|O_net ) );
    AND2 u1977 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .O(\u1977|O_net ) );
    NAND2 u1978 ( .I0(\u1977|O_net ), .I1(\u1972|O_net ), .O(\u1978|O_net ) );
    NAND2 u1979 ( .I0(\u1976|O_net ), .I1(\u1978|O_net ), .O(\u1979|O_net ) );
    OR2 u1980 ( .I0(\u1972|O_net ), .I1(\u1973|OUT_net ), .O(\u1980|O_net ) );
    CS_INV_PRIM u1981 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), .OUT(
        \u1981|OUT_net ) );
    NAND2 u1982 ( .I0(\u1564|O_net ), .I1(\u1981|OUT_net ), .O(\u1982|O_net ) );
    NOR2 u1983 ( .I0(\u1980|O_net ), .I1(\u1982|O_net ), .O(\u1983|O_net ) );
    CS_INV_PRIM u1984 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|Q_net ), 
        .OUT(\u1984|OUT_net ) );
    NOR2 u1985 ( .I0(\u1564|O_net ), .I1(\u1984|OUT_net ), .O(\u1985|O_net ) );
    OR2 u1986 ( .I0(\u1983|O_net ), .I1(\u1985|O_net ), .O(\u1986|O_net ) );
    AND2 u1987 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), .O(\u1987|O_net ) );
    AND2 u1988 ( .I0(\u1980|O_net ), .I1(\u1987|O_net ), .O(\u1988|O_net ) );
    OR2 u1989 ( .I0(\u1986|O_net ), .I1(\u1988|O_net ), .O(\u1989|O_net ) );
    NAND2 u1990 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .O(
        \u1990|O_net ) );
    OR2 u1991 ( .I0(\u1990|O_net ), .I1(\u1972|O_net ), .O(\u1991|O_net ) );
    CS_INV_PRIM u1992 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .OUT(
        \u1992|OUT_net ) );
    NAND2 u1993 ( .I0(\u1564|O_net ), .I1(\u1992|OUT_net ), .O(\u1993|O_net ) );
    NOR2 u1994 ( .I0(\u1991|O_net ), .I1(\u1993|O_net ), .O(\u1994|O_net ) );
    CS_INV_PRIM u1995 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|Q_net ), 
        .OUT(\u1995|OUT_net ) );
    NOR2 u1996 ( .I0(\u1564|O_net ), .I1(\u1995|OUT_net ), .O(\u1996|O_net ) );
    OR2 u1997 ( .I0(\u1994|O_net ), .I1(\u1996|O_net ), .O(\u1997|O_net ) );
    AND2 u1998 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .O(\u1998|O_net ) );
    AND2 u1999 ( .I0(\u1991|O_net ), .I1(\u1998|O_net ), .O(\u1999|O_net ) );
    OR2 u2000 ( .I0(\u1997|O_net ), .I1(\u1999|O_net ), .O(\u2000|O_net ) );
    OR2 u2001 ( .I0(\u1990|O_net ), .I1(\u1992|OUT_net ), .O(\u2001|O_net ) );
    OR2 u2002 ( .I0(\u2001|O_net ), .I1(\u1972|O_net ), .O(\u2002|O_net ) );
    CS_INV_PRIM u2003 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), .OUT(
        \u2003|OUT_net ) );
    NAND2 u2004 ( .I0(\u1564|O_net ), .I1(\u2003|OUT_net ), .O(\u2004|O_net ) );
    NOR2 u2005 ( .I0(\u2002|O_net ), .I1(\u2004|O_net ), .O(\u2005|O_net ) );
    CS_INV_PRIM u2006 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|Q_net ), 
        .OUT(\u2006|OUT_net ) );
    NOR2 u2007 ( .I0(\u1564|O_net ), .I1(\u2006|OUT_net ), .O(\u2007|O_net ) );
    OR2 u2008 ( .I0(\u2005|O_net ), .I1(\u2007|O_net ), .O(\u2008|O_net ) );
    AND2 u2009 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), .O(\u2009|O_net ) );
    AND2 u2010 ( .I0(\u2002|O_net ), .I1(\u2009|O_net ), .O(\u2010|O_net ) );
    OR2 u2011 ( .I0(\u2008|O_net ), .I1(\u2010|O_net ), .O(\u2011|O_net ) );
    NAND2 u2013 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .O(
        \u2013|O_net ) );
    OR2 u2014 ( .I0(\u1990|O_net ), .I1(\u2013|O_net ), .O(\u2014|O_net ) );
    OR2 u2015 ( .I0(\u2014|O_net ), .I1(\u1972|O_net ), .O(\u2015|O_net ) );
    CS_INV_PRIM u2016 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .OUT(
        \u2016|OUT_net ) );
    NAND2 u2017 ( .I0(\u1564|O_net ), .I1(\u2016|OUT_net ), .O(\u2017|O_net ) );
    NOR2 u2018 ( .I0(\u2015|O_net ), .I1(\u2017|O_net ), .O(\u2018|O_net ) );
    CS_INV_PRIM u2019 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|Q_net ), 
        .OUT(\u2019|OUT_net ) );
    NOR2 u2020 ( .I0(\u1564|O_net ), .I1(\u2019|OUT_net ), .O(\u2020|O_net ) );
    OR2 u2021 ( .I0(\u2018|O_net ), .I1(\u2020|O_net ), .O(\u2021|O_net ) );
    AND2 u2022 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .O(\u2022|O_net ) );
    AND2 u2023 ( .I0(\u2015|O_net ), .I1(\u2022|O_net ), .O(\u2023|O_net ) );
    OR2 u2024 ( .I0(\u2021|O_net ), .I1(\u2023|O_net ), .O(\u2024|O_net ) );
    OR2 u2025 ( .I0(\u1990|O_net ), .I1(\u2016|OUT_net ), .O(\u2025|O_net ) );
    OR2 u2026 ( .I0(\u2025|O_net ), .I1(\u2013|O_net ), .O(\u2026|O_net ) );
    OR2 u2027 ( .I0(\u2026|O_net ), .I1(\u1972|O_net ), .O(\u2027|O_net ) );
    CS_INV_PRIM u2028 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), .OUT(
        \u2028|OUT_net ) );
    NAND2 u2029 ( .I0(\u1564|O_net ), .I1(\u2028|OUT_net ), .O(\u2029|O_net ) );
    NOR2 u2030 ( .I0(\u2027|O_net ), .I1(\u2029|O_net ), .O(\u2030|O_net ) );
    CS_INV_PRIM u2031 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|Q_net ), 
        .OUT(\u2031|OUT_net ) );
    NOR2 u2032 ( .I0(\u1564|O_net ), .I1(\u2031|OUT_net ), .O(\u2032|O_net ) );
    OR2 u2033 ( .I0(\u2030|O_net ), .I1(\u2032|O_net ), .O(\u2033|O_net ) );
    AND2 u2034 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), .O(\u2034|O_net ) );
    AND2 u2035 ( .I0(\u2027|O_net ), .I1(\u2034|O_net ), .O(\u2035|O_net ) );
    OR2 u2036 ( .I0(\u2033|O_net ), .I1(\u2035|O_net ), .O(\u2036|O_net ) );
    NOR2 u2039 ( .I0(\u2013|O_net ), .I1(\u1990|O_net ), .O(\u2039|O_net ) );
    NAND2 u2040 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .O(
        \u2040|O_net ) );
    CS_INV_PRIM u2041 ( .IN(\u2040|O_net ), .OUT(\u2041|OUT_net ) );
    NAND2 u2042 ( .I0(\u2039|O_net ), .I1(\u2041|OUT_net ), .O(\u2042|O_net ) );
    OR2 u2043 ( .I0(\u2042|O_net ), .I1(\u1972|O_net ), .O(\u2043|O_net ) );
    CS_INV_PRIM u2044 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .OUT(
        \u2044|OUT_net ) );
    NAND2 u2045 ( .I0(\u1564|O_net ), .I1(\u2044|OUT_net ), .O(\u2045|O_net ) );
    NOR2 u2046 ( .I0(\u2043|O_net ), .I1(\u2045|O_net ), .O(\u2046|O_net ) );
    CS_INV_PRIM u2047 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|Q_net ), 
        .OUT(\u2047|OUT_net ) );
    NOR2 u2048 ( .I0(\u1564|O_net ), .I1(\u2047|OUT_net ), .O(\u2048|O_net ) );
    OR2 u2049 ( .I0(\u2046|O_net ), .I1(\u2048|O_net ), .O(\u2049|O_net ) );
    AND2 u2050 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .O(\u2050|O_net ) );
    AND2 u2051 ( .I0(\u2043|O_net ), .I1(\u2050|O_net ), .O(\u2051|O_net ) );
    OR2 u2052 ( .I0(\u2049|O_net ), .I1(\u2051|O_net ), .O(\u2052|O_net ) );
    NOR2 u2053 ( .I0(\u2044|OUT_net ), .I1(\u1990|O_net ), .O(\u2053|O_net ) );
    NOR2 u2054 ( .I0(\u2040|O_net ), .I1(\u2013|O_net ), .O(\u2054|O_net ) );
    NAND2 u2055 ( .I0(\u2053|O_net ), .I1(\u2054|O_net ), .O(\u2055|O_net ) );
    OR2 u2056 ( .I0(\u2055|O_net ), .I1(\u1972|O_net ), .O(\u2056|O_net ) );
    CS_INV_PRIM u2057 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), .OUT(
        \u2057|OUT_net ) );
    NAND2 u2058 ( .I0(\u1564|O_net ), .I1(\u2057|OUT_net ), .O(\u2058|O_net ) );
    NOR2 u2059 ( .I0(\u2056|O_net ), .I1(\u2058|O_net ), .O(\u2059|O_net ) );
    CS_INV_PRIM u2060 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|Q_net ), 
        .OUT(\u2060|OUT_net ) );
    NOR2 u2061 ( .I0(\u1564|O_net ), .I1(\u2060|OUT_net ), .O(\u2061|O_net ) );
    OR2 u2062 ( .I0(\u2059|O_net ), .I1(\u2061|O_net ), .O(\u2062|O_net ) );
    AND2 u2063 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), .O(\u2063|O_net ) );
    AND2 u2064 ( .I0(\u2056|O_net ), .I1(\u2063|O_net ), .O(\u2064|O_net ) );
    OR2 u2065 ( .I0(\u2062|O_net ), .I1(\u2064|O_net ), .O(\u2065|O_net ) );
    NAND2 u2069 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .O(
        \u2069|O_net ) );
    NOR2 u2071 ( .I0(\u2069|O_net ), .I1(\u2040|O_net ), .O(\u2071|O_net ) );
    NAND2 u2072 ( .I0(\u2039|O_net ), .I1(\u2071|O_net ), .O(\u2072|O_net ) );
    OR2 u2073 ( .I0(\u2072|O_net ), .I1(\u1972|O_net ), .O(\u2073|O_net ) );
    CS_INV_PRIM u2074 ( .IN(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), .OUT(
        \u2074|OUT_net ) );
    NAND2 u2075 ( .I0(\u1564|O_net ), .I1(\u2074|OUT_net ), .O(\u2075|O_net ) );
    NOR2 u2076 ( .I0(\u2073|O_net ), .I1(\u2075|O_net ), .O(\u2076|O_net ) );
    CS_INV_PRIM u2077 ( .IN(\u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|Q_net ), 
        .OUT(\u2077|OUT_net ) );
    NOR2 u2078 ( .I0(\u1564|O_net ), .I1(\u2077|OUT_net ), .O(\u2078|O_net ) );
    OR2 u2079 ( .I0(\u2076|O_net ), .I1(\u2078|O_net ), .O(\u2079|O_net ) );
    AND2 u2080 ( .I0(\u1564|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), .O(\u2080|O_net ) );
    AND2 u2081 ( .I0(\u2073|O_net ), .I1(\u2080|O_net ), .O(\u2081|O_net ) );
    OR2 u2082 ( .I0(\u2079|O_net ), .I1(\u2081|O_net ), .O(\u2082|O_net ) );
    AND2 u2083 ( .I0(\u1543|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ), .O(\u2083|O_net ) );
    NAND2 u2085 ( .I0(\u_arm_u_soc|fp0_m_ahb_resp_net ), .I1(\u1565|O_net ), .O(
        \u2085|O_net ) );
    NAND2 u2086 ( .I0(\u2085|O_net ), .I1(\u1564|O_net ), .O(\u2086|O_net ) );
    NOR2 u2087 ( .I0(\u1582|O_net ), .I1(\u2086|O_net ), .O(\u2087|O_net ) );
    AND2 u2088 ( .I0(\u1535|OUT_net ), .I1(\u1565|O_net ), .O(\u2088|O_net ) );
    NAND2 u2089 ( .I0(\u2088|O_net ), .I1(\u1564|O_net ), .O(\u2089|O_net ) );
    CS_INV_PRIM u2090 ( .IN(\u2089|O_net ), .OUT(\u2090|OUT_net ) );
    OR2 u2091 ( .I0(\u2087|O_net ), .I1(\u2090|OUT_net ), .O(\u2091|O_net ) );
    NAND2 u2094 ( .I0(\u1594|OUT_net ), .I1(\u1603|O_net ), .O(\u2094|O_net ) );
    NAND2 u2095 ( .I0(\u2094|O_net ), .I1(\u1614|O_net ), .O(\u2095|O_net ) );
    OR2 u2097 ( .I0(\u_colorgen_v_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .O(\u2097|O_net ) );
    NOR2 u2098 ( .I0(\u_colorgen_v_cnt__reg[7]|Q_net ), .I1(\u2097|O_net ), .O(
        \u2098|O_net ) );
    OR2 u2099 ( .I0(\u_colorgen_v_cnt__reg[6]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[5]|Q_net ), .O(\u2099|O_net ) );
    OR2 u2100 ( .I0(\u_colorgen_v_cnt__reg[4]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[3]|Q_net ), .O(\u2100|O_net ) );
    NOR2 u2101 ( .I0(\u2099|O_net ), .I1(\u2100|O_net ), .O(\u2101|O_net ) );
    NAND2 u2102 ( .I0(\u2098|O_net ), .I1(\u2101|O_net ), .O(\u2102|O_net ) );
    CS_INV_PRIM u2103 ( .IN(\u_colorgen_v_cnt__reg[8]|Q_net ), .OUT(
        \u2103|OUT_net ) );
    mx2a u2104 ( .D0(\u2102|O_net ), .D1(\u2103|OUT_net ), .S(
        \u_colorgen_v_cnt__reg[9]|Q_net ), .Y(\u2104|Y_net ) );
    NOR2 u2105 ( .I0(\u2102|O_net ), .I1(\u2103|OUT_net ), .O(\u2105|O_net ) );
    OR2 u2106 ( .I0(\u2104|Y_net ), .I1(\u2105|O_net ), .O(\u2106|O_net ) );
    NOR2 u2107 ( .I0(\u_colorgen_h_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[3]|Q_net ), .O(\u2107|O_net ) );
    NAND2 u2108 ( .I0(\u_colorgen_h_cnt__reg[1]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[0]|Q_net ), .O(\u2108|O_net ) );
    NAND2 u2109 ( .I0(\u2107|O_net ), .I1(\u2108|O_net ), .O(\u2109|O_net ) );
    OR2 u2110 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .O(\u2110|O_net ) );
    OR2 u2111 ( .I0(\u_colorgen_h_cnt__reg[5]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[4]|Q_net ), .O(\u2111|O_net ) );
    OR2 u2112 ( .I0(\u_colorgen_h_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[6]|Q_net ), .O(\u2112|O_net ) );
    OR2 u2113_or2 ( .I0(\u2109|O_net ), .I1(\u2110|O_net ), .O(\u2113_or2|O_net ) );
    OR2 u2113_or2_19_ ( .I0(\u2111|O_net ), .I1(\u2112|O_net ), .O(
        \u2113_or2_19_|O_net ) );
    OR2 u2113_or2_20_ ( .I0(\u2113_or2|O_net ), .I1(\u2113_or2_19_|O_net ), .O(
        \u2113_or2_20_|O_net ) );
    CS_INV_PRIM u2115 ( .IN(\u_colorgen_h_cnt__reg[8]|Q_net ), .OUT(
        \u2115|OUT_net ) );
    OR2 u2116 ( .I0(\u2115|OUT_net ), .I1(\u_colorgen_h_cnt__reg[9]|Q_net ), .O(
        \u2116|O_net ) );
    OR2 u2117 ( .I0(\u2116|O_net ), .I1(\u2112|O_net ), .O(\u2117|O_net ) );
    NAND2 u2118 ( .I0(\u_colorgen_h_cnt__reg[3]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[2]|Q_net ), .O(\u2118|O_net ) );
    NAND2 u2119 ( .I0(\u_colorgen_h_cnt__reg[5]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[4]|Q_net ), .O(\u2119|O_net ) );
    OR2 u2120 ( .I0(\u2118|O_net ), .I1(\u2119|O_net ), .O(\u2120|O_net ) );
    NOR2 u2122_nor2 ( .I0(\u2122_or2|O_net ), .I1(\u2122_or2_21_|O_net ), .O(
        \u2122_nor2|O_net ) );
    OR2 u2122_or2 ( .I0(\u2117|O_net ), .I1(\u2120|O_net ), .O(\u2122_or2|O_net ) );
    OR2 u2122_or2_21_ ( .I0(\u2563|OUT_net ), .I1(\u2108|O_net ), .O(
        \u2122_or2_21_|O_net ) );
    AND2 u2123 ( .I0(\u_colorgen_h_cnt__reg[10]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .O(\u2123|O_net ) );
    NAND2 u2125 ( .I0(\u2123|O_net ), .I1(\u2112|O_net ), .O(\u2125|O_net ) );
    NAND2 u2126 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[10]|Q_net ), .O(\u2126|O_net ) );
    NAND2 u2127 ( .I0(\u2125|O_net ), .I1(\u2126|O_net ), .O(\u2127|O_net ) );
    OR2 u2128 ( .I0(\u2127|O_net ), .I1(\u_colorgen_h_cnt__reg[0]|Q_net ), .O(
        \u2128|O_net ) );
    CS_INV_PRIM u2129 ( .IN(\u2128|O_net ), .OUT(\u2129|OUT_net ) );
    CS_INV_PRIM u2130 ( .IN(\u_colorgen_h_cnt__reg[0]|Q_net ), .OUT(
        \u2130|OUT_net ) );
    OR2 u2131 ( .I0(\u2130|OUT_net ), .I1(\u_colorgen_h_cnt__reg[1]|Q_net ), .O(
        \u2131|O_net ) );
    OR2 u2132 ( .I0(\u2131|O_net ), .I1(\u2127|O_net ), .O(\u2132|O_net ) );
    CS_INV_PRIM u2133 ( .IN(\u_colorgen_h_cnt__reg[1]|Q_net ), .OUT(
        \u2133|OUT_net ) );
    OR2 u2134 ( .I0(\u2128|O_net ), .I1(\u2133|OUT_net ), .O(\u2134|O_net ) );
    NAND2 u2135 ( .I0(\u2132|O_net ), .I1(\u2134|O_net ), .O(\u2135|O_net ) );
    CS_INV_PRIM u2136 ( .IN(\u_colorgen_h_cnt__reg[2]|Q_net ), .OUT(
        \u2136|OUT_net ) );
    OR2 u2137 ( .I0(\u2136|OUT_net ), .I1(\u_colorgen_h_cnt__reg[1]|Q_net ), .O(
        \u2137|O_net ) );
    OR2 u2139 ( .I0(\u2108|O_net ), .I1(\u_colorgen_h_cnt__reg[2]|Q_net ), .O(
        \u2139|O_net ) );
    AND2 u2140 ( .I0(\u2137|O_net ), .I1(\u2139|O_net ), .O(\u2140|O_net ) );
    OR2 u2141 ( .I0(\u2127|O_net ), .I1(\u2140|O_net ), .O(\u2141|O_net ) );
    OR2 u2142 ( .I0(\u2128|O_net ), .I1(\u2136|OUT_net ), .O(\u2142|O_net ) );
    NAND2 u2143 ( .I0(\u2141|O_net ), .I1(\u2142|O_net ), .O(\u2143|O_net ) );
    CS_INV_PRIM u2144 ( .IN(\u2127|O_net ), .OUT(\u2144|OUT_net ) );
    OR2 u2145 ( .I0(\u2136|OUT_net ), .I1(\u_colorgen_h_cnt__reg[3]|Q_net ), .O(
        \u2145|O_net ) );
    OR2 u2146 ( .I0(\u2145|O_net ), .I1(\u2108|O_net ), .O(\u2146|O_net ) );
    NAND2 u2147 ( .I0(\u_colorgen_h_cnt__reg[1]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[2]|Q_net ), .O(\u2147|O_net ) );
    NAND2 u2148 ( .I0(\u_colorgen_h_cnt__reg[3]|Q_net ), .I1(\u2147|O_net ), .O(
        \u2148|O_net ) );
    NAND2 u2149 ( .I0(\u2146|O_net ), .I1(\u2148|O_net ), .O(\u2149|O_net ) );
    NAND2 u2150 ( .I0(\u2144|OUT_net ), .I1(\u2149|O_net ), .O(\u2150|O_net ) );
    CS_INV_PRIM u2151 ( .IN(\u_colorgen_h_cnt__reg[3]|Q_net ), .OUT(
        \u2151|OUT_net ) );
    OR2 u2152 ( .I0(\u2128|O_net ), .I1(\u2151|OUT_net ), .O(\u2152|O_net ) );
    NAND2 u2153 ( .I0(\u2150|O_net ), .I1(\u2152|O_net ), .O(\u2153|O_net ) );
    OR2 u2155 ( .I0(\u2108|O_net ), .I1(\u2118|O_net ), .O(\u2155|O_net ) );
    XOR2 u2156 ( .I0(\u2155|O_net ), .I1(\u_colorgen_h_cnt__reg[4]|Q_net ), .O(
        \u2156|O_net ) );
    NOR2 u2157 ( .I0(\u2127|O_net ), .I1(\u2156|O_net ), .O(\u2157|O_net ) );
    CS_INV_PRIM u2158 ( .IN(\u_colorgen_h_cnt__reg[5]|Q_net ), .OUT(
        \u2158|OUT_net ) );
    NOR2 u2159 ( .I0(\u2158|OUT_net ), .I1(\u2127|O_net ), .O(\u2159|O_net ) );
    NOR2 u2160 ( .I0(\u_colorgen_h_cnt__reg[5]|Q_net ), .I1(\u2127|O_net ), .O(
        \u2160|O_net ) );
    CS_INV_PRIM u2162 ( .IN(\u_colorgen_h_cnt__reg[4]|Q_net ), .OUT(
        \u2162|OUT_net ) );
    OR2 u2163 ( .I0(\u2108|O_net ), .I1(\u2162|OUT_net ), .O(\u2163|O_net ) );
    NOR2 u2164 ( .I0(\u2118|O_net ), .I1(\u2163|O_net ), .O(\u2164|O_net ) );
    CS_INV_PRIM u2166 ( .IN(\u_colorgen_h_cnt__reg[6]|Q_net ), .OUT(
        \u2166|OUT_net ) );
    NOR2 u2167 ( .I0(\u2166|OUT_net ), .I1(\u2127|O_net ), .O(\u2167|O_net ) );
    NOR2 u2168 ( .I0(\u_colorgen_h_cnt__reg[6]|Q_net ), .I1(\u2127|O_net ), .O(
        \u2168|O_net ) );
    NOR2 u2171 ( .I0(\u2119|O_net ), .I1(\u2155|O_net ), .O(\u2171|O_net ) );
    CS_INV_PRIM u2173 ( .IN(\u_colorgen_h_cnt__reg[7]|Q_net ), .OUT(
        \u2173|OUT_net ) );
    NOR2 u2174 ( .I0(\u2173|OUT_net ), .I1(\u2127|O_net ), .O(\u2174|O_net ) );
    NOR2 u2175 ( .I0(\u_colorgen_h_cnt__reg[7]|Q_net ), .I1(\u2127|O_net ), .O(
        \u2175|O_net ) );
    OR2 u2179 ( .I0(\u2108|O_net ), .I1(\u2166|OUT_net ), .O(\u2179|O_net ) );
    NOR2 u2180 ( .I0(\u2120|O_net ), .I1(\u2179|O_net ), .O(\u2180|O_net ) );
    NOR2 u2182 ( .I0(\u2115|OUT_net ), .I1(\u2127|O_net ), .O(\u2182|O_net ) );
    NOR2 u2183 ( .I0(\u_colorgen_h_cnt__reg[8]|Q_net ), .I1(\u2127|O_net ), .O(
        \u2183|O_net ) );
    NAND2 u2184 ( .I0(\u_colorgen_h_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[6]|Q_net ), .O(\u2184|O_net ) );
    NOR2 u2185 ( .I0(\u2119|O_net ), .I1(\u2184|O_net ), .O(\u2185|O_net ) );
    NOR2 u2187 ( .I0(\u2118|O_net ), .I1(\u2108|O_net ), .O(\u2187|O_net ) );
    AND2 u2188 ( .I0(\u2185|O_net ), .I1(\u2187|O_net ), .O(\u2188|O_net ) );
    CS_INV_PRIM u2190 ( .IN(\u_colorgen_h_cnt__reg[9]|Q_net ), .OUT(
        \u2190|OUT_net ) );
    NOR2 u2191 ( .I0(\u2190|OUT_net ), .I1(\u2127|O_net ), .O(\u2191|O_net ) );
    NOR2 u2192 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(\u2127|O_net ), .O(
        \u2192|O_net ) );
    NOR2 u2196_nor2 ( .I0(\u2196_or2|O_net ), .I1(\u2196_or2_22_|O_net ), .O(
        \u2196_nor2|O_net ) );
    OR2 u2196_or2 ( .I0(\u2120|O_net ), .I1(\u2184|O_net ), .O(\u2196_or2|O_net ) );
    OR2 u2196_or2_22_ ( .I0(\u2115|OUT_net ), .I1(\u2108|O_net ), .O(
        \u2196_or2_22_|O_net ) );
    NAND2 u2200 ( .I0(\u_colorgen_h_cnt__reg[9]|Q_net ), .I1(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .O(\u2200|O_net ) );
    OR2 u2202_or2 ( .I0(\u2155|O_net ), .I1(\u2200|O_net ), .O(\u2202_or2|O_net ) );
    OR2 u2202_or2_23_ ( .I0(\u2184|O_net ), .I1(\u2119|O_net ), .O(
        \u2202_or2_23_|O_net ) );
    OR2 u2202_or2_24_ ( .I0(\u2202_or2|O_net ), .I1(\u2202_or2_23_|O_net ), .O(
        \u2202_or2_24_|O_net ) );
    OR2 u2203 ( .I0(\u2202_or2_24_|O_net ), .I1(\u2127|O_net ), .O(\u2203|O_net ) );
    OR2 u2204 ( .I0(\u2127|O_net ), .I1(\u2563|OUT_net ), .O(\u2204|O_net ) );
    NAND2 u2205 ( .I0(\u2203|O_net ), .I1(\u2204|O_net ), .O(\u2205|O_net ) );
    NAND2 u2206 ( .I0(\u_colorgen_v_cnt__reg[8]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[9]|Q_net ), .O(\u2206|O_net ) );
    NAND2 u2207 ( .I0(\u_colorgen_v_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .O(\u2207|O_net ) );
    CS_INV_PRIM u2208 ( .IN(\u2207|O_net ), .OUT(\u2208|OUT_net ) );
    NOR2 u2209 ( .I0(\u2208|OUT_net ), .I1(\u2100|O_net ), .O(\u2209|O_net ) );
    CS_INV_PRIM u2210 ( .IN(\u_colorgen_v_cnt__reg[5]|Q_net ), .OUT(
        \u2210|OUT_net ) );
    NOR2 u2211 ( .I0(\u2209|O_net ), .I1(\u2210|OUT_net ), .O(\u2211|O_net ) );
    OR2 u2212 ( .I0(\u_colorgen_v_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[6]|Q_net ), .O(\u2212|O_net ) );
    NOR2 u2213 ( .I0(\u2211|O_net ), .I1(\u2212|O_net ), .O(\u2213|O_net ) );
    OR2 u2214 ( .I0(\u2206|O_net ), .I1(\u2213|O_net ), .O(\u2214|O_net ) );
    CS_INV_PRIM u2215 ( .IN(\u_colorgen_v_cnt__reg[0]|Q_net ), .OUT(
        \u2215|OUT_net ) );
    NAND2 u2216 ( .I0(\u2214|O_net ), .I1(\u2215|OUT_net ), .O(\u2216|O_net ) );
    CS_INV_PRIM u2217 ( .IN(\u2216|O_net ), .OUT(\u2217|OUT_net ) );
    CS_INV_PRIM u2218 ( .IN(\u_colorgen_v_cnt__reg[1]|Q_net ), .OUT(
        \u2218|OUT_net ) );
    AND2 u2219 ( .I0(\u2218|OUT_net ), .I1(\u_colorgen_v_cnt__reg[0]|Q_net ), 
        .O(\u2219|O_net ) );
    NAND2 u2220 ( .I0(\u2219|O_net ), .I1(\u2214|O_net ), .O(\u2220|O_net ) );
    OR2 u2221 ( .I0(\u2216|O_net ), .I1(\u2218|OUT_net ), .O(\u2221|O_net ) );
    NAND2 u2222 ( .I0(\u2220|O_net ), .I1(\u2221|O_net ), .O(\u2222|O_net ) );
    NAND2 u2223 ( .I0(\u_colorgen_v_cnt__reg[0]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .O(\u2223|O_net ) );
    OR2 u2224 ( .I0(\u2223|O_net ), .I1(\u_colorgen_v_cnt__reg[2]|Q_net ), .O(
        \u2224|O_net ) );
    CS_INV_PRIM u2225 ( .IN(\u_colorgen_v_cnt__reg[2]|Q_net ), .OUT(
        \u2225|OUT_net ) );
    OR2 u2226 ( .I0(\u2225|OUT_net ), .I1(\u_colorgen_v_cnt__reg[1]|Q_net ), .O(
        \u2226|O_net ) );
    NAND2 u2227 ( .I0(\u2224|O_net ), .I1(\u2226|O_net ), .O(\u2227|O_net ) );
    NAND2 u2228 ( .I0(\u2227|O_net ), .I1(\u2214|O_net ), .O(\u2228|O_net ) );
    OR2 u2229 ( .I0(\u2216|O_net ), .I1(\u2225|OUT_net ), .O(\u2229|O_net ) );
    NAND2 u2230 ( .I0(\u2228|O_net ), .I1(\u2229|O_net ), .O(\u2230|O_net ) );
    OR2 u2231 ( .I0(\u2225|OUT_net ), .I1(\u_colorgen_v_cnt__reg[3]|Q_net ), .O(
        \u2231|O_net ) );
    OR2 u2232 ( .I0(\u2231|O_net ), .I1(\u2223|O_net ), .O(\u2232|O_net ) );
    NAND2 u2233 ( .I0(\u_colorgen_v_cnt__reg[3]|Q_net ), .I1(\u2207|O_net ), .O(
        \u2233|O_net ) );
    NAND2 u2234 ( .I0(\u2232|O_net ), .I1(\u2233|O_net ), .O(\u2234|O_net ) );
    NAND2 u2235 ( .I0(\u2234|O_net ), .I1(\u2214|O_net ), .O(\u2235|O_net ) );
    CS_INV_PRIM u2236 ( .IN(\u_colorgen_v_cnt__reg[3]|Q_net ), .OUT(
        \u2236|OUT_net ) );
    OR2 u2237 ( .I0(\u2216|O_net ), .I1(\u2236|OUT_net ), .O(\u2237|O_net ) );
    NAND2 u2238 ( .I0(\u2235|O_net ), .I1(\u2237|O_net ), .O(\u2238|O_net ) );
    NAND2 u2240 ( .I0(\u_colorgen_v_cnt__reg[2]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[3]|Q_net ), .O(\u2240|O_net ) );
    OR2 u2241 ( .I0(\u2223|O_net ), .I1(\u2240|O_net ), .O(\u2241|O_net ) );
    XNOR2 u2242 ( .I0(\u2241|O_net ), .I1(\u_colorgen_v_cnt__reg[4]|Q_net ), .O(
        \u2242|O_net ) );
    AND2 u2243 ( .I0(\u2214|O_net ), .I1(\u2242|O_net ), .O(\u2243|O_net ) );
    CS_INV_PRIM u2244 ( .IN(\u_colorgen_v_cnt__reg[4]|Q_net ), .OUT(
        \u2244|OUT_net ) );
    OR2 u2245 ( .I0(\u2223|O_net ), .I1(\u2244|OUT_net ), .O(\u2245|O_net ) );
    OR2 u2246 ( .I0(\u2245|O_net ), .I1(\u2240|O_net ), .O(\u2246|O_net ) );
    XNOR2 u2247 ( .I0(\u2246|O_net ), .I1(\u_colorgen_v_cnt__reg[5]|Q_net ), .O(
        \u2247|O_net ) );
    AND2 u2248 ( .I0(\u2214|O_net ), .I1(\u2247|O_net ), .O(\u2248|O_net ) );
    NOR2 u2251 ( .I0(\u2240|O_net ), .I1(\u2223|O_net ), .O(\u2251|O_net ) );
    NAND2 u2252 ( .I0(\u_colorgen_v_cnt__reg[4]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[5]|Q_net ), .O(\u2252|O_net ) );
    CS_INV_PRIM u2253 ( .IN(\u2252|O_net ), .OUT(\u2253|OUT_net ) );
    NAND2 u2254 ( .I0(\u2251|O_net ), .I1(\u2253|OUT_net ), .O(\u2254|O_net ) );
    XNOR2 u2255 ( .I0(\u2254|O_net ), .I1(\u_colorgen_v_cnt__reg[6]|Q_net ), .O(
        \u2255|O_net ) );
    AND2 u2256 ( .I0(\u2214|O_net ), .I1(\u2255|O_net ), .O(\u2256|O_net ) );
    CS_INV_PRIM u2257 ( .IN(\u_colorgen_v_cnt__reg[6]|Q_net ), .OUT(
        \u2257|OUT_net ) );
    NOR2 u2258 ( .I0(\u2257|OUT_net ), .I1(\u2223|O_net ), .O(\u2258|O_net ) );
    NOR2 u2259 ( .I0(\u2252|O_net ), .I1(\u2240|O_net ), .O(\u2259|O_net ) );
    NAND2 u2260 ( .I0(\u2258|O_net ), .I1(\u2259|O_net ), .O(\u2260|O_net ) );
    XNOR2 u2261 ( .I0(\u2260|O_net ), .I1(\u_colorgen_v_cnt__reg[7]|Q_net ), .O(
        \u2261|O_net ) );
    AND2 u2262 ( .I0(\u2214|O_net ), .I1(\u2261|O_net ), .O(\u2262|O_net ) );
    NAND2 u2266 ( .I0(\u_colorgen_v_cnt__reg[7]|Q_net ), .I1(
        \u_colorgen_v_cnt__reg[6]|Q_net ), .O(\u2266|O_net ) );
    NOR2 u2268 ( .I0(\u2266|O_net ), .I1(\u2252|O_net ), .O(\u2268|O_net ) );
    NAND2 u2269 ( .I0(\u2251|O_net ), .I1(\u2268|O_net ), .O(\u2269|O_net ) );
    XNOR2 u2270 ( .I0(\u2269|O_net ), .I1(\u_colorgen_v_cnt__reg[8]|Q_net ), .O(
        \u2270|O_net ) );
    AND2 u2271 ( .I0(\u2214|O_net ), .I1(\u2270|O_net ), .O(\u2271|O_net ) );
    OR2 u2272 ( .I0(\u2223|O_net ), .I1(\u2103|OUT_net ), .O(\u2272|O_net ) );
    OR2 u2273_or2 ( .I0(\u2272|O_net ), .I1(\u2266|O_net ), .O(\u2273_or2|O_net ) );
    OR2 u2273_or2_25_ ( .I0(\u2240|O_net ), .I1(\u2252|O_net ), .O(
        \u2273_or2_25_|O_net ) );
    OR2 u2273_or2_26_ ( .I0(\u2273_or2|O_net ), .I1(\u2273_or2_25_|O_net ), .O(
        \u2273_or2_26_|O_net ) );
    CS_INV_PRIM u2274 ( .IN(\u_colorgen_v_cnt__reg[9]|Q_net ), .OUT(
        \u2274|OUT_net ) );
    NAND2 u2275 ( .I0(\u2273_or2_26_|O_net ), .I1(\u2274|OUT_net ), .O(
        \u2275|O_net ) );
    AND2 u2276 ( .I0(\u2214|O_net ), .I1(\u2275|O_net ), .O(\u2276|O_net ) );
    CS_VCC_PRIM u2277 ( .OUT(\u2277|OUT_net ) );
    NOR2 u2278 ( .I0(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .O(\u2278|O_net ) );
    CS_INV_PRIM u2279 ( .IN(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), 
        .OUT(\u2279|OUT_net ) );
    NOR2 u2280 ( .I0(\u2278|O_net ), .I1(\u2279|OUT_net ), .O(\u2280|O_net ) );
    OR2 u2281 ( .I0(\u1505|OUT_net ), .I1(\u_arm_u_soc|fp0_m_ahb_resp_net ), .O(
        \u2281|O_net ) );
    NAND2 u2282 ( .I0(\u2281|O_net ), .I1(\u1564|O_net ), .O(\u2282|O_net ) );
    CS_INV_PRIM u2283 ( .IN(\u2085|O_net ), .OUT(\u2283|OUT_net ) );
    NOR2 u2284 ( .I0(\u1582|O_net ), .I1(\u2283|OUT_net ), .O(\u2284|O_net ) );
    OR2 u2285 ( .I0(\u2282|O_net ), .I1(\u2284|O_net ), .O(\u2285|O_net ) );
    AND2 u2286 ( .I0(buttonIn2_19_net), .I1(buttonIn3_20_net), .O(\u2286|O_net ) );
    NOR2 u2287 ( .I0(\u2286|O_net ), .I1(\u1309|O_net ), .O(\u2287|O_net ) );
    NAND2 u2288 ( .I0(\u_pll_pll_u0|locked_net ), .I1(rstn_i_23_net), .O(
        \u2288|O_net ) );
    NAND2 u2290 ( .I0(\u1566|O_net ), .I1(\u1505|OUT_net ), .O(\u2290|O_net ) );
    OR2 u2291 ( .I0(\u2290|O_net ), .I1(\u1528|O_net ), .O(\u2291|O_net ) );
    NAND2 u2292 ( .I0(\u2291|O_net ), .I1(\u1564|O_net ), .O(\u2292|O_net ) );
    AND2 u2293_and2 ( .I0(\u1505|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .O(
        \u2293_and2|O_net ) );
    AND2 u2293_and2_27_ ( .I0(\u_arm_u_soc|fp0_m_ahb_ready_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .O(
        \u2293_and2_27_|O_net ) );
    AND2 u2293_and2_28_ ( .I0(\u2293_and2|O_net ), .I1(\u2293_and2_27_|O_net ), 
        .O(\u2293_and2_28_|O_net ) );
    NAND2 u2294 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .O(
        \u2294|O_net ) );
    NAND2 u2295 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .O(
        \u2295|O_net ) );
    NOR2 u2296 ( .I0(\u2294|O_net ), .I1(\u2295|O_net ), .O(\u2296|O_net ) );
    AND2 u2297 ( .I0(\u1566|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .O(\u2297|O_net ) );
    AND2 u2298 ( .I0(\u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .O(\u2298|O_net ) );
    AND2 u2299_and2 ( .I0(\u2293_and2_28_|O_net ), .I1(\u2296|O_net ), .O(
        \u2299_and2|O_net ) );
    AND2 u2299_and2_29_ ( .I0(\u2297|O_net ), .I1(\u2298|O_net ), .O(
        \u2299_and2_29_|O_net ) );
    NAND2 u2299_nand2 ( .I0(\u2299_and2|O_net ), .I1(\u2299_and2_29_|O_net ), 
        .O(\u2299_nand2|O_net ) );
    NAND2 u2300 ( .I0(\u2299_nand2|O_net ), .I1(\u1564|O_net ), .O(\u2300|O_net ) );
    NAND2 u2301 ( .I0(\u1538|O_net ), .I1(\u1543|OUT_net ), .O(\u2301|O_net ) );
    CS_INV_PRIM u2302 ( .IN(\u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ), .OUT(
        \u2302|OUT_net ) );
    OR2 u2303 ( .I0(\u2302|OUT_net ), .I1(
        \u_sdram_to_RGB_bmp_fig_chg__reg[1]|Q_net ), .O(\u2303|O_net ) );
    NAND2 u2304 ( .I0(\u2303|O_net ), .I1(\u1254|OUT_net ), .O(\u2304|O_net ) );
    OR2 u2305 ( .I0(\u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ), .O(
        \u2305|O_net ) );
    NOR2 u2307 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .O(
        \u2307|O_net ) );
    NOR2 u2308 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .O(
        \u2308|O_net ) );
    NAND2 u2309 ( .I0(\u2307|O_net ), .I1(\u2308|O_net ), .O(\u2309|O_net ) );
    NOR2 u2310 ( .I0(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), 
        .I1(\u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .O(
        \u2310|O_net ) );
    NAND2 u2311 ( .I0(\u2310|O_net ), .I1(\u1746|OUT_net ), .O(\u2311|O_net ) );
    NOR2 u2312 ( .I0(\u2309|O_net ), .I1(\u2311|O_net ), .O(\u2312|O_net ) );
    OR2 u2313 ( .I0(\u1516|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .O(\u2313|O_net ) );
    NOR2 u2314 ( .I0(\u2312|O_net ), .I1(\u2313|O_net ), .O(\u2314|O_net ) );
    OR2 u2315 ( .I0(\u2086|O_net ), .I1(\u2314|O_net ), .O(\u2315|O_net ) );
    NOR2 u2316 ( .I0(\u1582|O_net ), .I1(\u2315|O_net ), .O(\u2316|O_net ) );
    NOR2 u2317 ( .I0(\u2090|OUT_net ), .I1(\u2316|O_net ), .O(\u2317|O_net ) );
    NAND2 u2319 ( .I0(\u1619|OUT_net ), .I1(\u1555|O_net ), .O(\u2319|O_net ) );
    NAND2 u2320 ( .I0(\u2319|O_net ), .I1(\u1543|OUT_net ), .O(\u2320|O_net ) );
    CS_INV_PRIM u2531 ( .IN(\rstn_final__reg|Q_net ), .OUT(\u2531|OUT_net ) );
    CS_INV_PRIM u2532 ( .IN(\u1418|O_net ), .OUT(\u2532|OUT_net ) );
    CS_INV_PRIM u2533 ( .IN(\u1420|O_net ), .OUT(\u2533|OUT_net ) );
    mx2a u2534 ( .D0(\u2533|OUT_net ), .D1(\u2532|OUT_net ), .S(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .Y(\u2534|Y_net ) );
    mx2a u2535 ( .D0(\u1441|O_net ), .D1(\u1443|O_net ), .S(\u1445|O_net ), .Y(
        \u2535|Y_net ) );
    mx2a u2536 ( .D0(\u1447|O_net ), .D1(\u1449|O_net ), .S(\u1452|O_net ), .Y(
        \u2536|Y_net ) );
    mx2a u2537 ( .D0(\u1454|O_net ), .D1(\u1456|O_net ), .S(\u1460|O_net ), .Y(
        \u2537|Y_net ) );
    mx2a u2538 ( .D0(\u1462|O_net ), .D1(\u1464|O_net ), .S(\u1468|O_net ), .Y(
        \u2538|Y_net ) );
    mx2a u2539 ( .D0(\u1470|O_net ), .D1(\u1472|O_net ), .S(\u1478|O_net ), .Y(
        \u2539|Y_net ) );
    mx2a u2540 ( .D0(\u1480|O_net ), .D1(\u1482|O_net ), .S(
        \u1486_and2_6_|O_net ), .Y(\u2540|Y_net ) );
    mx2a u2541 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[0]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2541|Y_net ) );
    mx2a u2542 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[1]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2542|Y_net ) );
    mx2a u2543 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[2]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2543|Y_net ) );
    mx2a u2544 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[3]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2544|Y_net ) );
    mx2a u2545 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[4]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2545|Y_net ) );
    mx2a u2546 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[5]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2546|Y_net ) );
    mx2a u2547 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[6]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2547|Y_net ) );
    mx2a u2548 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[7]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2548|Y_net ) );
    mx2a u2549 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[8]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2549|Y_net ) );
    mx2a u2550 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[9]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2550|Y_net ) );
    mx2a u2551 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[10]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2551|Y_net ) );
    mx2a u2552 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[11]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2552|Y_net ) );
    mx2a u2553 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[12]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2553|Y_net ) );
    mx2a u2554 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[13]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2554|Y_net ) );
    mx2a u2555 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[14]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2555|Y_net ) );
    mx2a u2556 ( .D0(\u_sdram_to_RGB_emb_rdata_1_r__reg[15]|Q_net ), .D1(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|Q_net ), .S(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .Y(\u2556|Y_net ) );
    XOR2 u2557 ( .I0(\u_colorgen_h_cnt__reg[10]|Q_net ), .I1(
        \u2113_or2_20_|O_net ), .O(\u2557|O_net ) );
    mx2a u2558 ( .D0(\u2159|O_net ), .D1(\u2160|O_net ), .S(\u2164|O_net ), .Y(
        \u2558|Y_net ) );
    mx2a u2559 ( .D0(\u2167|O_net ), .D1(\u2168|O_net ), .S(\u2171|O_net ), .Y(
        \u2559|Y_net ) );
    mx2a u2560 ( .D0(\u2174|O_net ), .D1(\u2175|O_net ), .S(\u2180|O_net ), .Y(
        \u2560|Y_net ) );
    mx2a u2561 ( .D0(\u2182|O_net ), .D1(\u2183|O_net ), .S(\u2188|O_net ), .Y(
        \u2561|Y_net ) );
    mx2a u2562 ( .D0(\u2191|O_net ), .D1(\u2192|O_net ), .S(\u2196_nor2|O_net ), 
        .Y(\u2562|Y_net ) );
    CS_INV_PRIM u2563 ( .IN(\u_colorgen_h_cnt__reg[10]|Q_net ), .OUT(
        \u2563|OUT_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[0]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2129|OUT_net ), .Q(
        \u_colorgen_h_cnt__reg[0]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[10]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2205|O_net ), .Q(
        \u_colorgen_h_cnt__reg[10]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[1]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2135|O_net ), .Q(
        \u_colorgen_h_cnt__reg[1]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[2]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2143|O_net ), .Q(
        \u_colorgen_h_cnt__reg[2]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[3]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2153|O_net ), .Q(
        \u_colorgen_h_cnt__reg[3]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[4]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2157|O_net ), .Q(
        \u_colorgen_h_cnt__reg[4]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[5]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2558|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[5]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[6]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2559|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[6]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[7]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2560|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[7]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[8]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2561|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[8]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_h_cnt__reg[9]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2562|Y_net ), .Q(
        \u_colorgen_h_cnt__reg[9]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_colorgen_h_valid__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2557|O_net ), .Q(
        \u_colorgen_h_valid__reg|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[0]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2217|OUT_net ), .Q(
        \u_colorgen_v_cnt__reg[0]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[1]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2222|O_net ), .Q(
        \u_colorgen_v_cnt__reg[1]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[2]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2230|O_net ), .Q(
        \u_colorgen_v_cnt__reg[2]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[3]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2238|O_net ), .Q(
        \u_colorgen_v_cnt__reg[3]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[4]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2243|O_net ), .Q(
        \u_colorgen_v_cnt__reg[4]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[5]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2248|O_net ), .Q(
        \u_colorgen_v_cnt__reg[5]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[6]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2256|O_net ), .Q(
        \u_colorgen_v_cnt__reg[6]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[7]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2262|O_net ), .Q(
        \u_colorgen_v_cnt__reg[7]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[8]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2271|O_net ), .Q(
        \u_colorgen_v_cnt__reg[8]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_colorgen_v_cnt__reg[9]  ( .CE(\u2122_nor2|O_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2276|O_net ), .Q(
        \u_colorgen_v_cnt__reg[9]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_colorgen_v_valid__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(\u2106|O_net ), .Q(
        \u_colorgen_v_valid__reg|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    XNOR2 u_sdram_to_RGB_I1728_u13 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), 
        .I1(\u_sdram_to_RGB_text__reg[8]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u13|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u14 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), 
        .I1(\u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u14|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u15_and2 ( .I0(\u_sdram_to_RGB_I1728_u13|O_net ), 
        .I1(\u_sdram_to_RGB_I1728_u14|O_net ), .O(
        \u_sdram_to_RGB_I1728_u15_and2|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u15_and2_30_ ( .I0(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .I1(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u15_and2_30_|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u15_and2_31_ ( .I0(
        \u_sdram_to_RGB_I1728_u15_and2|O_net ), .I1(
        \u_sdram_to_RGB_I1728_u15_and2_30_|O_net ), .O(
        \u_sdram_to_RGB_I1728_u15_and2_31_|O_net ) );
    XOR2 u_sdram_to_RGB_I1728_u16 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), 
        .I1(\u_sdram_to_RGB_text__reg[9]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u16|O_net ) );
    XOR2 u_sdram_to_RGB_I1728_u17 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), 
        .I1(\u_sdram_to_RGB_text__reg[7]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u17|O_net ) );
    NOR2 u_sdram_to_RGB_I1728_u18 ( .I0(\u_sdram_to_RGB_I1728_u16|O_net ), .I1(
        \u_sdram_to_RGB_I1728_u17|O_net ), .O(\u_sdram_to_RGB_I1728_u18|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u19 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), 
        .I1(\u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u19|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u20 ( .I0(\u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), 
        .I1(\u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .O(
        \u_sdram_to_RGB_I1728_u20|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u21_and2 ( .I0(
        \u_sdram_to_RGB_I1728_u15_and2_31_|O_net ), .I1(
        \u_sdram_to_RGB_I1728_u18|O_net ), .O(
        \u_sdram_to_RGB_I1728_u21_and2|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u21_and2_32_ ( .I0(
        \u_sdram_to_RGB_I1728_u19|O_net ), .I1(\u_sdram_to_RGB_I1728_u20|O_net ), 
        .O(\u_sdram_to_RGB_I1728_u21_and2_32_|O_net ) );
    AND2 u_sdram_to_RGB_I1728_u21_and2_33_ ( .I0(
        \u_sdram_to_RGB_I1728_u21_and2|O_net ), .I1(
        \u_sdram_to_RGB_I1728_u21_and2_32_|O_net ), .O(
        \u_sdram_to_RGB_I1728_u21_and2_33_|O_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[0]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1333|OUT_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[10]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1407|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[10]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[1]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1339|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .RST(\GND_0_inst|Y_net ), 
        .SET(\u2531|OUT_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[2]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1347|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[3]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1353|O_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[4]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1359|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[5]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1366|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[6]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1374|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[6]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[7]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1381|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[7]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[8]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1391|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[8]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_addr_cnt__reg[9]  ( .CE(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1397|Y_net ), .Q(
        \u_sdram_to_RGB_addr_cnt__reg[9]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_ahm_rdata_push_wr0__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1300|O_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_ahm_rdata_push_wr1__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1302|O_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[10]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[10]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[11]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[11]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[12]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[12]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[13]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[13]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[14]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[14]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[15]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[15]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[16]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[16]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[17]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[17]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[18]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[18]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[19]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[19]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[20]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[20]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[21]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[21]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[22]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[22]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[23]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[23]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[24]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[24]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[25]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[25]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[26]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[26]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[27]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[27]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[28]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[28]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[29]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[29]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[30]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[30]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[31]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[31]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_ahm_rdata_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|Q_net ), .Q(
        \u_sdram_to_RGB_ahm_rdata_r__reg[9]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_chg__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1255|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_chg__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_bmp_fig_chg__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_chg__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[0]  ( .CE(\u2304|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1312|OUT_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[1]  ( .CE(\u2304|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1317|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[2]  ( .CE(\u2304|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1325|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_bmp_fig_cnt__reg[3]  ( .CE(\u2304|O_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1331|O_net ), .Q(
        \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_buffer_rd_sel__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .D1(\u1304|OUT_net ), .S(
        \u1307|O_net ), .Y(\u_sdram_to_RGB_buffer_rd_sel__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_buffer_rd_sel__reg|Q_net ), .Q(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_buffer_wr_sel__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_buffer_wr_sel__reg|Q_net ), .D1(\u1262|OUT_net ), .S(
        \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .Y(
        \u_sdram_to_RGB_buffer_wr_sel__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1249|O_net ), .Q(
        \u_sdram_to_RGB_de_i_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_de_i_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u1249|O_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_de_i_r_sclk__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_de_i_r_sclk__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_de_i_start_pulse__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1257|O_net ), .Q(
        \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_de_o__reg ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_de_i_r_sclk__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_de_o__reg|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_display_before_bmp__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_display_before_bmp__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .RST(\GND_0_inst|Y_net ), 
        .SET(\u2531|OUT_net ) );
    mx2a u_sdram_to_RGB_display_before_bmp__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_display_before_bmp__reg|Q_net ), .D1(
        \u_arm_u_soc|gpio_0_out_o[0]_net ), .S(\u1253|O_net ), .Y(
        \u_sdram_to_RGB_display_before_bmp__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_display_period_align__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1310|O_net ), 
        .Q(\u_sdram_to_RGB_display_period_align__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[10]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[10]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[11]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[11]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[12]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[12]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[13]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[13]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[14]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[14]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[15]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_addr_cnt__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[15]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[16]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1408|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[16]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[17]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1409|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[17]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[18]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1410|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[18]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[19]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1411|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[19]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[20]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1412|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[20]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[21]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1413|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[21]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[22]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1414|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[22]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[23]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1415|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[23]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[24]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1416|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[24]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[25]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1417|O_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[25]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[26]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[26]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[27]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[27]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[28]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[28]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[29]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2277|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[29]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[2]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[30]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(display_sel_22_net), .Q(
        \u_sdram_to_RGB_dma_addr__reg[30]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[31]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[31]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[3]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[4]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[5]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[6]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[7]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[8]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_dma_addr__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1250|OUT_net ), .Q(
        \u_sdram_to_RGB_dma_addr__reg[9]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_dma_start_xfer__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_dma_start_xfer_prev__reg|Q_net ), .Q(
        \u_sdram_to_RGB_dma_start_xfer__reg|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_dma_start_xfer_prev__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1261|O_net ), 
        .Q(\u_sdram_to_RGB_dma_start_xfer_prev__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2532|OUT_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2534|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u1431|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u1440|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2535|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2536|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2537|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2538|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2539|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_rd__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2540|Y_net ), .Q(
        \u_sdram_to_RGB_emb_addr_rd__reg[9]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[0]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1263|OUT_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[1]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1264|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[2]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1266|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[3]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1270|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[4]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1273|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[5]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1278|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[6]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1284|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[7]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1290|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr__reg[8]  ( .CE(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(\u1297|O_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[6]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[7]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_addr_wr_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_emb_addr_wr__reg[8]|Q_net ), .Q(
        \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[10]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[11]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[12]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[13]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[14]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[15]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_0_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[10]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[11]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[12]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[13]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[14]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[15]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_1_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(
        \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2541|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[10]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2551|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[10]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[11]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2552|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[11]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[12]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2553|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[12]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[13]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2554|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[13]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[14]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2555|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[14]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[15]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2556|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[15]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2542|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[2]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2543|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[2]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[3]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2544|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[3]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[4]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2545|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[4]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[5]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2546|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[5]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[6]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2547|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[6]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[7]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2548|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[7]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[8]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2549|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[8]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_emb_rdata_r__reg[9]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_lvds_pll_u0|clkout0_net ), .D(\u2550|Y_net ), .Q(
        \u_sdram_to_RGB_emb_rdata_r__reg[9]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_other_1_beat_start_pulse__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1258|O_net ), 
        .Q(\u_sdram_to_RGB_other_1_beat_start_pulse__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_other_1_beat_valid__reg ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux ( .D0(
        \u_sdram_to_RGB_other_1_beat_valid__reg|Q_net ), .D1(
        \u_sdram_to_RGB_de_i_start_pulse__reg|Q_net ), .S(\u2305|O_net ), .Y(
        \u_sdram_to_RGB_other_1_beat_valid__reg_ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_text__reg[7]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_text__reg_7__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_text__reg[7]|Q_net ), .RST(\GND_0_inst|Y_net ), .SET(
        \u2531|OUT_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_text__reg[8]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_text__reg_8__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_text__reg[8]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_text__reg[9]  ( .CE(\VCC_0_inst|Y_net ), .CLK(
        \u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_text__reg_9__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_text__reg[9]|Q_net ), .RST(\GND_0_inst|Y_net ), .SET(
        \u2531|OUT_net ) );
    mx2a u_sdram_to_RGB_text__reg_7__ce_mux ( .D0(
        \u_sdram_to_RGB_text__reg[7]|Q_net ), .D1(buttonIn2_19_net), .S(
        \u2287|O_net ), .Y(\u_sdram_to_RGB_text__reg_7__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_text__reg_8__ce_mux ( .D0(
        \u_sdram_to_RGB_text__reg[8]|Q_net ), .D1(\u1308|OUT_net ), .S(
        \u2287|O_net ), .Y(\u_sdram_to_RGB_text__reg_8__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_text__reg_9__ce_mux ( .D0(
        \u_sdram_to_RGB_text__reg[9]|Q_net ), .D1(buttonIn2_19_net), .S(
        \u2287|O_net ), .Y(\u_sdram_to_RGB_text__reg_9__ce_mux|Y_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_I493_u14 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u14|O_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_I493_u15 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u15|O_net ) );
    NOR2 u_sdram_to_RGB_u_ahb_master_I493_u16 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u14|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u15|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u16|O_net ) );
    XNOR2 u_sdram_to_RGB_u_ahb_master_I493_u17 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .I1(
        \u1615|OUT_net ), .O(\u_sdram_to_RGB_u_ahb_master_I493_u17|O_net ) );
    NAND2 u_sdram_to_RGB_u_ahb_master_I493_u18 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u16|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u17|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u18|O_net ) );
    NOR2 u_sdram_to_RGB_u_ahb_master_I493_u19 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u19|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_I493_u20 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u20|O_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_I493_u21 ( .D0(
        \u_sdram_to_RGB_u_ahb_master_I493_u19|O_net ), .D1(
        \u_sdram_to_RGB_u_ahb_master_I493_u20|O_net ), .S(\u1594|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_I493_u21|Y_net ) );
    XNOR2 u_sdram_to_RGB_u_ahb_master_I493_u22 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .I1(
        \u1604|OUT_net ), .O(\u_sdram_to_RGB_u_ahb_master_I493_u22|O_net ) );
    NAND2 u_sdram_to_RGB_u_ahb_master_I493_u23 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u21|Y_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u22|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u23|O_net ) );
    NOR2 u_sdram_to_RGB_u_ahb_master_I493_u24 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_I493_u18|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_I493_u23|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_I493_u24|O_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1703|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1707|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1714|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1724|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1730|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1738|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1744|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1754|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1561|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1573|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1582|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1621|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[0]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[10]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[11]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[12]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[13]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[14]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[15]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[16]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[17]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[18]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[19]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[1]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[20]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[21]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[22]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[23]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[24]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[25]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[26]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[27]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[28]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[29]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[2]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[30]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[31]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[3]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[4]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[5]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[6]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[7]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[8]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]  ( .CE(
        \u1621|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_arm_u_soc|fp0_m_ahb_rdata[9]_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1624|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1557|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1617|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2280|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1824|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1933|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1946|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1963|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1979|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1989|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2000|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2011|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2024|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2036|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2052|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1826|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2065|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2082|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1829|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1841|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1852|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1864|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1878|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1891|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1906|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]  ( .CE(
        \u2300|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1918|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1756|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1758|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1761|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1772|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1783|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1795|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1809|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]  ( .CE(
        \u2292|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1822|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|Q_net ), .D1(
        \u1594|OUT_net ), .S(\u1618|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_0__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|Q_net ), .D1(\u2095|O_net ), 
        .S(\u1618|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_1__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|Q_net ), .D1(
        \u1604|OUT_net ), .S(\u1618|OUT_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_hburst_o__reg_2__ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|Q_net ), .D1(\u2091|O_net ), 
        .S(\u2317|O_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_0__ce_mux|Y_net ) );
    mx2a u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux ( .D0(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|Q_net ), .D1(\u2285|O_net ), 
        .S(\u2317|O_net ), .Y(
        \u_sdram_to_RGB_u_ahb_master_htrans_o__reg_1__ce_mux|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]  ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_hwrite_o__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u2083|O_net ), 
        .Q(\u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1678|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1679|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1680|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1681|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1682|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1683|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1684|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1685|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1686|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1687|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1688|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1689|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1690|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1691|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1692|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1693|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1694|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1695|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1696|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1697|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1670|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1698|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1699|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1671|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1672|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1673|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1674|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1675|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1676|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]  ( .CE(
        \u2301|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1677|Y_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM u_sdram_to_RGB_u_ahb_master_mx_done_r__reg ( .CE(
        \VCC_0_inst|Y_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u1619|OUT_net ), .Q(\u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|Q_net ), 
        .RST(\u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2 ( .I0(\u1593|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_34_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_35_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_34_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_35_ ( .A(\u1593|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_INV_35_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_0_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0_AND2_34_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_0|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2 ( .I0(\u1593|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_36_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_37_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_36_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_37_ ( .A(\u1593|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_INV_37_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_1_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1_AND2_36_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_1|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2 ( .I0(\u1603|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_38_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_39_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_38_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_39_ ( .A(\u1603|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_INV_39_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_2_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2_AND2_38_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_2|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2 ( .I0(\u1614|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_40_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_41_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_40_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_41_ ( .A(\u1614|O_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_INV_41_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_3_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3_AND2_40_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_3|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2 ( .I0(\u2277|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_42_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_43_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_42_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_43_ ( .A(\u2277|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_INV_43_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_4_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4_AND2_42_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_4|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2 ( .I0(\u2277|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_44_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_45_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_44_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_45_ ( .A(\u2277|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_INV_45_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_5_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5_AND2_44_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_5|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2 ( .I0(\u2277|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_46_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_47_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_46_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_47_ ( .A(\u2277|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_INV_47_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_6_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6_AND2_46_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_6|DX_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2 ( .I0(\u2277|OUT_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV|Z_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2|O_net ) );
    AND2 u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_48_ ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_49_|Z_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_48_|O_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV ( .A(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV|Z_net ) );
    INV u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_49_ ( .A(\u2277|OUT_net ), .Z(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_INV_49_|Z_net ) );
    OR2 u_sdram_to_RGB_u_ahb_master_u65_ADD_7_OR2 ( .I0(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2|O_net ), .I1(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7_AND2_48_|O_net ), .O(
        \u_sdram_to_RGB_u_ahb_master_u65_ADD_7|DX_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1631|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1636|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1642|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1647|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1653|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1658|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1664|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]  ( .CE(
        \u2320|O_net ), .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u1669|O_net ), .Q(
        \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|Q_net ), .RST(
        \u2531|OUT_net ), .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_v_valid_r__reg[0]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(\u_colorgen_v_valid__reg|Q_net ), 
        .Q(\u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .RST(\u2531|OUT_net ), 
        .SET(\GND_0_inst|Y_net ) );
    CS_REGA_PRIM \u_sdram_to_RGB_v_valid_r__reg[1]  ( .CE(\VCC_0_inst|Y_net ), 
        .CLK(\u_pll_pll_u0|clkout1_net ), .D(
        \u_sdram_to_RGB_v_valid_r__reg[0]|Q_net ), .Q(
        \u_sdram_to_RGB_v_valid_r__reg[1]|Q_net ), .RST(\u2531|OUT_net ), .SET(
        \GND_0_inst|Y_net ) );
endmodule

module demo_sd_to_lcd_ipc_adder_8(CA, CI, CO, DX, SUM);
  input [7:0] CA;
  input CI;
  output CO;
  input [7:0] DX;
  output [7:0] SUM;

    wire \MUXCO_0|COUT_net ;
    wire \MUXCO_1|COUT_net ;
    wire \MUXCO_2|COUT_net ;
    wire \MUXCO_3|COUT_net ;
    wire \MUXCO_4|COUT_net ;
    wire \MUXCO_5|COUT_net ;
    wire \MUXCO_6|COUT_net ;

    CS_MUXCO_PRIM MUXCO_0 ( .AIN(CA[0]), .CIN(CI), .COUT(\MUXCO_0|COUT_net ), 
        .CSEL(DX[0]) );
    CS_MUXCO_PRIM MUXCO_1 ( .AIN(CA[1]), .CIN(\MUXCO_0|COUT_net ), .COUT(
        \MUXCO_1|COUT_net ), .CSEL(DX[1]) );
    CS_MUXCO_PRIM MUXCO_2 ( .AIN(CA[2]), .CIN(\MUXCO_1|COUT_net ), .COUT(
        \MUXCO_2|COUT_net ), .CSEL(DX[2]) );
    CS_MUXCO_PRIM MUXCO_3 ( .AIN(CA[3]), .CIN(\MUXCO_2|COUT_net ), .COUT(
        \MUXCO_3|COUT_net ), .CSEL(DX[3]) );
    CS_MUXCO_PRIM MUXCO_4 ( .AIN(CA[4]), .CIN(\MUXCO_3|COUT_net ), .COUT(
        \MUXCO_4|COUT_net ), .CSEL(DX[4]) );
    CS_MUXCO_PRIM MUXCO_5 ( .AIN(CA[5]), .CIN(\MUXCO_4|COUT_net ), .COUT(
        \MUXCO_5|COUT_net ), .CSEL(DX[5]) );
    CS_MUXCO_PRIM MUXCO_6 ( .AIN(CA[6]), .CIN(\MUXCO_5|COUT_net ), .COUT(
        \MUXCO_6|COUT_net ), .CSEL(DX[6]) );
    CS_MUXCO_PRIM MUXCO_7 ( .AIN(CA[7]), .CIN(\MUXCO_6|COUT_net ), .COUT(CO), 
        .CSEL(DX[7]) );
    CS_XORCI_PRIM XORCI_0 ( .CIN(CI), .DIN(DX[0]), .SUM(SUM[0]) );
    CS_XORCI_PRIM XORCI_1 ( .CIN(\MUXCO_0|COUT_net ), .DIN(DX[1]), .SUM(SUM[1]) );
    CS_XORCI_PRIM XORCI_2 ( .CIN(\MUXCO_1|COUT_net ), .DIN(DX[2]), .SUM(SUM[2]) );
    CS_XORCI_PRIM XORCI_3 ( .CIN(\MUXCO_2|COUT_net ), .DIN(DX[3]), .SUM(SUM[3]) );
    CS_XORCI_PRIM XORCI_4 ( .CIN(\MUXCO_3|COUT_net ), .DIN(DX[4]), .SUM(SUM[4]) );
    CS_XORCI_PRIM XORCI_5 ( .CIN(\MUXCO_4|COUT_net ), .DIN(DX[5]), .SUM(SUM[5]) );
    CS_XORCI_PRIM XORCI_6 ( .CIN(\MUXCO_5|COUT_net ), .DIN(DX[6]), .SUM(SUM[6]) );
    CS_XORCI_PRIM XORCI_7 ( .CIN(\MUXCO_6|COUT_net ), .DIN(DX[7]), .SUM(SUM[7]) );
endmodule
