Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/2025_4J/pwm/tb_pwm_control_isim_beh.exe -prj C:/2025_4J/pwm/tb_pwm_control_beh.prj work.tb_pwm_control 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/2025_4J/pwm/pwm.vhd" into library work
Parsing VHDL file "C:/2025_4J/pwm/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity pwm_control [pwm_control_default]
Compiling architecture behavior of entity tb_pwm_control
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/2025_4J/pwm/tb_pwm_control_isim_beh.exe
Fuse Memory Usage: 34716 KB
Fuse CPU Usage: 421 ms
