// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3SL340F1760I4 Package FBGA1760
// 

//
// This file contains Slow Corner delays for the design using part EP3SL340F1760I4,
// with speed grade 4, core voltage 1.1V, and temperature 100 Celsius
//

// 
// This SDF file should be used for PrimeTime (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "InstMem")
  (DATE "11/23/2009 00:16:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (787:792:792) (595:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2671:2811:2811) (2292:2412:2412))
        (IOPATH i o (2481:2699:2699) (2444:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2887:3038:3038) (2541:2674:2674))
        (IOPATH i o (2500:2718:2718) (2484:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3736:3932:3932) (3302:3475:3475))
        (IOPATH i o (2470:2688:2688) (2454:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4876:5132:5132) (4486:4721:4721))
        (IOPATH i o (2431:2616:2616) (2428:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2655:2794:2794) (2334:2457:2457))
        (IOPATH i o (2471:2689:2689) (2434:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4944:5203:5203) (4570:4809:4809))
        (IOPATH i o (2382:2567:2567) (2354:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3649:3840:3840) (3196:3363:3363))
        (IOPATH i o (2461:2679:2679) (2424:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2863:3013:3013) (2544:2677:2677))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5254:5529:5529) (4802:5053:5053))
        (IOPATH i o (2332:2517:2517) (2304:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4917:5174:5174) (4456:4689:4689))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2956:3110:3110) (2605:2742:2742))
        (IOPATH i o (2410:2595:2595) (2394:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4854:5108:5108) (4405:4636:4636))
        (IOPATH i o (2372:2557:2557) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2665:2804:2804) (2291:2411:2411))
        (IOPATH i o (2500:2718:2718) (2484:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4900:5157:5157) (4541:4779:4779))
        (IOPATH i o (2372:2557:2557) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4804:5056:5056) (4436:4668:4668))
        (IOPATH i o (2339:2524:2524) (2314:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5481:5768:5768) (5020:5283:5283))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2332:2454:2454) (2081:2190:2190))
        (IOPATH i o (2420:2605:2605) (2404:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4805:5056:5056) (4345:4573:4573))
        (IOPATH i o (2382:2567:2567) (2354:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2832:2980:2980) (2509:2640:2640))
        (IOPATH i o (2481:2699:2699) (2444:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4541:4779:4779) (4179:4398:4398))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3065:3225:3225) (2756:2900:2900))
        (IOPATH i o (2481:2699:2699) (2444:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2844:2993:2993) (2513:2645:2645))
        (IOPATH i o (2500:2718:2718) (2484:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3186:3353:3353) (2803:2949:2949))
        (IOPATH i o (2490:2708:2708) (2474:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4731:4979:4979) (4300:4526:4526))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4613:4854:4854) (4279:4504:4504))
        (IOPATH i o (2382:2567:2567) (2354:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3182:3348:3348) (2761:2905:2905))
        (IOPATH i o (2500:2718:2718) (2484:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2994:3151:3151) (2657:2797:2797))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4993:5254:5254) (4534:4772:4772))
        (IOPATH i o (2431:2616:2616) (2428:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5344:5623:5623) (4923:5181:5181))
        (IOPATH i o (2372:2557:2557) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2730:2873:2873) (2440:2567:2567))
        (IOPATH i o (2500:2718:2718) (2484:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2543:2676:2676) (2240:2357:2357))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3352:3528:3528) (2947:3101:3101))
        (IOPATH i o (2491:2709:2709) (2454:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3418:3597:3597) (3062:3223:3223))
        (IOPATH i o (2410:2595:2595) (2394:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5162:5432:5432) (4671:4915:4915))
        (IOPATH i o (2382:2567:2567) (2354:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4950:5209:5209) (4560:4799:4799))
        (IOPATH i o (2349:2534:2534) (2324:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3248:3419:3419) (2827:2975:2975))
        (IOPATH i o (2490:2708:2708) (2474:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2829:2977:2977) (2447:2575:2575))
        (IOPATH i o (2400:2585:2585) (2384:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4844:5097:5097) (4426:4658:4658))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4753:5002:5002) (4383:4613:4613))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4938:5197:5197) (4518:4754:4754))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5090:5357:5357) (4635:4878:4878))
        (IOPATH i o (2372:2557:2557) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4779:5029:5029) (4390:4620:4620))
        (IOPATH i o (2441:2626:2626) (2438:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2466:2595:2595) (2195:2310:2310))
        (IOPATH i o (2410:2595:2595) (2394:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3021:3179:3179) (2584:2719:2719))
        (IOPATH i o (2400:2585:2585) (2384:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4854:5108:5108) (4509:4745:4745))
        (IOPATH i o (2322:2507:2507) (2294:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3306:3479:3479) (2864:3014:3014))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2779:2924:2924) (2393:2518:2518))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2927:3080:3080) (2630:2768:2768))
        (IOPATH i o (2431:2616:2616) (2428:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5111:5379:5379) (4670:4914:4914))
        (IOPATH i o (2322:2507:2507) (2294:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3251:3422:3422) (2807:2954:2954))
        (IOPATH i o (2410:2595:2595) (2394:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3181:3348:3348) (2787:2933:2933))
        (IOPATH i o (2481:2699:2699) (2444:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3209:3376:3376) (2929:3082:3082))
        (IOPATH i o (2410:2595:2595) (2394:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4809:5061:5061) (4348:4576:4576))
        (IOPATH i o (2372:2557:2557) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2403:2529:2529) (2066:2174:2174))
        (IOPATH i o (2451:2669:2669) (2414:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2949:3104:3104) (2696:2837:2837))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2952:3106:3106) (2540:2673:2673))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5400:5683:5683) (4919:5177:5177))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5055:5319:5319) (4635:4878:4878))
        (IOPATH i o (2339:2524:2524) (2314:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5059:5324:5324) (4576:4816:4816))
        (IOPATH i o (2369:2554:2554) (2342:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2663:2802:2802) (2477:2606:2606))
        (IOPATH i o (2349:2534:2534) (2324:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2856:3006:3006) (2452:2581:2581))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2565:2699:2699) (2218:2334:2334))
        (IOPATH i o (2451:2669:2669) (2414:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2853:3002:3002) (2617:2754:2754))
        (IOPATH i o (2441:2626:2626) (2438:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2415:2541:2541) (2169:2282:2282))
        (IOPATH i o (2381:2566:2566) (2344:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "AND1")
    (INSTANCE CLK\~inputclkctrl.and_inst)
    (DELAY
      (ABSOLUTE
        (PORT IN1 (446:456:456) (472:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (797:802:802) (605:611:611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (745:750:750) (562:568:568))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (797:802:802) (605:611:611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (787:792:792) (595:601:601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (725:730:730) (542:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (616:658:658) (545:581:581))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (624:667:667) (551:587:587))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (617:659:659) (565:603:603))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (617:659:659) (565:603:603))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (617:659:659) (565:603:603))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (617:659:659) (565:603:603))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (617:659:659) (565:603:603))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (617:659:659) (565:603:603))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2745:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (635:678:678) (578:617:617))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2704:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (657:706:706) (583:634:634))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2704:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (665:715:715) (589:640:640))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2704:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (657:706:706) (583:634:634))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2704:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (665:715:715) (589:640:640))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2704:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (657:706:706) (583:634:634))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2910:2910) (2682:2807:2807))
        (PORT ena (568:682:682) (490:622:622))
        (PORT datain (438:466:466) (408:436:436))
        (IOPATH (posedge clk) q (87:87:87) (87:87:87))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (81:81:81) (77:77:77))
      (SETUPHOLD datain (posedge clk) (81:81:81) (77:77:77))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2924:2924) (2628:2787:2787))
        (PORT ena (473:665:665) (453:621:621))
        (PORT datain (6746:7189:7189) (6320:6742:6742))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2924:2924) (2628:2787:2787))
        (PORT ena (473:665:665) (453:621:621))
        (PORT datain (6911:7362:7362) (6554:6988:6988))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2924:2924) (2628:2787:2787))
        (PORT ena (473:665:665) (453:621:621))
        (PORT datain (6324:6745:6745) (5958:6362:6362))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2924:2924) (2628:2787:2787))
        (PORT ena (473:665:665) (453:621:621))
        (PORT datain (6366:6789:6789) (6003:6409:6409))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2924:2924) (2628:2787:2787))
        (PORT ena (473:665:665) (453:621:621))
        (PORT datain (6781:7226:7226) (6408:6835:6835))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portb_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2860:2860) (2531:2761:2761))
        (PORT datain (391:415:415) (406:431:431))
        (IOPATH (posedge clk) q (87:87:87) (87:87:87))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD datain (posedge clk) (81:81:81) (77:77:77))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_32)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_33)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_34)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_35)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2864:2864) (2565:2743:2743))
        (IOPATH (posedge clk) q (146:150:150) (169:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (916:974:974) (814:864:864))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (916:974:974) (814:864:864))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (916:974:974) (814:864:864))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (916:974:974) (814:864:864))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (916:974:974) (814:864:864))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (916:974:974) (814:864:864))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (935:993:993) (828:879:879))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6771:7204:7204) (6349:6763:6763))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6647:7074:7074) (6291:6702:6702))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6496:6915:6915) (6076:6475:6475))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6686:7115:7115) (6253:6662:6662))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6829:7266:7266) (6452:6871:6871))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2910:2910) (2683:2807:2807))
        (PORT ena (517:659:659) (497:581:581))
        (PORT datain (438:466:466) (408:436:436))
        (IOPATH (posedge clk) q (87:87:87) (87:87:87))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (81:81:81) (77:77:77))
      (SETUPHOLD datain (posedge clk) (81:81:81) (77:77:77))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_porta_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2910:2910) (2683:2807:2807))
        (PORT ena (517:659:659) (497:581:581))
        (PORT datain (391:417:417) (409:436:436))
        (IOPATH (posedge clk) q (87:87:87) (87:87:87))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (81:81:81) (77:77:77))
      (SETUPHOLD datain (posedge clk) (81:81:81) (77:77:77))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (880:936:936) (788:837:837))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (880:936:936) (788:837:837))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (880:936:936) (788:837:837))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (880:936:936) (788:837:837))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (880:936:936) (788:837:837))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (880:936:936) (788:837:837))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (891:948:948) (795:845:845))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (891:948:948) (795:845:845))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:3083:3083) (2746:2931:2931))
        (PORT ena (763:816:816) (706:823:823))
        (PORT datain (913:971:971) (811:861:861))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (66:66:66))
      (SETUPHOLD datain (posedge clk) (79:79:79) (66:66:66))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6740:7171:7171) (6315:6727:6727))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6456:6872:6872) (6121:6523:6523))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6527:6947:6947) (6111:6512:6512))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6518:6938:6938) (6105:6506:6506))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2946:2946) (2705:2836:2836))
        (PORT ena (676:670:670) (615:718:718))
        (PORT datain (6853:7291:7291) (6465:6886:6886))
        (IOPATH (posedge clk) regout (121:121:121) (121:121:121))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (89:89:89) (92:92:92))
      (SETUPHOLD datain (posedge clk) (89:89:89) (92:92:92))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2910:2910) (2683:2807:2807))
        (PORT ena (517:659:659) (497:581:581))
        (PORT datain (438:466:466) (408:436:436))
        (IOPATH (posedge clk) q (87:87:87) (87:87:87))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (81:81:81) (77:77:77))
      (SETUPHOLD datain (posedge clk) (81:81:81) (77:77:77))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2910:2910) (2683:2807:2807))
        (PORT ena (517:659:659) (497:581:581))
        (PORT datain (391:417:417) (409:436:436))
        (IOPATH (posedge clk) q (87:87:87) (87:87:87))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (81:81:81) (77:77:77))
      (SETUPHOLD datain (posedge clk) (81:81:81) (77:77:77))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2873:2873) (2562:2733:2733))
        (IOPATH (posedge clk) q (146:150:150) (170:175:175))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (123:123:123) (72:72:72))
      (SETUPHOLD datain (posedge clk) (123:123:123) (72:72:72))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (50:50:50))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (772:776:776) (580:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (752:756:756) (560:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (725:730:730) (542:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (617:617:617) (431:431:431))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (772:776:776) (580:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (752:756:756) (560:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (597:597:597) (411:411:411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (775:780:780) (592:598:598))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (775:780:780) (592:598:598))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (772:776:776) (580:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (577:577:577) (391:391:391))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (772:776:776) (580:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (752:756:756) (560:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (735:740:740) (552:558:558))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (755:760:760) (572:578:578))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (619:619:619) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (629:629:629) (434:434:434))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (762:766:766) (570:574:574))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (732:736:736) (540:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (597:597:597) (411:411:411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (745:750:750) (562:568:568))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (609:609:609) (414:414:414))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (607:607:607) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (725:730:730) (542:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (785:790:790) (602:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (607:607:607) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (597:597:597) (411:411:411))
      )
    )
  )
)
