{"Source Block": ["oh/common/hdl/oh_delay.v@18:30@HdlStmFor", "      \n   genvar \t    i;\n   generate\n      always @ (posedge clk)\n\tsync_pipe[0]<=in[DW-1:0];\n      for(i=1;i<N;i=i+1)\n        always @ (posedge clk)\n\t  sync_pipe[i]<=sync_pipe[i-1];\n   endgenerate\n\n   assign out[DW-1:0] = sync_pipe[N-1];\n   \nendmodule // oh_delay\n"], "Clone Blocks": [["oh/common/hdl/oh_delay.v@14:24", "    output [DW-1:0] out // output\n    );\n\n   reg [DW-1:0]     sync_pipe[N-1:0];\n      \n   genvar \t    i;\n   generate\n      always @ (posedge clk)\n\tsync_pipe[0]<=in[DW-1:0];\n      for(i=1;i<N;i=i+1)\n        always @ (posedge clk)\n"], ["oh/common/hdl/oh_delay.v@16:27", "\n   reg [DW-1:0]     sync_pipe[N-1:0];\n      \n   genvar \t    i;\n   generate\n      always @ (posedge clk)\n\tsync_pipe[0]<=in[DW-1:0];\n      for(i=1;i<N;i=i+1)\n        always @ (posedge clk)\n\t  sync_pipe[i]<=sync_pipe[i-1];\n   endgenerate\n\n"]], "Diff Content": {"Delete": [[23, "      for(i=1;i<N;i=i+1)\n"], [24, "        always @ (posedge clk)\n"], [25, "\t  sync_pipe[i]<=sync_pipe[i-1];\n"]], "Add": [[25, "      for(i=1;i<N;i=i+1) begin: gen_pipe\n"], [25, "         always @ (posedge clk)\n"], [25, "\t   sync_pipe[i]<=sync_pipe[i-1];\n"], [25, "      end\n"]]}}