Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 11 14:47:46 2022
| Host         : LAPTOP-YUXUN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3382)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (762)
5. checking no_input_delay (17)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3382)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: col[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: col[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: col[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: col[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: row[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: row[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: row[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: row[3] (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[0]/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[1]_rep__8/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[2]_rep/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[3]_rep__9/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[4]_rep__7/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[5]_rep/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[6]/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: lfsr_inst/out_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: music_inst/audio_inst/btSpeedGen/PWM_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: op2/signal_single_pulse_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[32]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[33]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[34]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[35]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[36]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[37]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[38]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[39]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[40]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[41]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[42]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[43]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[44]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[45]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[46]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[50]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[51]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[52]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[53]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[54]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[55]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[56]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[78]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[79]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[80]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sudoku_solver_inst/board_blank_reg[9]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: vga_top_inst/clock_vga_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (762)
--------------------------------------------------
 There are 762 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.039        0.000                      0                 1937        0.152        0.000                      0                 1937        4.500        0.000                       0                   843  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.039        0.000                      0                 1871        0.152        0.000                      0                 1871        4.500        0.000                       0                   843  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.237        0.000                      0                   66        0.402        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.456ns (5.452%)  route 7.908ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.908    13.444    lfsr_inst/op_reset
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.427    14.768    lfsr_inst/clk_IBUF_BUFG
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[2]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X35Y66         FDSE (Setup_fdse_C_S)       -0.429    14.483    lfsr_inst/out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.456ns (5.452%)  route 7.908ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.908    13.444    lfsr_inst/op_reset
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.427    14.768    lfsr_inst/clk_IBUF_BUFG
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[3]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X35Y66         FDSE (Setup_fdse_C_S)       -0.429    14.483    lfsr_inst/out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[5]_rep/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.456ns (5.452%)  route 7.908ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.908    13.444    lfsr_inst/op_reset
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[5]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.427    14.768    lfsr_inst/clk_IBUF_BUFG
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[5]_rep/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X35Y66         FDSE (Setup_fdse_C_S)       -0.429    14.483    lfsr_inst/out_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.456ns (5.452%)  route 7.908ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.908    13.444    lfsr_inst/op_reset
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.427    14.768    lfsr_inst/clk_IBUF_BUFG
    SLICE_X35Y66         FDSE                                         r  lfsr_inst/out_reg[7]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X35Y66         FDSE (Setup_fdse_C_S)       -0.429    14.483    lfsr_inst/out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[2]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.456ns (5.467%)  route 7.885ns (94.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.885    13.421    lfsr_inst/op_reset
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[2]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.430    14.771    lfsr_inst/clk_IBUF_BUFG
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[2]_rep__1/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X33Y63         FDSE (Setup_fdse_C_S)       -0.429    14.486    lfsr_inst/out_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[3]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.456ns (5.467%)  route 7.885ns (94.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.885    13.421    lfsr_inst/op_reset
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[3]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.430    14.771    lfsr_inst/clk_IBUF_BUFG
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[3]_rep__2/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X33Y63         FDSE (Setup_fdse_C_S)       -0.429    14.486    lfsr_inst/out_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[5]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.456ns (5.467%)  route 7.885ns (94.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         7.885    13.421    lfsr_inst/op_reset
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[5]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.430    14.771    lfsr_inst/clk_IBUF_BUFG
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[5]_rep__2/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X33Y63         FDSE (Setup_fdse_C_S)       -0.429    14.486    lfsr_inst/out_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 op1/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sudoku_solver_inst/board_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 0.704ns (8.052%)  route 8.039ns (91.948%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.637     5.158    op1/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  op1/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  op1/signal_single_pulse_reg/Q
                         net (fo=488, routed)         3.212     8.827    op1/op_start
    SLICE_X6Y56          LUT3 (Prop_lut3_I1_O)        0.124     8.951 r  op1/board[127]_i_3/O
                         net (fo=128, routed)         4.827    13.777    op1/board[127]_i_3_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.901 r  op1/board[5]_i_1/O
                         net (fo=1, routed)           0.000    13.901    sudoku_solver_inst/board_reg[323]_0[5]
    SLICE_X40Y47         FDRE                                         r  sudoku_solver_inst/board_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.448    14.789    sudoku_solver_inst/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  sudoku_solver_inst/board_reg[5]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.029    14.971    sudoku_solver_inst/board_reg[5]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 op1/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sudoku_solver_inst/board_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 0.704ns (8.059%)  route 8.032ns (91.941%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.637     5.158    op1/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  op1/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  op1/signal_single_pulse_reg/Q
                         net (fo=488, routed)         3.212     8.827    op1/op_start
    SLICE_X6Y56          LUT3 (Prop_lut3_I1_O)        0.124     8.951 r  op1/board[127]_i_3/O
                         net (fo=128, routed)         4.819    13.770    op1/board[127]_i_3_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.894 r  op1/board[6]_i_1/O
                         net (fo=1, routed)           0.000    13.894    sudoku_solver_inst/board_reg[323]_0[6]
    SLICE_X40Y47         FDRE                                         r  sudoku_solver_inst/board_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.448    14.789    sudoku_solver_inst/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  sudoku_solver_inst/board_reg[6]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.031    14.973    sudoku_solver_inst/board_reg[6]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 op1/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sudoku_solver_inst/board_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 0.704ns (8.068%)  route 8.022ns (91.932%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.637     5.158    op1/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  op1/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  op1/signal_single_pulse_reg/Q
                         net (fo=488, routed)         3.212     8.827    op1/op_start
    SLICE_X6Y56          LUT3 (Prop_lut3_I1_O)        0.124     8.951 r  op1/board[127]_i_3/O
                         net (fo=128, routed)         4.810    13.761    op1/board[127]_i_3_n_0
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.885 r  op1/board[0]_i_1/O
                         net (fo=1, routed)           0.000    13.885    sudoku_solver_inst/board_reg[323]_0[0]
    SLICE_X45Y47         FDRE                                         r  sudoku_solver_inst/board_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.449    14.790    sudoku_solver_inst/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  sudoku_solver_inst/board_reg[0]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.032    14.975    sudoku_solver_inst/board_reg[0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  1.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lfsr_inst/out_reg[1]_rep__5/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.079%)  route 0.317ns (65.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.557     1.440    lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y63         FDSE                                         r  lfsr_inst/out_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDSE (Prop_fdse_C_Q)         0.164     1.604 r  lfsr_inst/out_reg[1]_rep__5/Q
                         net (fo=119, routed)         0.317     1.921    lfsr_inst/out_reg[1]_rep__5_0
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.824     1.952    lfsr_inst/clk_IBUF_BUFG
    SLICE_X33Y63         FDSE                                         r  lfsr_inst/out_reg[2]_rep__1/C
                         clock pessimism             -0.249     1.703    
    SLICE_X33Y63         FDSE (Hold_fdse_C_D)         0.066     1.769    lfsr_inst/out_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 op1/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sudoku_solver_inst/board_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.211%)  route 0.358ns (65.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.594     1.477    op1/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  op1/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  op1/signal_single_pulse_reg/Q
                         net (fo=488, routed)         0.358     1.976    op1/op_start
    SLICE_X6Y53          LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  op1/board[247]_i_2/O
                         net (fo=1, routed)           0.000     2.021    sudoku_solver_inst/board_reg[323]_0[247]
    SLICE_X6Y53          FDRE                                         r  sudoku_solver_inst/board_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.861     1.989    sudoku_solver_inst/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  sudoku_solver_inst/board_reg[247]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.121     1.866    sudoku_solver_inst/board_reg[247]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 op1/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sudoku_solver_inst/board_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.085%)  route 0.360ns (65.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.594     1.477    op1/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  op1/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  op1/signal_single_pulse_reg/Q
                         net (fo=488, routed)         0.360     1.978    op1/op_start
    SLICE_X6Y53          LUT6 (Prop_lut6_I3_O)        0.045     2.023 r  op1/board[245]_i_1/O
                         net (fo=1, routed)           0.000     2.023    sudoku_solver_inst/board_reg[323]_0[245]
    SLICE_X6Y53          FDRE                                         r  sudoku_solver_inst/board_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.861     1.989    sudoku_solver_inst/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  sudoku_solver_inst/board_reg[245]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.120     1.865    sudoku_solver_inst/board_reg[245]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 lfsr_inst/out_reg[5]_rep__9/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[6]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.558%)  route 0.092ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.558     1.441    lfsr_inst/clk_IBUF_BUFG
    SLICE_X40Y62         FDSE                                         r  lfsr_inst/out_reg[5]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  lfsr_inst/out_reg[5]_rep__9/Q
                         net (fo=9, routed)           0.092     1.674    lfsr_inst/D[2]
    SLICE_X40Y62         FDSE                                         r  lfsr_inst/out_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.827     1.954    lfsr_inst/clk_IBUF_BUFG
    SLICE_X40Y62         FDSE                                         r  lfsr_inst/out_reg[6]_rep__1/C
                         clock pessimism             -0.513     1.441    
    SLICE_X40Y62         FDSE (Hold_fdse_C_D)         0.075     1.516    lfsr_inst/out_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.562%)  route 0.078ns (29.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.591     1.474    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count_reg[7]/Q
                         net (fo=6, routed)           0.078     1.693    mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count_reg[7]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  mouse_inst/MC1/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.738    mouse_inst/MC1/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.860     1.987    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.579    mouse_inst/MC1/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.585     1.468    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/Q
                         net (fo=6, routed)           0.114     1.723    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[10]
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.768 r  mouse_inst/MC1/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.768    mouse_inst/MC1/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.854     1.981    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120     1.602    mouse_inst/MC1/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.787%)  route 0.103ns (42.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.585     1.468    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.103     1.712    mouse_inst/MC1/Inst_Ps2Interface/load_tx_data
    SLICE_X0Y28          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.854     1.981    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.075     1.543    mouse_inst/MC1/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.011%)  route 0.125ns (46.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.588     1.471    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.125     1.737    mouse_inst/MC1/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X2Y31          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.857     1.984    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.076     1.561    mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.583     1.466    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mouse_inst/MC1/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.100     1.707    mouse_inst/MC1/Inst_Ps2Interface/delay_100us_done
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.752 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.752    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.851     1.978    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.091     1.570    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lfsr_inst/out_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_inst/out_reg[2]_rep__4/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.164ns (66.182%)  route 0.084ns (33.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.557     1.440    lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y63         FDSE                                         r  lfsr_inst/out_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDSE (Prop_fdse_C_Q)         0.164     1.604 r  lfsr_inst/out_reg[1]_rep__2/Q
                         net (fo=119, routed)         0.084     1.688    lfsr_inst/out_reg[1]_rep__2_0
    SLICE_X38Y63         FDSE                                         r  lfsr_inst/out_reg[2]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.824     1.952    lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y63         FDSE                                         r  lfsr_inst/out_reg[2]_rep__4/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y63         FDSE (Hold_fdse_C_D)         0.060     1.500    lfsr_inst/out_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   db0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   db0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   db0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   db0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    db1/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    db1/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    db1/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    db1/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y0    music_inst/audio_inst/btSpeedGen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   sudoku_solver_inst/board_blank_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   sudoku_solver_inst/board_blank_reg[65]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   sudoku_solver_inst/board_blank_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   sudoku_solver_inst/board_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   sudoku_solver_inst/board_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   sudoku_solver_inst/board_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   sudoku_solver_inst/board_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   sudoku_solver_inst/board_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   sudoku_solver_inst/board_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   sudoku_solver_inst/board_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   db0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   db0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   db0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   db0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    db1/DFF_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y66   lfsr_inst/out_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   lfsr_inst/out_reg[2]_rep__3/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y66   lfsr_inst/out_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   lfsr_inst/out_reg[3]_rep__0/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   lfsr_inst/out_reg[3]_rep__1/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.143%)  route 2.768ns (85.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.768     8.304    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y1          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y1          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[4]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.143%)  route 2.768ns (85.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.768     8.304    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y1          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y1          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[5]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.143%)  route 2.768ns (85.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.768     8.304    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y1          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y1          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[6]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.143%)  route 2.768ns (85.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.768     8.304    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y1          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y1          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[7]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/PWM_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.456ns (14.298%)  route 2.733ns (85.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.733     8.270    music_inst/audio_inst/toneGen/op_reset
    SLICE_X51Y9          FDCE                                         f  music_inst/audio_inst/toneGen/PWM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.450    14.791    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X51Y9          FDCE                                         r  music_inst/audio_inst/toneGen/PWM_reg/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X51Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.539    music_inst/audio_inst/toneGen/PWM_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.719     8.255    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y2          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[10]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.719     8.255    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y2          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[11]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.719     8.255    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y2          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[8]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.719     8.255    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y2          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.453    14.794    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[9]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X55Y2          FDCE (Recov_fdce_C_CLR)     -0.405    14.542    music_inst/audio_inst/btSpeedGen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/btSpeedGen/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.456ns (15.797%)  route 2.431ns (84.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.559     5.080    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         2.431     7.967    music_inst/audio_inst/btSpeedGen/op_reset
    SLICE_X55Y3          FDCE                                         f  music_inst/audio_inst/btSpeedGen/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         1.452    14.793    music_inst/audio_inst/btSpeedGen/clk_IBUF_BUFG
    SLICE_X55Y3          FDCE                                         r  music_inst/audio_inst/btSpeedGen/count_reg[12]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X55Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.541    music_inst/audio_inst/btSpeedGen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.280%)  route 0.465ns (76.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.465     2.048    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y11         FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.835     1.962    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[28]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    music_inst/audio_inst/toneGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.280%)  route 0.465ns (76.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.465     2.048    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y11         FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.835     1.962    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[29]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    music_inst/audio_inst/toneGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.280%)  route 0.465ns (76.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.465     2.048    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y11         FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.835     1.962    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[30]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    music_inst/audio_inst/toneGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.280%)  route 0.465ns (76.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.465     2.048    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y11         FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.835     1.962    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[31]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    music_inst/audio_inst/toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (18.994%)  route 0.601ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.601     2.184    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y9          FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.836     1.963    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y9          FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[20]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.647    music_inst/audio_inst/toneGen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (18.994%)  route 0.601ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.601     2.184    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y9          FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.836     1.963    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y9          FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[21]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.647    music_inst/audio_inst/toneGen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (18.994%)  route 0.601ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.601     2.184    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y9          FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.836     1.963    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y9          FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[22]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.647    music_inst/audio_inst/toneGen/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (18.994%)  route 0.601ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.601     2.184    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y9          FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.836     1.963    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y9          FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[23]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.647    music_inst/audio_inst/toneGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.933%)  route 0.604ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.604     2.187    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y10         FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.835     1.962    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y10         FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[24]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    music_inst/audio_inst/toneGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 op0/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/audio_inst/toneGen/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.933%)  route 0.604ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.559     1.442    op0/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  op0/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  op0/signal_single_pulse_reg/Q
                         net (fo=568, routed)         0.604     2.187    music_inst/audio_inst/toneGen/op_reset
    SLICE_X52Y10         FDCE                                         f  music_inst/audio_inst/toneGen/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=842, routed)         0.835     1.962    music_inst/audio_inst/toneGen/clk_IBUF_BUFG
    SLICE_X52Y10         FDCE                                         r  music_inst/audio_inst/toneGen/count_reg[25]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X52Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    music_inst/audio_inst/toneGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.541    





