{:input (genetic.crossover/dumb-crossover 629618226 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_:missing_11 , \\wire1_10_:missing , \\wire:missing_edge , wire3_23, wire4_18, \\wire8_23_:missing , \\wire22_31_33_:missing , wire24_39);\n  wire \\:missing_edge ;\n  input \\wire0_10_:missing_11 ;\n  wire \\wire0_10_:missing_11 ;\n  wire \\wire10_:missing ;\n  wire wire12_13_14_15;\n  wire wire12_13_14_31;\n  wire wire12_18;\n  wire wire18_15;\n  wire \\wire18_17_:missing_21 ;\n  wire \\wire18_31_33_:missing ;\n  wire wire18_34;\n  wire wire18_38;\n  wire \\wire18_:missing_11 ;\n  input \\wire1_10_:missing ;\n  wire \\wire1_10_:missing ;\n  wire wire20;\n  input \\wire22_31_33_:missing ;\n  wire \\wire22_31_33_:missing ;\n  wire \\wire23_32_:missing ;\n  output wire24_39;\n  wire wire24_39;\n  wire wire26_23;\n  wire wire26_34;\n  wire \\wire27_23_:missing ;\n  wire \\wire27_:missing ;\n  wire \\wire28_:missing ;\n  wire wire29_35;\n  wire \\wire29_:missing ;\n  wire \\wire30_23_:missing ;\n  wire wire30_40;\n  wire wire31_32;\n  wire wire32_37;\n  wire \\wire34_:missing ;\n  wire \\wire36_:missing ;\n  wire wire39_23;\n  output wire3_23;\n  wire wire3_23;\n  output wire4_18;\n  wire wire4_18;\n  wire wire5_16_19_20;\n  wire wire6;\n  wire wire7_11;\n  input \\wire8_23_:missing ;\n  wire \\wire8_23_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_35_36_31 ;\n  wire \\wire:missing_35_36_37 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_11;\n  assign \\wire:missing_edge  = 2'hx >> \\wire18_17_:missing_21 ;\n  assign wire26_34 = 2'h1 >> wire26_23;\n  assign \\wire27_:missing  = 2'h1 >> \\wire27_23_:missing ;\n  assign \\wire28_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire29_:missing  = 2'h1 >> wire29_35;\n  assign \\wire8_:missing  = 2'h1 >> \\wire8_23_:missing ;\n  assign wire30_40 = 2'h1 >> \\wire30_23_:missing ;\n  assign wire12_13_14_31 = 4'h6 >> { \\wire22_31_33_:missing , \\wire18_31_33_:missing  };\n  assign wire32_37 = 4'h4 >> { \\wire23_32_:missing , wire31_32 };\n  assign \\wire:missing_33  = 4'h8 >> { \\wire22_31_33_:missing , \\wire18_31_33_:missing  };\n  assign \\wire34_:missing  = 4'h8 >> { wire26_34, wire18_34 };\n  assign wire29_35 = 4'h8 >> { \\wire:missing_35_36_31 , \\wire:missing_35_36_37  };\n  assign \\wire36_:missing  = 4'h8 >> { \\wire:missing_35_36_31 , \\wire:missing_35_36_37  };\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 4'h4 >> { \\wire1_10_:missing , \\wire0_10_:missing_11  };\n  assign wire7_11 = 4'h8 >> { \\wire18_:missing_11 , \\wire0_10_:missing_11  };\n  assign wire12_18 = 4'h4 >> { wire12_13_14_31, wire12_13_14_15 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire12_13_14_31, wire12_13_14_15 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire12_13_14_31, wire12_13_14_15 };\n  assign wire5_16_19_20 = 1'h0;\n  assign wire6 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire30_40;\n  assign wire24_39 = wire39_23;\n  assign \\wire:missing_edge  = wire18_38;\n  assign \\wire:missing_35_36_37  = wire32_37;\n  assign wire20 = wire5_16_19_20;\n  assign \\wire:missing_edge  = wire5_16_19_20;\n  assign wire4_18 = wire12_18;\n  assign \\wire:missing_17  = \\wire18_17_:missing_21 ;\n  assign \\wire:missing_edge  = wire5_16_19_20;\n  assign wire12_13_14_15 = wire18_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:3.1-89.10\" *)\nmodule postsynth(\\wire0_10_:missing_11 , \\wire1_10_:missing , \\wire:missing_edge , wire3_23, wire4_18, \\wire8_23_:missing , \\wire22_31_33_:missing , wire24_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:5.9-5.30\" *)\n  input \\wire0_10_:missing_11 ;\n  wire \\wire0_10_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:8.8-8.23\" *)\n  wire wire12_13_14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:9.8-9.23\" *)\n  wire wire12_13_14_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:10.8-10.17\" *)\n  wire wire12_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:11.8-11.17\" *)\n  wire wire18_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:13.8-13.30\" *)\n  wire \\wire18_31_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:15.8-15.17\" *)\n  wire wire18_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:17.9-17.27\" *)\n  input \\wire1_10_:missing ;\n  wire \\wire1_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:19.8-19.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:20.9-20.31\" *)\n  input \\wire22_31_33_:missing ;\n  wire \\wire22_31_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:23.10-23.19\" *)\n  output wire24_39;\n  wire wire24_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:29.8-29.24\" *)\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:33.8-33.17\" *)\n  wire wire30_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:38.8-38.17\" *)\n  wire wire39_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:39.10-39.18\" *)\n  output wire3_23;\n  wire wire3_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:41.10-41.18\" *)\n  output wire4_18;\n  wire wire4_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:43.8-43.22\" *)\n  wire wire5_16_19_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:44.8-44.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:46.9-46.27\" *)\n  input \\wire8_23_:missing ;\n  wire \\wire8_23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:49.8-49.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E997A582.v:54.9-54.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_13_14_15 = 1'hx;\n  assign wire12_13_14_31 = 1'hx;\n  assign wire12_18 = 1'hx;\n  assign wire18_15 = 1'hx;\n  assign \\wire18_31_33_:missing  = 1'hx;\n  assign wire18_38 = 1'h0;\n  assign wire20 = 1'h0;\n  assign wire24_39 = 1'hx;\n  assign \\wire28_:missing  = 1'h1;\n  assign wire30_40 = 1'h0;\n  assign wire39_23 = 1'hx;\n  assign wire3_23 = 1'hx;\n  assign wire4_18 = 1'hx;\n  assign wire5_16_19_20 = 1'h0;\n  assign wire6 = 1'h1;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:24:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv/src/top.v'.\nSBY  3:24:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] Copy '/tmp/fuzzmount2DDF5D8C/E997A582.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv/src/E997A582.v'.\nSBY  3:24:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] Copy '/tmp/fuzzmount2DDF5D8C/E997A582.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv/src/E997A582.post.v'.\nSBY  3:24:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: abc pdr\nSBY  3:24:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:74$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:74$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:63$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:63$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:75$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:75$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:57$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:57$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:56$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E997A582.v:56$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Wire presynth.\\wire24_39 is used but has no driver.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Wire presynth.\\wire12_13_14_15 is used but has no driver.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: Warning: Wire presynth.\\wire18_31_33_:missing is used but has no driver.\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] base: finished (returncode=0)\nSBY  3:24:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] aig: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY  3:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] aig: Warning: Wire presynth.\\wire24_39 is used but has no driver.\nSBY  3:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] aig: Warning: Wire presynth.\\wire12_13_14_15 is used but has no driver.\nSBY  3:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] aig: Warning: Wire presynth.\\wire18_31_33_:missing is used but has no driver.\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] aig: finished (returncode=0)\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: Warning: The network has no constraints.\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: finished (returncode=0)\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] engine_0: Status returned by engine: FAIL\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv'.\nSBY  3:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmplklg20jv] DONE (FAIL, rc=2)\n", :err ""}}}