module partsel_00305(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [1:31] x4;
  wire signed [4:27] x5;
  wire [3:28] x6;
  wire signed [24:2] x7;
  wire [5:29] x8;
  wire [1:27] x9;
  wire [28:6] x10;
  wire [27:4] x11;
  wire [27:7] x12;
  wire [0:31] x13;
  wire [31:5] x14;
  wire [26:2] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [3:28] p0 = 163420273;
  localparam [31:1] p1 = 342023639;
  localparam signed [24:4] p2 = 135447550;
  localparam [3:28] p3 = 497794825;
  assign x4 = p1[20];
  assign x5 = x2[6 + s3 -: 4];
  assign x6 = x5;
  assign x7 = {x6[30 + s3 -: 7], p1[19 +: 2]};
  assign x8 = x4[21 + s3 +: 1];
  assign x9 = p2[6 + s3];
  assign x10 = x8[8 + s0 +: 2];
  assign x11 = (x9[17] ^ {{((x8[12] + p2[21 + s1 -: 3]) + (x8[10 + s3] + (p1[16 -: 4] ^ x3))), {(p3 - x6), {(x6[16 -: 1] | x8[17 -: 3]), ((p1[7 + s1] ^ x10[20]) + x3)}}}, (p2[7 + s1] | p0[20 + s2 -: 7])});
  assign x12 = {{x3[8 + s0 +: 7], {{(x11[15 + s2] | p3[15 +: 3]), (x8 | x0[10 + s2 -: 4])}, ({2{((p3 & p2[0 + s2 -: 8]) + x6[17])}} ^ (!ctrl[0] && ctrl[2] || ctrl[2] ? p3[9 + s2 -: 6] : p3[11 +: 1]))}}, (!ctrl[3] && !ctrl[2] && ctrl[1] ? (p2 | x5[15 -: 2]) : (!ctrl[3] && ctrl[0] && ctrl[0] ? x8[12 + s0] : (p0[23 + s1 -: 5] - (((p0[17 + s0] | p3) ^ (p3[30 + s3 -: 5] - p2)) & ((p0[13 -: 2] | (((p0 - p1[18 -: 1]) & ((x3[15 + s1] + x6[8]) ^ p1[12 +: 2])) ^ x11[22 + s3 -: 7])) + p1)))))};
  assign x13 = (x10[17 + s2 +: 5] & x11[14]);
  assign x14 = ((p0 ^ x12[17 +: 2]) | x1[21 -: 1]);
  assign x15 = (x10[14 + s3] & (ctrl[3] || !ctrl[3] && !ctrl[1] ? x14[7 + s0 +: 2] : x12[11 +: 1]));
  assign y0 = p2[10 +: 3];
  assign y1 = x5[14 + s3 -: 7];
  assign y2 = x14[9 +: 2];
  assign y3 = (x6 | (p1[19 +: 3] ^ (ctrl[0] || !ctrl[1] || !ctrl[3] ? x4 : {(p0 ^ x10[6 + s0 -: 6]), x11[18 +: 1]})));
endmodule
