
centos-preinstalled/lsipc:     file format elf32-littlearm


Disassembly of section .init:

00011848 <.init>:
   11848:	push	{r3, lr}
   1184c:	bl	140cc <strspn@plt+0x2360>
   11850:	pop	{r3, pc}

Disassembly of section .plt:

00011854 <fdopen@plt-0x14>:
   11854:	push	{lr}		; (str lr, [sp, #-4]!)
   11858:	ldr	lr, [pc, #4]	; 11864 <fdopen@plt-0x4>
   1185c:	add	lr, pc, lr
   11860:	ldr	pc, [lr, #8]!
   11864:	muleq	r1, ip, r7

00011868 <fdopen@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #106496	; 0x1a000
   11870:	ldr	pc, [ip, #1948]!	; 0x79c

00011874 <calloc@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #106496	; 0x1a000
   1187c:	ldr	pc, [ip, #1940]!	; 0x794

00011880 <raise@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #106496	; 0x1a000
   11888:	ldr	pc, [ip, #1932]!	; 0x78c

0001188c <scols_line_set_data@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #106496	; 0x1a000
   11894:	ldr	pc, [ip, #1924]!	; 0x784

00011898 <scols_line_refer_data@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #106496	; 0x1a000
   118a0:	ldr	pc, [ip, #1916]!	; 0x77c

000118a4 <strcmp@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #106496	; 0x1a000
   118ac:	ldr	pc, [ip, #1908]!	; 0x774

000118b0 <strtol@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #106496	; 0x1a000
   118b8:	ldr	pc, [ip, #1900]!	; 0x76c

000118bc <getpwuid@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #106496	; 0x1a000
   118c4:	ldr	pc, [ip, #1892]!	; 0x764

000118c8 <strcspn@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #106496	; 0x1a000
   118d0:	ldr	pc, [ip, #1884]!	; 0x75c

000118d4 <scols_table_enable_noheadings@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #106496	; 0x1a000
   118dc:	ldr	pc, [ip, #1876]!	; 0x754

000118e0 <read@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #106496	; 0x1a000
   118e8:	ldr	pc, [ip, #1868]!	; 0x74c

000118ec <scols_table_new_column@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #106496	; 0x1a000
   118f4:	ldr	pc, [ip, #1860]!	; 0x744

000118f8 <scols_free_iter@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #106496	; 0x1a000
   11900:	ldr	pc, [ip, #1852]!	; 0x73c

00011904 <free@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #106496	; 0x1a000
   1190c:	ldr	pc, [ip, #1844]!	; 0x734

00011910 <fgets@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #106496	; 0x1a000
   11918:	ldr	pc, [ip, #1836]!	; 0x72c

0001191c <scols_table_enable_raw@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #106496	; 0x1a000
   11924:	ldr	pc, [ip, #1828]!	; 0x724

00011928 <ferror@plt>:
   11928:	add	ip, pc, #0, 12
   1192c:	add	ip, ip, #106496	; 0x1a000
   11930:	ldr	pc, [ip, #1820]!	; 0x71c

00011934 <__openat64_2@plt>:
   11934:	add	ip, pc, #0, 12
   11938:	add	ip, ip, #106496	; 0x1a000
   1193c:	ldr	pc, [ip, #1812]!	; 0x714

00011940 <_exit@plt>:
   11940:	add	ip, pc, #0, 12
   11944:	add	ip, ip, #106496	; 0x1a000
   11948:	ldr	pc, [ip, #1804]!	; 0x70c

0001194c <scols_table_set_column_separator@plt>:
   1194c:	add	ip, pc, #0, 12
   11950:	add	ip, ip, #106496	; 0x1a000
   11954:	ldr	pc, [ip, #1796]!	; 0x704

00011958 <__vsnprintf_chk@plt>:
   11958:	add	ip, pc, #0, 12
   1195c:	add	ip, ip, #106496	; 0x1a000
   11960:	ldr	pc, [ip, #1788]!	; 0x6fc

00011964 <memcpy@plt>:
   11964:	add	ip, pc, #0, 12
   11968:	add	ip, ip, #106496	; 0x1a000
   1196c:	ldr	pc, [ip, #1780]!	; 0x6f4

00011970 <__strtoull_internal@plt>:
   11970:	add	ip, pc, #0, 12
   11974:	add	ip, ip, #106496	; 0x1a000
   11978:	ldr	pc, [ip, #1772]!	; 0x6ec

0001197c <memcmp@plt>:
   1197c:	add	ip, pc, #0, 12
   11980:	add	ip, ip, #106496	; 0x1a000
   11984:	ldr	pc, [ip, #1764]!	; 0x6e4

00011988 <dcgettext@plt>:
   11988:	add	ip, pc, #0, 12
   1198c:	add	ip, ip, #106496	; 0x1a000
   11990:	ldr	pc, [ip, #1756]!	; 0x6dc

00011994 <__stack_chk_fail@plt>:
   11994:	add	ip, pc, #0, 12
   11998:	add	ip, ip, #106496	; 0x1a000
   1199c:	ldr	pc, [ip, #1748]!	; 0x6d4

000119a0 <msgctl@plt>:
   119a0:	add	ip, pc, #0, 12
   119a4:	add	ip, ip, #106496	; 0x1a000
   119a8:	ldr	pc, [ip, #1740]!	; 0x6cc

000119ac <localtime_r@plt>:
   119ac:	add	ip, pc, #0, 12
   119b0:	add	ip, ip, #106496	; 0x1a000
   119b4:	ldr	pc, [ip, #1732]!	; 0x6c4

000119b8 <textdomain@plt>:
   119b8:	add	ip, pc, #0, 12
   119bc:	add	ip, ip, #106496	; 0x1a000
   119c0:	ldr	pc, [ip, #1724]!	; 0x6bc

000119c4 <__strndup@plt>:
   119c4:	add	ip, pc, #0, 12
   119c8:	add	ip, ip, #106496	; 0x1a000
   119cc:	ldr	pc, [ip, #1716]!	; 0x6b4

000119d0 <err@plt>:
   119d0:	add	ip, pc, #0, 12
   119d4:	add	ip, ip, #106496	; 0x1a000
   119d8:	ldr	pc, [ip, #1708]!	; 0x6ac

000119dc <__fxstatat64@plt>:
   119dc:	add	ip, pc, #0, 12
   119e0:	add	ip, ip, #106496	; 0x1a000
   119e4:	ldr	pc, [ip, #1700]!	; 0x6a4

000119e8 <__memcpy_chk@plt>:
   119e8:	add	ip, pc, #0, 12
   119ec:	add	ip, ip, #106496	; 0x1a000
   119f0:	ldr	pc, [ip, #1692]!	; 0x69c

000119f4 <scols_new_table@plt>:
   119f4:	add	ip, pc, #0, 12
   119f8:	add	ip, ip, #106496	; 0x1a000
   119fc:	ldr	pc, [ip, #1684]!	; 0x694

00011a00 <usleep@plt>:
   11a00:	add	ip, pc, #0, 12
   11a04:	add	ip, ip, #106496	; 0x1a000
   11a08:	ldr	pc, [ip, #1676]!	; 0x68c

00011a0c <strcpy@plt>:
   11a0c:	add	ip, pc, #0, 12
   11a10:	add	ip, ip, #106496	; 0x1a000
   11a14:	ldr	pc, [ip, #1668]!	; 0x684

00011a18 <gettimeofday@plt>:
   11a18:	add	ip, pc, #0, 12
   11a1c:	add	ip, ip, #106496	; 0x1a000
   11a20:	ldr	pc, [ip, #1660]!	; 0x67c

00011a24 <scols_table_enable_export@plt>:
   11a24:	add	ip, pc, #0, 12
   11a28:	add	ip, ip, #106496	; 0x1a000
   11a2c:	ldr	pc, [ip, #1652]!	; 0x674

00011a30 <__fpending@plt>:
   11a30:	add	ip, pc, #0, 12
   11a34:	add	ip, ip, #106496	; 0x1a000
   11a38:	ldr	pc, [ip, #1644]!	; 0x66c

00011a3c <shmctl@plt>:
   11a3c:	add	ip, pc, #0, 12
   11a40:	add	ip, ip, #106496	; 0x1a000
   11a44:	ldr	pc, [ip, #1636]!	; 0x664

00011a48 <scols_line_set_userdata@plt>:
   11a48:	add	ip, pc, #0, 12
   11a4c:	add	ip, ip, #106496	; 0x1a000
   11a50:	ldr	pc, [ip, #1628]!	; 0x65c

00011a54 <opendir@plt>:
   11a54:	add	ip, pc, #0, 12
   11a58:	add	ip, ip, #106496	; 0x1a000
   11a5c:	ldr	pc, [ip, #1620]!	; 0x654

00011a60 <open64@plt>:
   11a60:	add	ip, pc, #0, 12
   11a64:	add	ip, ip, #106496	; 0x1a000
   11a68:	ldr	pc, [ip, #1612]!	; 0x64c

00011a6c <malloc@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #106496	; 0x1a000
   11a74:	ldr	pc, [ip, #1604]!	; 0x644

00011a78 <__libc_start_main@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #106496	; 0x1a000
   11a80:	ldr	pc, [ip, #1596]!	; 0x63c

00011a84 <readlinkat@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #106496	; 0x1a000
   11a8c:	ldr	pc, [ip, #1588]!	; 0x634

00011a90 <scols_table_new_line@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #106496	; 0x1a000
   11a98:	ldr	pc, [ip, #1580]!	; 0x62c

00011a9c <strftime@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #106496	; 0x1a000
   11aa4:	ldr	pc, [ip, #1572]!	; 0x624

00011aa8 <scols_unref_table@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #106496	; 0x1a000
   11ab0:	ldr	pc, [ip, #1564]!	; 0x61c

00011ab4 <__ctype_tolower_loc@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #106496	; 0x1a000
   11abc:	ldr	pc, [ip, #1556]!	; 0x614

00011ac0 <__gmon_start__@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #106496	; 0x1a000
   11ac8:	ldr	pc, [ip, #1548]!	; 0x60c

00011acc <getopt_long@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #106496	; 0x1a000
   11ad4:	ldr	pc, [ip, #1540]!	; 0x604

00011ad8 <__ctype_b_loc@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #106496	; 0x1a000
   11ae0:	ldr	pc, [ip, #1532]!	; 0x5fc

00011ae4 <exit@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #106496	; 0x1a000
   11aec:	ldr	pc, [ip, #1524]!	; 0x5f4

00011af0 <syscall@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #106496	; 0x1a000
   11af8:	ldr	pc, [ip, #1516]!	; 0x5ec

00011afc <feof@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #106496	; 0x1a000
   11b04:	ldr	pc, [ip, #1508]!	; 0x5e4

00011b08 <strtoul@plt>:
   11b08:	add	ip, pc, #0, 12
   11b0c:	add	ip, ip, #106496	; 0x1a000
   11b10:	ldr	pc, [ip, #1500]!	; 0x5dc

00011b14 <strlen@plt>:
   11b14:	add	ip, pc, #0, 12
   11b18:	add	ip, ip, #106496	; 0x1a000
   11b1c:	ldr	pc, [ip, #1492]!	; 0x5d4

00011b20 <strchr@plt>:
   11b20:	add	ip, pc, #0, 12
   11b24:	add	ip, ip, #106496	; 0x1a000
   11b28:	ldr	pc, [ip, #1484]!	; 0x5cc

00011b2c <warnx@plt>:
   11b2c:	add	ip, pc, #0, 12
   11b30:	add	ip, ip, #106496	; 0x1a000
   11b34:	ldr	pc, [ip, #1476]!	; 0x5c4

00011b38 <getpagesize@plt>:
   11b38:	add	ip, pc, #0, 12
   11b3c:	add	ip, ip, #106496	; 0x1a000
   11b40:	ldr	pc, [ip, #1468]!	; 0x5bc

00011b44 <scols_line_get_cell@plt>:
   11b44:	add	ip, pc, #0, 12
   11b48:	add	ip, ip, #106496	; 0x1a000
   11b4c:	ldr	pc, [ip, #1460]!	; 0x5b4

00011b50 <__errno_location@plt>:
   11b50:	add	ip, pc, #0, 12
   11b54:	add	ip, ip, #106496	; 0x1a000
   11b58:	ldr	pc, [ip, #1452]!	; 0x5ac

00011b5c <strncasecmp@plt>:
   11b5c:	add	ip, pc, #0, 12
   11b60:	add	ip, ip, #106496	; 0x1a000
   11b64:	ldr	pc, [ip, #1444]!	; 0x5a4

00011b68 <scols_table_next_column@plt>:
   11b68:	add	ip, pc, #0, 12
   11b6c:	add	ip, ip, #106496	; 0x1a000
   11b70:	ldr	pc, [ip, #1436]!	; 0x59c

00011b74 <__sprintf_chk@plt>:
   11b74:	add	ip, pc, #0, 12
   11b78:	add	ip, ip, #106496	; 0x1a000
   11b7c:	ldr	pc, [ip, #1428]!	; 0x594

00011b80 <__cxa_atexit@plt>:
   11b80:	add	ip, pc, #0, 12
   11b84:	add	ip, ip, #106496	; 0x1a000
   11b88:	ldr	pc, [ip, #1420]!	; 0x58c

00011b8c <__vasprintf_chk@plt>:
   11b8c:	add	ip, pc, #0, 12
   11b90:	add	ip, ip, #106496	; 0x1a000
   11b94:	ldr	pc, [ip, #1412]!	; 0x584

00011b98 <__strdup@plt>:
   11b98:	add	ip, pc, #0, 12
   11b9c:	add	ip, ip, #106496	; 0x1a000
   11ba0:	ldr	pc, [ip, #1404]!	; 0x57c

00011ba4 <__sched_cpufree@plt>:
   11ba4:	add	ip, pc, #0, 12
   11ba8:	add	ip, ip, #106496	; 0x1a000
   11bac:	ldr	pc, [ip, #1396]!	; 0x574

00011bb0 <memset@plt>:
   11bb0:	add	ip, pc, #0, 12
   11bb4:	add	ip, ip, #106496	; 0x1a000
   11bb8:	ldr	pc, [ip, #1388]!	; 0x56c

00011bbc <scols_cell_get_data@plt>:
   11bbc:	add	ip, pc, #0, 12
   11bc0:	add	ip, ip, #106496	; 0x1a000
   11bc4:	ldr	pc, [ip, #1380]!	; 0x564

00011bc8 <fscanf@plt>:
   11bc8:	add	ip, pc, #0, 12
   11bcc:	add	ip, ip, #106496	; 0x1a000
   11bd0:	ldr	pc, [ip, #1372]!	; 0x55c

00011bd4 <fgetc@plt>:
   11bd4:	add	ip, pc, #0, 12
   11bd8:	add	ip, ip, #106496	; 0x1a000
   11bdc:	ldr	pc, [ip, #1364]!	; 0x554

00011be0 <__printf_chk@plt>:
   11be0:	add	ip, pc, #0, 12
   11be4:	add	ip, ip, #106496	; 0x1a000
   11be8:	ldr	pc, [ip, #1356]!	; 0x54c

00011bec <strtod@plt>:
   11bec:	add	ip, pc, #0, 12
   11bf0:	add	ip, ip, #106496	; 0x1a000
   11bf4:	ldr	pc, [ip, #1348]!	; 0x544

00011bf8 <write@plt>:
   11bf8:	add	ip, pc, #0, 12
   11bfc:	add	ip, ip, #106496	; 0x1a000
   11c00:	ldr	pc, [ip, #1340]!	; 0x53c

00011c04 <__sched_cpualloc@plt>:
   11c04:	add	ip, pc, #0, 12
   11c08:	add	ip, ip, #106496	; 0x1a000
   11c0c:	ldr	pc, [ip, #1332]!	; 0x534

00011c10 <asctime_r@plt>:
   11c10:	add	ip, pc, #0, 12
   11c14:	add	ip, ip, #106496	; 0x1a000
   11c18:	ldr	pc, [ip, #1324]!	; 0x52c

00011c1c <__fprintf_chk@plt>:
   11c1c:	add	ip, pc, #0, 12
   11c20:	add	ip, ip, #106496	; 0x1a000
   11c24:	ldr	pc, [ip, #1316]!	; 0x524

00011c28 <access@plt>:
   11c28:	add	ip, pc, #0, 12
   11c2c:	add	ip, ip, #106496	; 0x1a000
   11c30:	ldr	pc, [ip, #1308]!	; 0x51c

00011c34 <scols_line_get_userdata@plt>:
   11c34:	add	ip, pc, #0, 12
   11c38:	add	ip, ip, #106496	; 0x1a000
   11c3c:	ldr	pc, [ip, #1300]!	; 0x514

00011c40 <fclose@plt>:
   11c40:	add	ip, pc, #0, 12
   11c44:	add	ip, ip, #106496	; 0x1a000
   11c48:	ldr	pc, [ip, #1292]!	; 0x50c

00011c4c <semctl@plt>:
   11c4c:	add	ip, pc, #0, 12
   11c50:	add	ip, ip, #106496	; 0x1a000
   11c54:	ldr	pc, [ip, #1284]!	; 0x504

00011c58 <setlocale@plt>:
   11c58:	add	ip, pc, #0, 12
   11c5c:	add	ip, ip, #106496	; 0x1a000
   11c60:	ldr	pc, [ip, #1276]!	; 0x4fc

00011c64 <scols_table_get_line@plt>:
   11c64:	add	ip, pc, #0, 12
   11c68:	add	ip, ip, #106496	; 0x1a000
   11c6c:	ldr	pc, [ip, #1268]!	; 0x4f4

00011c70 <errx@plt>:
   11c70:	add	ip, pc, #0, 12
   11c74:	add	ip, ip, #106496	; 0x1a000
   11c78:	ldr	pc, [ip, #1260]!	; 0x4ec

00011c7c <warn@plt>:
   11c7c:	add	ip, pc, #0, 12
   11c80:	add	ip, ip, #106496	; 0x1a000
   11c84:	ldr	pc, [ip, #1252]!	; 0x4e4

00011c88 <scols_print_table@plt>:
   11c88:	add	ip, pc, #0, 12
   11c8c:	add	ip, ip, #106496	; 0x1a000
   11c90:	ldr	pc, [ip, #1244]!	; 0x4dc

00011c94 <fputc@plt>:
   11c94:	add	ip, pc, #0, 12
   11c98:	add	ip, ip, #106496	; 0x1a000
   11c9c:	ldr	pc, [ip, #1236]!	; 0x4d4

00011ca0 <sscanf@plt>:
   11ca0:	add	ip, pc, #0, 12
   11ca4:	add	ip, ip, #106496	; 0x1a000
   11ca8:	ldr	pc, [ip, #1228]!	; 0x4cc

00011cac <localeconv@plt>:
   11cac:	add	ip, pc, #0, 12
   11cb0:	add	ip, ip, #106496	; 0x1a000
   11cb4:	ldr	pc, [ip, #1220]!	; 0x4c4

00011cb8 <sprintf@plt>:
   11cb8:	add	ip, pc, #0, 12
   11cbc:	add	ip, ip, #106496	; 0x1a000
   11cc0:	ldr	pc, [ip, #1212]!	; 0x4bc

00011cc4 <readdir64@plt>:
   11cc4:	add	ip, pc, #0, 12
   11cc8:	add	ip, ip, #106496	; 0x1a000
   11ccc:	ldr	pc, [ip, #1204]!	; 0x4b4

00011cd0 <scols_new_iter@plt>:
   11cd0:	add	ip, pc, #0, 12
   11cd4:	add	ip, ip, #106496	; 0x1a000
   11cd8:	ldr	pc, [ip, #1196]!	; 0x4ac

00011cdc <dirfd@plt>:
   11cdc:	add	ip, pc, #0, 12
   11ce0:	add	ip, ip, #106496	; 0x1a000
   11ce4:	ldr	pc, [ip, #1188]!	; 0x4a4

00011ce8 <__strtoll_internal@plt>:
   11ce8:	add	ip, pc, #0, 12
   11cec:	add	ip, ip, #106496	; 0x1a000
   11cf0:	ldr	pc, [ip, #1180]!	; 0x49c

00011cf4 <fopen64@plt>:
   11cf4:	add	ip, pc, #0, 12
   11cf8:	add	ip, ip, #106496	; 0x1a000
   11cfc:	ldr	pc, [ip, #1172]!	; 0x494

00011d00 <bindtextdomain@plt>:
   11d00:	add	ip, pc, #0, 12
   11d04:	add	ip, ip, #106496	; 0x1a000
   11d08:	ldr	pc, [ip, #1164]!	; 0x48c

00011d0c <fputs@plt>:
   11d0c:	add	ip, pc, #0, 12
   11d10:	add	ip, ip, #106496	; 0x1a000
   11d14:	ldr	pc, [ip, #1156]!	; 0x484

00011d18 <strncmp@plt>:
   11d18:	add	ip, pc, #0, 12
   11d1c:	add	ip, ip, #106496	; 0x1a000
   11d20:	ldr	pc, [ip, #1148]!	; 0x47c

00011d24 <abort@plt>:
   11d24:	add	ip, pc, #0, 12
   11d28:	add	ip, ip, #106496	; 0x1a000
   11d2c:	ldr	pc, [ip, #1140]!	; 0x474

00011d30 <close@plt>:
   11d30:	add	ip, pc, #0, 12
   11d34:	add	ip, ip, #106496	; 0x1a000
   11d38:	ldr	pc, [ip, #1132]!	; 0x46c

00011d3c <closedir@plt>:
   11d3c:	add	ip, pc, #0, 12
   11d40:	add	ip, ip, #106496	; 0x1a000
   11d44:	ldr	pc, [ip, #1124]!	; 0x464

00011d48 <getgrgid@plt>:
   11d48:	add	ip, pc, #0, 12
   11d4c:	add	ip, ip, #106496	; 0x1a000
   11d50:	ldr	pc, [ip, #1116]!	; 0x45c

00011d54 <__snprintf_chk@plt>:
   11d54:	add	ip, pc, #0, 12
   11d58:	add	ip, ip, #106496	; 0x1a000
   11d5c:	ldr	pc, [ip, #1108]!	; 0x454

00011d60 <scols_init_debug@plt>:
   11d60:	add	ip, pc, #0, 12
   11d64:	add	ip, ip, #106496	; 0x1a000
   11d68:	ldr	pc, [ip, #1100]!	; 0x44c

00011d6c <strspn@plt>:
   11d6c:	add	ip, pc, #0, 12
   11d70:	add	ip, ip, #106496	; 0x1a000
   11d74:	ldr	pc, [ip, #1092]!	; 0x444

Disassembly of section .text:

00011d78 <.text>:
   11d78:	movw	r1, #44644	; 0xae64
   11d7c:	mov	r0, #1
   11d80:	push	{r3, lr}
   11d84:	movt	r1, #1
   11d88:	bl	119d0 <err@plt>
   11d8c:	push	{r3, lr}
   11d90:	movw	r1, #44668	; 0xae7c
   11d94:	mov	r3, r0
   11d98:	movw	r2, #44700	; 0xae9c
   11d9c:	movt	r1, #1
   11da0:	mov	r0, #1
   11da4:	movt	r2, #1
   11da8:	bl	119d0 <err@plt>
   11dac:	mov	r2, #5
   11db0:	movw	r1, #44756	; 0xaed4
   11db4:	push	{r3, lr}
   11db8:	movt	r1, #1
   11dbc:	mov	r0, #0
   11dc0:	bl	11988 <dcgettext@plt>
   11dc4:	mov	r2, #67	; 0x43
   11dc8:	mov	r1, r0
   11dcc:	mov	r0, #1
   11dd0:	bl	11c70 <errx@plt>
   11dd4:	mov	r2, r1
   11dd8:	mov	r0, #1
   11ddc:	movw	r1, #44892	; 0xaf5c
   11de0:	movt	r1, #1
   11de4:	push	{r3, lr}
   11de8:	bl	119d0 <err@plt>
   11dec:	andeq	r0, r0, r0
   11df0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11df4:	movw	r9, #49624	; 0xc1d8
   11df8:	movt	r9, #2
   11dfc:	sub	sp, sp, #220	; 0xdc
   11e00:	mov	r6, r0
   11e04:	mov	r7, r1
   11e08:	ldr	r3, [r9]
   11e0c:	mov	r0, #1
   11e10:	mov	r1, #8
   11e14:	str	r3, [sp, #212]	; 0xd4
   11e18:	bl	11874 <calloc@plt>
   11e1c:	subs	fp, r0, #0
   11e20:	bne	11e38 <strspn@plt+0xcc>
   11e24:	movw	r1, #44892	; 0xaf5c
   11e28:	mov	r0, #1
   11e2c:	movt	r1, #1
   11e30:	mov	r2, #8
   11e34:	bl	119d0 <err@plt>
   11e38:	add	sl, sp, #124	; 0x7c
   11e3c:	mov	r2, #20
   11e40:	mov	r1, #0
   11e44:	movw	ip, #41240	; 0xa118
   11e48:	mov	r0, sl
   11e4c:	movt	ip, #1
   11e50:	str	ip, [sp, #44]	; 0x2c
   11e54:	bl	11bb0 <memset@plt>
   11e58:	movw	r1, #43072	; 0xa840
   11e5c:	mov	r0, #6
   11e60:	movt	r1, #1
   11e64:	mov	r5, #0
   11e68:	bl	11c58 <setlocale@plt>
   11e6c:	movw	r0, #44920	; 0xaf78
   11e70:	movw	r1, #44932	; 0xaf84
   11e74:	movt	r0, #1
   11e78:	movt	r1, #1
   11e7c:	movw	r4, #49648	; 0xc1f0
   11e80:	bl	11d00 <bindtextdomain@plt>
   11e84:	movw	r0, #44920	; 0xaf78
   11e88:	movt	r0, #1
   11e8c:	movt	r4, #2
   11e90:	bl	119b8 <textdomain@plt>
   11e94:	movw	r0, #19832	; 0x4d78
   11e98:	movt	r0, #1
   11e9c:	bl	1a0dc <strspn@plt+0x8370>
   11ea0:	ldrb	r3, [fp, #4]
   11ea4:	mov	r0, r5
   11ea8:	bfc	r3, #4, #2
   11eac:	strb	r3, [fp, #4]
   11eb0:	bl	11d60 <scols_init_debug@plt>
   11eb4:	mvn	ip, #0
   11eb8:	str	r5, [sp, #40]	; 0x28
   11ebc:	str	r5, [sp, #64]	; 0x40
   11ec0:	str	r5, [sp, #56]	; 0x38
   11ec4:	str	r5, [sp, #52]	; 0x34
   11ec8:	str	r5, [sp, #48]	; 0x30
   11ecc:	str	r5, [sp, #60]	; 0x3c
   11ed0:	str	ip, [sp, #32]
   11ed4:	mov	r8, #0
   11ed8:	movw	r2, #45080	; 0xb018
   11edc:	str	r8, [sp]
   11ee0:	movt	r2, #1
   11ee4:	mov	r0, r6
   11ee8:	mov	r1, r7
   11eec:	ldr	r3, [pc, #3940]	; 12e58 <strspn@plt+0x10ec>
   11ef0:	bl	11acc <getopt_long@plt>
   11ef4:	cmn	r0, #1
   11ef8:	beq	12528 <strspn@plt+0x7bc>
   11efc:	cmp	r0, #73	; 0x49
   11f00:	ble	11f78 <strspn@plt+0x20c>
   11f04:	ldr	r1, [pc, #3920]	; 12e5c <strspn@plt+0x10f0>
   11f08:	mov	ip, r8
   11f0c:	mov	r3, #74	; 0x4a
   11f10:	sub	lr, r1, #64	; 0x40
   11f14:	cmp	r0, r3
   11f18:	blt	11f54 <strspn@plt+0x1e8>
   11f1c:	movne	r2, lr
   11f20:	beq	11f3c <strspn@plt+0x1d0>
   11f24:	ldr	r3, [r2, #4]!
   11f28:	cmp	r3, #0
   11f2c:	beq	11f54 <strspn@plt+0x1e8>
   11f30:	cmp	r0, r3
   11f34:	blt	11f54 <strspn@plt+0x1e8>
   11f38:	bne	11f24 <strspn@plt+0x1b8>
   11f3c:	ldr	r3, [sl, ip, lsl #2]
   11f40:	cmp	r3, #0
   11f44:	streq	r0, [sl, ip, lsl #2]
   11f48:	beq	11f54 <strspn@plt+0x1e8>
   11f4c:	cmp	r0, r3
   11f50:	bne	13a48 <strspn@plt+0x1cdc>
   11f54:	ldr	r3, [r1]
   11f58:	add	r8, r8, #1
   11f5c:	mov	lr, r1
   11f60:	cmp	r3, #0
   11f64:	mov	ip, r8
   11f68:	beq	11f78 <strspn@plt+0x20c>
   11f6c:	cmp	r0, r3
   11f70:	add	r1, r1, #64	; 0x40
   11f74:	bge	11f14 <strspn@plt+0x1a8>
   11f78:	sub	r0, r0, #80	; 0x50
   11f7c:	cmp	r0, #50	; 0x32
   11f80:	ldrls	pc, [pc, r0, lsl #2]
   11f84:	b	12518 <strspn@plt+0x7ac>
   11f88:	andeq	r2, r1, r8, lsl #10
   11f8c:	andeq	r2, r1, r8, lsl r5
   11f90:	andeq	r2, r1, r8, lsl r5
   11f94:	andeq	r2, r1, r8, lsl r5
   11f98:	andeq	r2, r1, r8, lsl r5
   11f9c:	andeq	r2, r1, r8, lsl r5
   11fa0:			; <UNDEFINED> instruction: 0x000124b8
   11fa4:	andeq	r2, r1, r8, lsl r5
   11fa8:	andeq	r2, r1, r8, lsl r5
   11fac:	andeq	r2, r1, r8, lsl r5
   11fb0:	andeq	r2, r1, r8, lsl r5
   11fb4:	andeq	r2, r1, r8, lsl r5
   11fb8:	andeq	r2, r1, r8, lsl r5
   11fbc:	andeq	r2, r1, r8, lsl r5
   11fc0:	andeq	r2, r1, r8, lsl r5
   11fc4:	andeq	r2, r1, r8, lsl r5
   11fc8:	andeq	r2, r1, r8, lsl r5
   11fcc:	andeq	r2, r1, r8, lsl r5
   11fd0:	andeq	r2, r1, r8, lsr #9
   11fd4:	muleq	r1, ip, r4
   11fd8:	andeq	r2, r1, r8, lsl r5
   11fdc:	muleq	r1, r0, r4
   11fe0:	andeq	r2, r1, r8, lsl r5
   11fe4:	andeq	r2, r1, r4, lsl #9
   11fe8:	andeq	r2, r1, r4, ror r4
   11fec:	andeq	r2, r1, r0, asr #8
   11ff0:	andeq	r2, r1, r8, lsl r5
   11ff4:	andeq	r2, r1, r8, lsl r5
   11ff8:	andeq	r2, r1, r4, lsr r4
   11ffc:	andeq	r2, r1, ip, lsr #5
   12000:	andeq	r2, r1, r0, lsr #5
   12004:	muleq	r1, r0, r2
   12008:	andeq	r2, r1, r8, lsl r5
   1200c:	muleq	r1, ip, r1
   12010:	muleq	r1, r0, r1
   12014:	andeq	r2, r1, ip, ror #1
   12018:	andeq	r2, r1, r0, ror #1
   1201c:	andeq	r2, r1, r8, lsl r5
   12020:	andeq	r2, r1, r8, lsl r5
   12024:	andeq	r2, r1, r8, lsl r5
   12028:	andeq	r2, r1, r8, lsl r5
   1202c:	andeq	r2, r1, r8, lsl r5
   12030:	andeq	r2, r1, r8, lsl r5
   12034:	andeq	r2, r1, r8, lsl r5
   12038:	andeq	r2, r1, r8, lsl r5
   1203c:	andeq	r2, r1, r8, lsl r5
   12040:	andeq	r2, r1, r8, lsl r5
   12044:	andeq	r2, r1, r8, lsl r5
   12048:	ldrdeq	r2, [r1], -r0
   1204c:	andeq	r2, r1, r0, asr #1
   12050:	andeq	r2, r1, r4, asr r0
   12054:	movw	r2, #49640	; 0xc1e8
   12058:	movt	r2, #2
   1205c:	mov	r3, #0
   12060:	str	r5, [sp, #68]	; 0x44
   12064:	ldr	r8, [r2]
   12068:	mov	r5, r8
   1206c:	mov	r8, r4
   12070:	mov	r4, r3
   12074:	ldr	lr, [pc, #3556]	; 12e60 <strspn@plt+0x10f4>
   12078:	mov	r1, r5
   1207c:	ldr	r0, [lr, r4, lsl #3]
   12080:	bl	118a4 <strcmp@plt>
   12084:	lsl	r1, r4, #3
   12088:	cmp	r0, #0
   1208c:	beq	13a0c <strspn@plt+0x1ca0>
   12090:	add	r4, r4, #1
   12094:	cmp	r4, #3
   12098:	bne	12074 <strspn@plt+0x308>
   1209c:	mov	r2, #5
   120a0:	movw	r1, #45024	; 0xafe0
   120a4:	mov	r0, #0
   120a8:	movt	r1, #1
   120ac:	bl	11988 <dcgettext@plt>
   120b0:	mov	r2, r5
   120b4:	mov	r1, r0
   120b8:	mov	r0, #1
   120bc:	bl	11c70 <errx@plt>
   120c0:	ldrb	r3, [fp, #4]
   120c4:	orr	r3, r3, #1
   120c8:	strb	r3, [fp, #4]
   120cc:	b	11ed4 <strspn@plt+0x168>
   120d0:	ldrb	r3, [fp, #4]
   120d4:	orr	r3, r3, #2
   120d8:	strb	r3, [fp, #4]
   120dc:	b	11ed4 <strspn@plt+0x168>
   120e0:	mov	ip, #1
   120e4:	str	ip, [sp, #56]	; 0x38
   120e8:	b	11ed4 <strspn@plt+0x168>
   120ec:	ldr	r3, [r4, #8]
   120f0:	cmp	r3, #67	; 0x43
   120f4:	add	r1, r3, #1
   120f8:	str	r1, [r4, #8]
   120fc:	bhi	1408c <strspn@plt+0x2320>
   12100:	add	r0, r4, r3, lsl #2
   12104:	cmp	r1, #67	; 0x43
   12108:	mov	ip, #0
   1210c:	add	r2, r3, #2
   12110:	str	ip, [r0, #12]
   12114:	str	r2, [r4, #8]
   12118:	bhi	1408c <strspn@plt+0x2320>
   1211c:	add	ip, r4, r1, lsl #2
   12120:	cmp	r2, #67	; 0x43
   12124:	mov	r0, #1
   12128:	add	r1, r3, #3
   1212c:	str	r0, [ip, #12]
   12130:	str	r1, [r4, #8]
   12134:	bhi	1408c <strspn@plt+0x2320>
   12138:	add	ip, r4, r2, lsl #2
   1213c:	cmp	r1, #67	; 0x43
   12140:	mov	lr, #3
   12144:	add	r2, r3, #4
   12148:	str	lr, [ip, #12]
   1214c:	str	r2, [r4, #8]
   12150:	bhi	1408c <strspn@plt+0x2320>
   12154:	add	r1, r4, r1, lsl #2
   12158:	cmp	r2, #67	; 0x43
   1215c:	add	r3, r3, #5
   12160:	str	r3, [r4, #8]
   12164:	mov	r3, #2
   12168:	str	r3, [r1, #12]
   1216c:	bhi	1408c <strspn@plt+0x2320>
   12170:	add	r2, r4, r2, lsl #2
   12174:	mov	r3, #27
   12178:	str	r0, [sp, #48]	; 0x30
   1217c:	str	r3, [r4]
   12180:	str	r3, [r2, #12]
   12184:	mov	r3, #28
   12188:	str	r3, [r4, #4]
   1218c:	b	11ed4 <strspn@plt+0x168>
   12190:	mov	r3, #3
   12194:	str	r3, [fp]
   12198:	b	11ed4 <strspn@plt+0x168>
   1219c:	ldr	r3, [r4, #8]
   121a0:	cmp	r3, #67	; 0x43
   121a4:	add	r2, r3, #1
   121a8:	str	r2, [r4, #8]
   121ac:	bhi	1408c <strspn@plt+0x2320>
   121b0:	add	r0, r4, r3, lsl #2
   121b4:	cmp	r2, #67	; 0x43
   121b8:	mov	ip, #0
   121bc:	add	r1, r3, #2
   121c0:	str	ip, [r0, #12]
   121c4:	str	r1, [r4, #8]
   121c8:	bhi	1408c <strspn@plt+0x2320>
   121cc:	add	ip, r4, r2, lsl #2
   121d0:	cmp	r1, #67	; 0x43
   121d4:	mov	r0, #1
   121d8:	add	r2, r3, #3
   121dc:	str	r0, [ip, #12]
   121e0:	str	r2, [r4, #8]
   121e4:	bhi	1408c <strspn@plt+0x2320>
   121e8:	add	ip, r4, r1, lsl #2
   121ec:	cmp	r2, #67	; 0x43
   121f0:	mov	lr, #3
   121f4:	add	r1, r3, #4
   121f8:	str	lr, [ip, #12]
   121fc:	str	r1, [r4, #8]
   12200:	bhi	1408c <strspn@plt+0x2320>
   12204:	add	ip, r4, r2, lsl #2
   12208:	cmp	r1, #67	; 0x43
   1220c:	mov	lr, #2
   12210:	add	r2, r3, #5
   12214:	str	lr, [ip, #12]
   12218:	str	r2, [r4, #8]
   1221c:	bhi	1408c <strspn@plt+0x2320>
   12220:	add	lr, r4, r1, lsl #2
   12224:	cmp	r2, #67	; 0x43
   12228:	mov	ip, #13
   1222c:	add	r1, r3, #6
   12230:	str	ip, [lr, #12]
   12234:	str	r1, [r4, #8]
   12238:	bhi	1408c <strspn@plt+0x2320>
   1223c:	add	lr, r4, r2, lsl #2
   12240:	cmp	r1, #67	; 0x43
   12244:	mov	r8, #14
   12248:	add	r2, r3, #7
   1224c:	str	r8, [lr, #12]
   12250:	str	r2, [r4, #8]
   12254:	bhi	1408c <strspn@plt+0x2320>
   12258:	add	r1, r4, r1, lsl #2
   1225c:	cmp	r2, #67	; 0x43
   12260:	add	r3, r3, #8
   12264:	str	r3, [r4, #8]
   12268:	mov	r3, #17
   1226c:	str	r3, [r1, #12]
   12270:	bhi	1408c <strspn@plt+0x2320>
   12274:	add	r2, r4, r2, lsl #2
   12278:	mov	r3, #18
   1227c:	str	ip, [r4]
   12280:	str	r0, [sp, #60]	; 0x3c
   12284:	str	r3, [r2, #12]
   12288:	str	r3, [r4, #4]
   1228c:	b	11ed4 <strspn@plt+0x168>
   12290:	movw	r3, #49640	; 0xc1e8
   12294:	movt	r3, #2
   12298:	ldr	r5, [r3]
   1229c:	b	11ed4 <strspn@plt+0x168>
   122a0:	mov	r3, #2
   122a4:	str	r3, [fp]
   122a8:	b	11ed4 <strspn@plt+0x168>
   122ac:	ldr	r3, [r4, #8]
   122b0:	cmp	r3, #67	; 0x43
   122b4:	add	r1, r3, #1
   122b8:	str	r1, [r4, #8]
   122bc:	bhi	1408c <strspn@plt+0x2320>
   122c0:	movw	lr, #49648	; 0xc1f0
   122c4:	movt	lr, #2
   122c8:	add	r0, lr, r3, lsl #2
   122cc:	cmp	r1, #67	; 0x43
   122d0:	mov	ip, #0
   122d4:	add	r2, r3, #2
   122d8:	str	ip, [r0, #12]
   122dc:	mov	r0, #12
   122e0:	str	r2, [lr, #8]
   122e4:	bhi	1408c <strspn@plt+0x2320>
   122e8:	add	ip, lr, r1, lsl #2
   122ec:	cmp	r2, #67	; 0x43
   122f0:	mov	lr, #1
   122f4:	add	r1, r3, #3
   122f8:	str	lr, [ip, #12]
   122fc:	movw	ip, #49648	; 0xc1f0
   12300:	movt	ip, #2
   12304:	str	r1, [ip, #8]
   12308:	bhi	1408c <strspn@plt+0x2320>
   1230c:	add	ip, ip, r2, lsl #2
   12310:	mov	lr, #3
   12314:	cmp	r1, #67	; 0x43
   12318:	add	r2, r3, #4
   1231c:	str	lr, [ip, #12]
   12320:	movw	lr, #49648	; 0xc1f0
   12324:	movt	lr, #2
   12328:	str	r2, [lr, #8]
   1232c:	bhi	1408c <strspn@plt+0x2320>
   12330:	add	ip, lr, r1, lsl #2
   12334:	cmp	r2, #67	; 0x43
   12338:	mov	lr, #2
   1233c:	add	r1, r3, #5
   12340:	str	lr, [ip, #12]
   12344:	movw	ip, #49648	; 0xc1f0
   12348:	movt	ip, #2
   1234c:	str	r1, [ip, #8]
   12350:	bhi	1408c <strspn@plt+0x2320>
   12354:	add	ip, ip, r2, lsl #2
   12358:	mov	lr, #19
   1235c:	cmp	r1, #67	; 0x43
   12360:	add	r2, r3, #6
   12364:	str	lr, [ip, #12]
   12368:	movw	lr, #49648	; 0xc1f0
   1236c:	movt	lr, #2
   12370:	str	r2, [lr, #8]
   12374:	bhi	1408c <strspn@plt+0x2320>
   12378:	add	ip, lr, r1, lsl #2
   1237c:	cmp	r2, #67	; 0x43
   12380:	mov	lr, #20
   12384:	add	r1, r3, #7
   12388:	str	lr, [ip, #12]
   1238c:	movw	ip, #49648	; 0xc1f0
   12390:	movt	ip, #2
   12394:	str	r1, [ip, #8]
   12398:	bhi	1408c <strspn@plt+0x2320>
   1239c:	add	ip, ip, r2, lsl #2
   123a0:	mov	lr, #21
   123a4:	cmp	r1, #67	; 0x43
   123a8:	add	r2, r3, #8
   123ac:	str	lr, [ip, #12]
   123b0:	movw	lr, #49648	; 0xc1f0
   123b4:	movt	lr, #2
   123b8:	str	r2, [lr, #8]
   123bc:	bhi	1408c <strspn@plt+0x2320>
   123c0:	add	ip, lr, r1, lsl #2
   123c4:	cmp	r2, #67	; 0x43
   123c8:	add	r1, r3, #9
   123cc:	str	r1, [lr, #8]
   123d0:	str	r0, [ip, #12]
   123d4:	bhi	1408c <strspn@plt+0x2320>
   123d8:	add	r0, lr, r2, lsl #2
   123dc:	cmp	r1, #67	; 0x43
   123e0:	mov	ip, #25
   123e4:	add	r2, r3, #10
   123e8:	str	ip, [r0, #12]
   123ec:	str	r2, [lr, #8]
   123f0:	bhi	1408c <strspn@plt+0x2320>
   123f4:	add	r1, r4, r1, lsl #2
   123f8:	cmp	r2, #67	; 0x43
   123fc:	add	r3, r3, #11
   12400:	str	r3, [r4, #8]
   12404:	mov	r3, #26
   12408:	str	r3, [r1, #12]
   1240c:	bhi	1408c <strspn@plt+0x2320>
   12410:	add	r2, r4, r2, lsl #2
   12414:	str	r3, [r4, #4]
   12418:	mov	r1, #24
   1241c:	mov	r3, #19
   12420:	mov	ip, #1
   12424:	str	r1, [r2, #12]
   12428:	str	ip, [sp, #52]	; 0x34
   1242c:	str	r3, [r4]
   12430:	b	11ed4 <strspn@plt+0x168>
   12434:	mov	r3, #5
   12438:	str	r3, [fp]
   1243c:	b	11ed4 <strspn@plt+0x168>
   12440:	movw	r3, #49640	; 0xc1e8
   12444:	movt	r3, #2
   12448:	mov	r2, #5
   1244c:	movw	r1, #44992	; 0xafc0
   12450:	mov	r0, #0
   12454:	movt	r1, #1
   12458:	ldr	r8, [r3]
   1245c:	bl	11988 <dcgettext@plt>
   12460:	mov	r1, r0
   12464:	mov	r0, r8
   12468:	bl	1764c <strspn@plt+0x58e0>
   1246c:	str	r0, [sp, #32]
   12470:	b	11ed4 <strspn@plt+0x168>
   12474:	movw	r3, #49632	; 0xc1e0
   12478:	movt	r3, #2
   1247c:	ldr	r0, [r3]
   12480:	bl	141c8 <strspn@plt+0x245c>
   12484:	mov	ip, #1
   12488:	str	ip, [sp, #40]	; 0x28
   1248c:	b	11ed4 <strspn@plt+0x168>
   12490:	mov	r3, #1
   12494:	str	r3, [fp]
   12498:	b	11ed4 <strspn@plt+0x168>
   1249c:	mov	ip, #1
   124a0:	str	ip, [sp, #64]	; 0x40
   124a4:	b	11ed4 <strspn@plt+0x168>
   124a8:	ldrb	r3, [fp, #4]
   124ac:	orr	r3, r3, #4
   124b0:	strb	r3, [fp, #4]
   124b4:	b	11ed4 <strspn@plt+0x168>
   124b8:	mov	r2, #5
   124bc:	movw	r1, #45048	; 0xaff8
   124c0:	mov	r0, #0
   124c4:	movt	r1, #1
   124c8:	bl	11988 <dcgettext@plt>
   124cc:	movw	r2, #49616	; 0xc1d0
   124d0:	movt	r2, #2
   124d4:	movw	r3, #45060	; 0xb004
   124d8:	movt	r3, #1
   124dc:	ldr	r2, [r2]
   124e0:	mov	r1, r0
   124e4:	mov	r0, #1
   124e8:	bl	11be0 <__printf_chk@plt>
   124ec:	mov	r0, #0
   124f0:	ldr	r2, [sp, #212]	; 0xd4
   124f4:	ldr	r3, [r9]
   124f8:	cmp	r2, r3
   124fc:	bne	14088 <strspn@plt+0x231c>
   12500:	add	sp, sp, #220	; 0xdc
   12504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12508:	ldrb	r3, [fp, #4]
   1250c:	orr	r3, r3, #8
   12510:	strb	r3, [fp, #4]
   12514:	b	11ed4 <strspn@plt+0x168>
   12518:	movw	r3, #49628	; 0xc1dc
   1251c:	movt	r3, #2
   12520:	ldr	r0, [r3]
   12524:	bl	141c8 <strspn@plt+0x245c>
   12528:	ldr	r6, [sp, #60]	; 0x3c
   1252c:	ldr	r7, [sp, #52]	; 0x34
   12530:	ldr	ip, [sp, #48]	; 0x30
   12534:	add	r3, r6, r7
   12538:	add	r3, ip, r3
   1253c:	cmp	r3, #0
   12540:	bne	12e48 <strspn@plt+0x10dc>
   12544:	ldr	r6, [sp, #64]	; 0x40
   12548:	ldr	r7, [sp, #56]	; 0x38
   1254c:	orrs	r6, r6, r7
   12550:	bne	14038 <strspn@plt+0x22cc>
   12554:	ldr	ip, [sp, #32]
   12558:	cmn	ip, #1
   1255c:	moveq	r7, #1
   12560:	streq	r7, [sp, #52]	; 0x34
   12564:	streq	r7, [sp, #48]	; 0x30
   12568:	streq	r7, [sp, #60]	; 0x3c
   1256c:	bne	14038 <strspn@plt+0x22cc>
   12570:	movw	r3, #49648	; 0xc1f0
   12574:	movt	r3, #2
   12578:	ldr	r2, [r3, #8]
   1257c:	cmp	r2, #67	; 0x43
   12580:	add	ip, r2, #1
   12584:	str	ip, [r3, #8]
   12588:	bhi	1408c <strspn@plt+0x2320>
   1258c:	add	r0, r3, r2, lsl #2
   12590:	cmp	ip, #67	; 0x43
   12594:	mov	r4, #29
   12598:	add	r1, r2, #2
   1259c:	str	r4, [r0, #12]
   125a0:	str	r1, [r3, #8]
   125a4:	bhi	1408c <strspn@plt+0x2320>
   125a8:	add	ip, r3, ip, lsl #2
   125ac:	cmp	r1, #67	; 0x43
   125b0:	mov	lr, #30
   125b4:	add	r0, r2, #3
   125b8:	str	lr, [ip, #12]
   125bc:	str	r0, [r3, #8]
   125c0:	bhi	1408c <strspn@plt+0x2320>
   125c4:	add	ip, r3, r1, lsl #2
   125c8:	cmp	r0, #67	; 0x43
   125cc:	mov	lr, #31
   125d0:	add	r1, r2, #4
   125d4:	str	lr, [ip, #12]
   125d8:	str	r1, [r3, #8]
   125dc:	bhi	1408c <strspn@plt+0x2320>
   125e0:	add	r0, r3, r0, lsl #2
   125e4:	cmp	r1, #67	; 0x43
   125e8:	add	r2, r2, #5
   125ec:	str	r2, [r3, #8]
   125f0:	mov	r2, #32
   125f4:	str	r2, [r0, #12]
   125f8:	bhi	1408c <strspn@plt+0x2320>
   125fc:	add	r1, r3, r1, lsl #2
   12600:	mov	r2, #33	; 0x21
   12604:	mov	ip, #1
   12608:	str	r4, [r3]
   1260c:	str	ip, [sp, #40]	; 0x28
   12610:	str	r2, [r1, #12]
   12614:	str	r2, [r3, #4]
   12618:	ldr	r6, [sp, #32]
   1261c:	ldr	r3, [fp]
   12620:	cmn	r6, #1
   12624:	beq	12634 <strspn@plt+0x8c8>
   12628:	cmp	r3, #0
   1262c:	moveq	r3, #4
   12630:	streq	r3, [fp]
   12634:	ldrb	r2, [fp, #4]
   12638:	tst	r2, #48	; 0x30
   1263c:	bne	12654 <strspn@plt+0x8e8>
   12640:	cmp	r3, #4
   12644:	movne	r1, #1
   12648:	moveq	r1, #2
   1264c:	bfi	r2, r1, #4, #2
   12650:	strb	r2, [fp, #4]
   12654:	cmp	r3, #4
   12658:	beq	139c4 <strspn@plt+0x1c58>
   1265c:	ldr	r6, [sp, #64]	; 0x40
   12660:	cmp	r6, #0
   12664:	beq	126e4 <strspn@plt+0x978>
   12668:	movw	r3, #49648	; 0xc1f0
   1266c:	movt	r3, #2
   12670:	ldr	r2, [r3, #8]
   12674:	cmp	r2, #67	; 0x43
   12678:	add	r1, r2, #1
   1267c:	str	r1, [r3, #8]
   12680:	bhi	1408c <strspn@plt+0x2320>
   12684:	add	ip, r3, r2, lsl #2
   12688:	cmp	r1, #67	; 0x43
   1268c:	mov	lr, #4
   12690:	add	r0, r2, #2
   12694:	str	lr, [ip, #12]
   12698:	str	r0, [r3, #8]
   1269c:	bhi	1408c <strspn@plt+0x2320>
   126a0:	add	ip, r3, r1, lsl #2
   126a4:	cmp	r0, #67	; 0x43
   126a8:	mov	lr, #6
   126ac:	add	r1, r2, #3
   126b0:	str	lr, [ip, #12]
   126b4:	str	r1, [r3, #8]
   126b8:	bhi	1408c <strspn@plt+0x2320>
   126bc:	add	r0, r3, r0, lsl #2
   126c0:	cmp	r1, #67	; 0x43
   126c4:	add	r2, r2, #4
   126c8:	str	r2, [r3, #8]
   126cc:	mov	r2, #8
   126d0:	str	r2, [r0, #12]
   126d4:	bhi	1408c <strspn@plt+0x2320>
   126d8:	add	r3, r3, r1, lsl #2
   126dc:	mov	r2, #10
   126e0:	str	r2, [r3, #12]
   126e4:	ldr	ip, [sp, #56]	; 0x38
   126e8:	ldr	r7, [sp, #60]	; 0x3c
   126ec:	tst	ip, r7
   126f0:	beq	12754 <strspn@plt+0x9e8>
   126f4:	movw	r3, #49648	; 0xc1f0
   126f8:	movt	r3, #2
   126fc:	ldr	r2, [r3, #8]
   12700:	cmp	r2, #67	; 0x43
   12704:	add	r0, r2, #1
   12708:	str	r0, [r3, #8]
   1270c:	bhi	1408c <strspn@plt+0x2320>
   12710:	add	lr, r3, r2, lsl #2
   12714:	cmp	r0, #67	; 0x43
   12718:	mov	r4, #15
   1271c:	add	r1, r2, #2
   12720:	str	r4, [lr, #12]
   12724:	mov	lr, #12
   12728:	str	r1, [r3, #8]
   1272c:	bhi	1408c <strspn@plt+0x2320>
   12730:	add	r0, r3, r0, lsl #2
   12734:	cmp	r1, #67	; 0x43
   12738:	add	r2, r2, #3
   1273c:	str	r2, [r3, #8]
   12740:	mov	r2, #16
   12744:	str	r2, [r0, #12]
   12748:	bhi	1408c <strspn@plt+0x2320>
   1274c:	add	r3, r3, r1, lsl #2
   12750:	str	lr, [r3, #12]
   12754:	ldr	r6, [sp, #52]	; 0x34
   12758:	tst	ip, r6
   1275c:	beq	127f4 <strspn@plt+0xa88>
   12760:	movw	sl, #49648	; 0xc1f0
   12764:	movt	sl, #2
   12768:	ldr	r3, [sl, #8]
   1276c:	sub	r3, r3, #1
   12770:	add	r2, sl, r3, lsl #2
   12774:	ldr	ip, [r2, #12]
   12778:	subs	r2, ip, #24
   1277c:	rsbs	ip, r2, #0
   12780:	adcs	ip, ip, r2
   12784:	cmp	ip, #0
   12788:	strne	r3, [sl, #8]
   1278c:	ldr	r2, [sl, #8]
   12790:	movw	r3, #49648	; 0xc1f0
   12794:	movt	r3, #2
   12798:	cmp	r2, #67	; 0x43
   1279c:	add	r0, r2, #1
   127a0:	str	r0, [sl, #8]
   127a4:	bhi	1408c <strspn@plt+0x2320>
   127a8:	add	lr, r3, r2, lsl #2
   127ac:	cmp	r0, #67	; 0x43
   127b0:	mov	r4, #22
   127b4:	add	r1, r2, #2
   127b8:	str	r4, [lr, #12]
   127bc:	str	r1, [r3, #8]
   127c0:	bhi	1408c <strspn@plt+0x2320>
   127c4:	add	r0, r3, r0, lsl #2
   127c8:	cmp	ip, #0
   127cc:	mov	ip, #23
   127d0:	str	ip, [r0, #12]
   127d4:	beq	127f4 <strspn@plt+0xa88>
   127d8:	cmp	r1, #67	; 0x43
   127dc:	add	r2, r2, #3
   127e0:	str	r2, [r3, #8]
   127e4:	bhi	1408c <strspn@plt+0x2320>
   127e8:	add	r3, r3, r1, lsl #2
   127ec:	mov	r2, #24
   127f0:	str	r2, [r3, #12]
   127f4:	ldr	r7, [sp, #48]	; 0x30
   127f8:	ldr	ip, [sp, #56]	; 0x38
   127fc:	tst	r7, ip
   12800:	beq	12848 <strspn@plt+0xadc>
   12804:	movw	r3, #49648	; 0xc1f0
   12808:	movt	r3, #2
   1280c:	ldr	r2, [r3, #8]
   12810:	cmp	r2, #67	; 0x43
   12814:	add	r1, r2, #1
   12818:	str	r1, [r3, #8]
   1281c:	bhi	1408c <strspn@plt+0x2320>
   12820:	add	r0, r3, r2, lsl #2
   12824:	cmp	r1, #67	; 0x43
   12828:	add	r2, r2, #2
   1282c:	str	r2, [r3, #8]
   12830:	mov	r2, #28
   12834:	str	r2, [r0, #12]
   12838:	mov	r2, #12
   1283c:	bhi	1408c <strspn@plt+0x2320>
   12840:	add	r3, r3, r1, lsl #2
   12844:	str	r2, [r3, #12]
   12848:	cmp	r5, #0
   1284c:	beq	12878 <strspn@plt+0xb0c>
   12850:	ldr	r1, [pc, #1552]	; 12e68 <strspn@plt+0x10fc>
   12854:	mov	r0, r5
   12858:	movw	r3, #18388	; 0x47d4
   1285c:	mov	r2, #68	; 0x44
   12860:	movt	r3, #1
   12864:	str	r3, [sp]
   12868:	sub	r3, r1, #4
   1286c:	bl	1800c <strspn@plt+0x62a0>
   12870:	cmp	r0, #0
   12874:	blt	12e40 <strspn@plt+0x10d4>
   12878:	mov	r0, fp
   1287c:	movw	sl, #49648	; 0xc1f0
   12880:	bl	14884 <strspn@plt+0x2b18>
   12884:	movt	sl, #2
   12888:	add	r4, sl, #12
   1288c:	mov	r5, #0
   12890:	ldr	r8, [sp, #44]	; 0x2c
   12894:	mov	r6, r0
   12898:	b	128d8 <strspn@plt+0xb6c>
   1289c:	ldr	r3, [r4, r5, lsl #2]
   128a0:	ldrb	r2, [fp, #4]
   128a4:	lsl	r1, r3, #5
   128a8:	tst	r2, #2
   128ac:	add	r2, r8, r1
   128b0:	add	r0, r8, r1
   128b4:	ldr	r1, [r8, r3, lsl #5]
   128b8:	vldr	d0, [r0, #16]
   128bc:	ldr	r2, [r2, #24]
   128c0:	mov	r0, r6
   128c4:	bicne	r2, r2, #1
   128c8:	bl	118ec <scols_table_new_column@plt>
   128cc:	cmp	r0, #0
   128d0:	beq	12e30 <strspn@plt+0x10c4>
   128d4:	add	r5, r5, #1
   128d8:	ldr	r2, [sl, #8]
   128dc:	movw	r3, #49648	; 0xc1f0
   128e0:	movt	r3, #2
   128e4:	cmp	r5, r2
   128e8:	blt	1289c <strspn@plt+0xb30>
   128ec:	cmp	r6, #0
   128f0:	str	r6, [r3, #292]	; 0x124
   128f4:	beq	12e40 <strspn@plt+0x10d4>
   128f8:	ldr	r7, [sp, #60]	; 0x3c
   128fc:	cmp	r7, #0
   12900:	beq	12c3c <strspn@plt+0xed0>
   12904:	ldr	ip, [sp, #40]	; 0x28
   12908:	cmp	ip, #0
   1290c:	beq	12e70 <strspn@plt+0x1104>
   12910:	add	r8, sp, #144	; 0x90
   12914:	add	r7, sp, #120	; 0x78
   12918:	str	r7, [sp, #40]	; 0x28
   1291c:	mov	r0, r8
   12920:	bl	15058 <strspn@plt+0x32ec>
   12924:	ldr	r1, [sp, #40]	; 0x28
   12928:	mvn	r0, #0
   1292c:	bl	1594c <strspn@plt+0x3be0>
   12930:	cmp	r0, #0
   12934:	movle	r4, #0
   12938:	ble	12960 <strspn@plt+0xbf4>
   1293c:	ldr	r0, [sp, #120]	; 0x78
   12940:	mov	r4, #0
   12944:	mov	r3, r0
   12948:	b	12950 <strspn@plt+0xbe4>
   1294c:	add	r4, r4, #1
   12950:	ldr	r3, [r3, #88]	; 0x58
   12954:	cmp	r3, #0
   12958:	bne	1294c <strspn@plt+0xbe0>
   1295c:	bl	15c34 <strspn@plt+0x3ec8>
   12960:	mov	r2, #5
   12964:	movw	r1, #45164	; 0xb06c
   12968:	mov	r0, #0
   1296c:	movt	r1, #1
   12970:	bl	11988 <dcgettext@plt>
   12974:	ldr	r1, [sp, #196]	; 0xc4
   12978:	mov	r3, #1
   1297c:	asr	r5, r4, #31
   12980:	str	r3, [sp, #16]
   12984:	strd	r4, [sp]
   12988:	mov	r2, r0
   1298c:	mov	r0, r1
   12990:	asr	r1, r1, #31
   12994:	strd	r0, [sp, #8]
   12998:	mov	r0, r6
   1299c:	movw	r1, #45192	; 0xb088
   129a0:	movt	r1, #1
   129a4:	bl	14984 <strspn@plt+0x2c18>
   129a8:	mov	r0, #0
   129ac:	mov	r2, #5
   129b0:	movw	r1, #45200	; 0xb090
   129b4:	movt	r1, #1
   129b8:	mov	r4, r0
   129bc:	bl	11988 <dcgettext@plt>
   129c0:	ldr	r3, [sp, #200]	; 0xc8
   129c4:	mov	r1, #0
   129c8:	str	r4, [sp, #12]
   129cc:	str	r4, [sp, #16]
   129d0:	str	r3, [sp, #8]
   129d4:	mov	r2, r0
   129d8:	mov	r0, #0
   129dc:	strd	r0, [sp]
   129e0:	mov	r0, r6
   129e4:	movw	r1, #45228	; 0xb0ac
   129e8:	movt	r1, #1
   129ec:	bl	14984 <strspn@plt+0x2c18>
   129f0:	mov	r0, r4
   129f4:	mov	r2, #5
   129f8:	movw	r1, #45236	; 0xb0b4
   129fc:	movt	r1, #1
   12a00:	bl	11988 <dcgettext@plt>
   12a04:	ldr	r3, [sp, #204]	; 0xcc
   12a08:	mov	r1, #0
   12a0c:	str	r4, [sp, #16]
   12a10:	asr	r5, r3, #31
   12a14:	mov	r4, r3
   12a18:	strd	r4, [sp, #8]
   12a1c:	mov	r2, r0
   12a20:	mov	r0, #0
   12a24:	strd	r0, [sp]
   12a28:	mov	r0, r6
   12a2c:	movw	r1, #45272	; 0xb0d8
   12a30:	movt	r1, #1
   12a34:	bl	14984 <strspn@plt+0x2c18>
   12a38:	ldr	r6, [sp, #52]	; 0x34
   12a3c:	cmp	r6, #0
   12a40:	bne	12c60 <strspn@plt+0xef4>
   12a44:	ldr	r6, [sp, #48]	; 0x30
   12a48:	cmp	r6, #0
   12a4c:	beq	12c08 <strspn@plt+0xe9c>
   12a50:	mov	r0, r8
   12a54:	ldr	r5, [sl, #292]	; 0x124
   12a58:	bl	1513c <strspn@plt+0x33d0>
   12a5c:	ldr	r1, [sp, #40]	; 0x28
   12a60:	mvn	r0, #0
   12a64:	bl	15698 <strspn@plt+0x392c>
   12a68:	cmp	r0, #0
   12a6c:	movle	r4, #0
   12a70:	movle	r8, r4
   12a74:	ble	12aa8 <strspn@plt+0xd3c>
   12a78:	ldr	r0, [sp, #120]	; 0x78
   12a7c:	mov	r4, #0
   12a80:	mov	r8, r4
   12a84:	mov	r3, r0
   12a88:	b	12a98 <strspn@plt+0xd2c>
   12a8c:	ldr	r2, [r0, #48]	; 0x30
   12a90:	add	r4, r4, #1
   12a94:	add	r8, r8, r2
   12a98:	ldr	r3, [r3, #60]	; 0x3c
   12a9c:	cmp	r3, #0
   12aa0:	bne	12a8c <strspn@plt+0xd20>
   12aa4:	bl	1591c <strspn@plt+0x3bb0>
   12aa8:	mov	r2, #5
   12aac:	movw	r1, #45516	; 0xb1cc
   12ab0:	mov	r0, #0
   12ab4:	movt	r1, #1
   12ab8:	bl	11988 <dcgettext@plt>
   12abc:	ldr	r3, [sp, #176]	; 0xb0
   12ac0:	asr	r1, r4, #31
   12ac4:	mov	r7, #1
   12ac8:	str	r7, [sp, #16]
   12acc:	mov	r2, r0
   12ad0:	mov	r0, r4
   12ad4:	strd	r0, [sp]
   12ad8:	mov	r0, r3
   12adc:	asr	r1, r3, #31
   12ae0:	strd	r0, [sp, #8]
   12ae4:	mov	r0, r5
   12ae8:	movw	r1, #45548	; 0xb1ec
   12aec:	movt	r1, #1
   12af0:	bl	14984 <strspn@plt+0x2c18>
   12af4:	mov	r0, #0
   12af8:	mov	r2, #5
   12afc:	movw	r1, #45556	; 0xb1f4
   12b00:	movt	r1, #1
   12b04:	mov	r4, r0
   12b08:	bl	11988 <dcgettext@plt>
   12b0c:	ldr	r6, [sp, #184]	; 0xb8
   12b10:	str	r7, [sp, #16]
   12b14:	asr	r1, r8, #31
   12b18:	asr	r7, r6, #31
   12b1c:	strd	r6, [sp, #8]
   12b20:	mov	r2, r0
   12b24:	mov	r0, r8
   12b28:	strd	r0, [sp]
   12b2c:	mov	r0, r5
   12b30:	movw	r1, #45584	; 0xb210
   12b34:	movt	r1, #1
   12b38:	bl	14984 <strspn@plt+0x2c18>
   12b3c:	mov	r2, #5
   12b40:	movw	r1, #45592	; 0xb218
   12b44:	mov	r0, r4
   12b48:	movt	r1, #1
   12b4c:	bl	11988 <dcgettext@plt>
   12b50:	ldr	r6, [sp, #180]	; 0xb4
   12b54:	mov	r1, #0
   12b58:	str	r4, [sp, #16]
   12b5c:	asr	r7, r6, #31
   12b60:	strd	r6, [sp, #8]
   12b64:	mov	r2, r0
   12b68:	mov	r0, #0
   12b6c:	strd	r0, [sp]
   12b70:	mov	r0, r5
   12b74:	movw	r1, #45628	; 0xb23c
   12b78:	movt	r1, #1
   12b7c:	bl	14984 <strspn@plt+0x2c18>
   12b80:	mov	r2, #5
   12b84:	mov	r0, r4
   12b88:	movw	r1, #45636	; 0xb244
   12b8c:	movt	r1, #1
   12b90:	bl	11988 <dcgettext@plt>
   12b94:	ldr	r6, [sp, #188]	; 0xbc
   12b98:	mov	r1, #0
   12b9c:	str	r4, [sp, #16]
   12ba0:	asr	r7, r6, #31
   12ba4:	strd	r6, [sp, #8]
   12ba8:	mov	r6, #0
   12bac:	mov	r7, #0
   12bb0:	mov	r2, r0
   12bb4:	mov	r0, #0
   12bb8:	strd	r0, [sp]
   12bbc:	mov	r0, r5
   12bc0:	movw	r1, #45676	; 0xb26c
   12bc4:	movt	r1, #1
   12bc8:	bl	14984 <strspn@plt+0x2c18>
   12bcc:	mov	r2, #5
   12bd0:	mov	r0, r4
   12bd4:	movw	r1, #45684	; 0xb274
   12bd8:	movt	r1, #1
   12bdc:	bl	11988 <dcgettext@plt>
   12be0:	ldr	r3, [sp, #192]	; 0xc0
   12be4:	movw	r1, #45704	; 0xb288
   12be8:	strd	r6, [sp]
   12bec:	str	r4, [sp, #12]
   12bf0:	movt	r1, #1
   12bf4:	str	r4, [sp, #16]
   12bf8:	str	r3, [sp, #8]
   12bfc:	mov	r2, r0
   12c00:	mov	r0, r5
   12c04:	bl	14984 <strspn@plt+0x2c18>
   12c08:	ldr	r3, [fp]
   12c0c:	ldr	r6, [sl, #292]	; 0x124
   12c10:	cmp	r3, #4
   12c14:	str	r6, [sp, #32]
   12c18:	beq	138d4 <strspn@plt+0x1b68>
   12c1c:	ldr	r0, [sp, #32]
   12c20:	bl	11c88 <scols_print_table@plt>
   12c24:	ldr	r0, [sl, #292]	; 0x124
   12c28:	bl	11aa8 <scols_unref_table@plt>
   12c2c:	mov	r0, fp
   12c30:	bl	11904 <free@plt>
   12c34:	mov	r0, #0
   12c38:	b	124f0 <strspn@plt+0x784>
   12c3c:	ldr	ip, [sp, #52]	; 0x34
   12c40:	cmp	ip, #0
   12c44:	beq	12e08 <strspn@plt+0x109c>
   12c48:	ldr	r6, [sp, #40]	; 0x28
   12c4c:	cmp	r6, #0
   12c50:	beq	1350c <strspn@plt+0x17a0>
   12c54:	add	r8, sp, #144	; 0x90
   12c58:	add	r7, sp, #120	; 0x78
   12c5c:	str	r7, [sp, #40]	; 0x28
   12c60:	mov	r0, r8
   12c64:	ldr	r4, [sl, #292]	; 0x124
   12c68:	bl	15250 <strspn@plt+0x34e4>
   12c6c:	mvn	r0, #0
   12c70:	ldr	r1, [sp, #40]	; 0x28
   12c74:	bl	15354 <strspn@plt+0x35e8>
   12c78:	cmp	r0, #0
   12c7c:	movle	r6, #0
   12c80:	movle	r7, #0
   12c84:	strdle	r6, [sp, #32]
   12c88:	ble	12ce0 <strspn@plt+0xf74>
   12c8c:	ldr	r0, [sp, #120]	; 0x78
   12c90:	mov	r6, #0
   12c94:	mov	r7, #0
   12c98:	mov	r2, r6
   12c9c:	strd	r6, [sp, #32]
   12ca0:	mov	r3, r7
   12ca4:	mov	r5, r0
   12ca8:	mov	ip, r0
   12cac:	b	12cc8 <strspn@plt+0xf5c>
   12cb0:	ldrd	r0, [ip, #40]	; 0x28
   12cb4:	adds	r6, r6, #1
   12cb8:	adc	r7, r7, #0
   12cbc:	mov	ip, lr
   12cc0:	adds	r2, r2, r0
   12cc4:	adc	r3, r3, r1
   12cc8:	ldr	lr, [ip, #96]	; 0x60
   12ccc:	cmp	lr, #0
   12cd0:	bne	12cb0 <strspn@plt+0xf44>
   12cd4:	mov	r0, r5
   12cd8:	strd	r2, [sp, #32]
   12cdc:	bl	15674 <strspn@plt+0x3908>
   12ce0:	mov	r2, #5
   12ce4:	movw	r1, #45316	; 0xb104
   12ce8:	mov	r0, #0
   12cec:	movt	r1, #1
   12cf0:	bl	11988 <dcgettext@plt>
   12cf4:	strd	r6, [sp]
   12cf8:	ldrd	r6, [sp, #144]	; 0x90
   12cfc:	mov	ip, #1
   12d00:	mov	r5, #0
   12d04:	str	ip, [sp, #16]
   12d08:	movw	r1, #45340	; 0xb11c
   12d0c:	movt	r1, #1
   12d10:	strd	r6, [sp, #8]
   12d14:	str	ip, [sp, #28]
   12d18:	mov	r2, r0
   12d1c:	mov	r0, r4
   12d20:	bl	14984 <strspn@plt+0x2c18>
   12d24:	mov	r2, #5
   12d28:	movw	r1, #45348	; 0xb124
   12d2c:	mov	r0, r5
   12d30:	movt	r1, #1
   12d34:	bl	11988 <dcgettext@plt>
   12d38:	mov	r7, r0
   12d3c:	bl	11b38 <getpagesize@plt>
   12d40:	asr	r3, r0, #31
   12d44:	mov	r2, r0
   12d48:	ldrd	r0, [sp, #32]
   12d4c:	bl	194e8 <strspn@plt+0x777c>
   12d50:	ldr	ip, [sp, #28]
   12d54:	mov	r2, r7
   12d58:	ldrd	r6, [sp, #160]	; 0xa0
   12d5c:	str	ip, [sp, #16]
   12d60:	strd	r6, [sp, #8]
   12d64:	strd	r0, [sp]
   12d68:	mov	r0, r4
   12d6c:	movw	r1, #45368	; 0xb138
   12d70:	movt	r1, #1
   12d74:	bl	14984 <strspn@plt+0x2c18>
   12d78:	mov	r2, #5
   12d7c:	movw	r1, #45376	; 0xb140
   12d80:	mov	r0, r5
   12d84:	movt	r1, #1
   12d88:	bl	11988 <dcgettext@plt>
   12d8c:	ldrd	r6, [sp, #152]	; 0x98
   12d90:	mov	r1, #0
   12d94:	str	r5, [sp, #16]
   12d98:	strd	r6, [sp, #8]
   12d9c:	mov	r2, r0
   12da0:	mov	r0, #0
   12da4:	strd	r0, [sp]
   12da8:	mov	r0, r4
   12dac:	movw	r1, #45420	; 0xb16c
   12db0:	movt	r1, #1
   12db4:	bl	14984 <strspn@plt+0x2c18>
   12db8:	mov	r2, #5
   12dbc:	mov	r0, r5
   12dc0:	movw	r1, #45428	; 0xb174
   12dc4:	movt	r1, #1
   12dc8:	bl	11988 <dcgettext@plt>
   12dcc:	ldrd	r6, [sp, #168]	; 0xa8
   12dd0:	mov	r1, #0
   12dd4:	str	r5, [sp, #16]
   12dd8:	strd	r6, [sp, #8]
   12ddc:	mov	r2, r0
   12de0:	mov	r0, #0
   12de4:	strd	r0, [sp]
   12de8:	mov	r0, r4
   12dec:	movw	r1, #45472	; 0xb1a0
   12df0:	movt	r1, #1
   12df4:	bl	14984 <strspn@plt+0x2c18>
   12df8:	ldr	r6, [sp, #48]	; 0x30
   12dfc:	cmp	r6, r5
   12e00:	beq	12c08 <strspn@plt+0xe9c>
   12e04:	b	12a50 <strspn@plt+0xce4>
   12e08:	ldr	r7, [sp, #48]	; 0x30
   12e0c:	cmp	r7, #0
   12e10:	beq	12c08 <strspn@plt+0xe9c>
   12e14:	ldr	ip, [sp, #40]	; 0x28
   12e18:	cmp	ip, #0
   12e1c:	beq	131e4 <strspn@plt+0x1478>
   12e20:	add	r6, sp, #120	; 0x78
   12e24:	add	r8, sp, #144	; 0x90
   12e28:	str	r6, [sp, #40]	; 0x28
   12e2c:	b	12a50 <strspn@plt+0xce4>
   12e30:	mov	r7, r0
   12e34:	mov	r0, r6
   12e38:	bl	11aa8 <scols_unref_table@plt>
   12e3c:	str	r7, [sl, #292]	; 0x124
   12e40:	mov	r0, #1
   12e44:	b	124f0 <strspn@plt+0x784>
   12e48:	ldr	r6, [sp, #40]	; 0x28
   12e4c:	cmp	r6, #0
   12e50:	beq	12618 <strspn@plt+0x8ac>
   12e54:	b	12570 <strspn@plt+0x804>
   12e58:	muleq	r1, r8, r6
   12e5c:	muleq	r1, r8, r5
   12e60:	andeq	sl, r1, r8, ror #15
   12e64:	strdeq	ip, [r2], -r8
   12e68:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   12e6c:	andeq	sl, r1, r8, lsr #13
   12e70:	ldr	r7, [sp, #40]	; 0x28
   12e74:	add	r1, sp, #80	; 0x50
   12e78:	ldr	r0, [sp, #32]
   12e7c:	str	r7, [sp, #72]	; 0x48
   12e80:	str	r7, [sp, #76]	; 0x4c
   12e84:	str	r7, [sp, #84]	; 0x54
   12e88:	bl	1594c <strspn@plt+0x3be0>
   12e8c:	cmp	r0, #0
   12e90:	ldrgt	r5, [sp, #80]	; 0x50
   12e94:	ble	13e14 <strspn@plt+0x20a8>
   12e98:	ldr	r3, [r5, #88]	; 0x58
   12e9c:	cmp	r3, #0
   12ea0:	beq	131b8 <strspn@plt+0x144c>
   12ea4:	mov	r0, r6
   12ea8:	mov	r1, #0
   12eac:	bl	11a90 <scols_table_new_line@plt>
   12eb0:	ldr	r3, [sp, #72]	; 0x48
   12eb4:	cmp	r3, #0
   12eb8:	mov	r7, r0
   12ebc:	beq	12ed0 <strspn@plt+0x1164>
   12ec0:	ldr	r2, [r3, #8]
   12ec4:	ldr	r3, [r5, #8]
   12ec8:	cmp	r2, r3
   12ecc:	beq	12edc <strspn@plt+0x1170>
   12ed0:	ldr	r0, [r5, #8]
   12ed4:	bl	118bc <getpwuid@plt>
   12ed8:	str	r0, [sp, #72]	; 0x48
   12edc:	ldr	r3, [sp, #76]	; 0x4c
   12ee0:	cmp	r3, #0
   12ee4:	beq	12ef8 <strspn@plt+0x118c>
   12ee8:	ldr	r2, [r3, #8]
   12eec:	ldr	r3, [r5, #12]
   12ef0:	cmp	r2, r3
   12ef4:	beq	12f04 <strspn@plt+0x1198>
   12ef8:	ldr	r0, [r5, #12]
   12efc:	bl	11d48 <getgrgid@plt>
   12f00:	str	r0, [sp, #76]	; 0x4c
   12f04:	ldr	r3, [sl, #8]
   12f08:	cmp	r3, #0
   12f0c:	ldrgt	r4, [pc, #-176]	; 12e64 <strspn@plt+0x10f8>
   12f10:	movgt	r8, #0
   12f14:	ble	12fb8 <strspn@plt+0x124c>
   12f18:	ldr	r3, [r4, #4]!
   12f1c:	cmp	r3, #18
   12f20:	ldrls	pc, [pc, r3, lsl #2]
   12f24:	b	12fa0 <strspn@plt+0x1234>
   12f28:	andeq	r3, r1, r0, asr #1
   12f2c:	andeq	r3, r1, ip, lsr #1
   12f30:	andeq	r3, r1, r8, asr #32
   12f34:	andeq	r3, r1, r0, lsr #32
   12f38:	andeq	r2, r1, r4, ror pc
   12f3c:	andeq	r3, r1, r8, ror r0
   12f40:	andeq	r2, r1, r4, ror pc
   12f44:	andeq	r3, r1, r4, ror r1
   12f48:	andeq	r3, r1, r0, ror #2
   12f4c:	andeq	r3, r1, r4, asr r1
   12f50:	andeq	r3, r1, r0, asr #2
   12f54:	andeq	r3, r1, r0, lsr #2
   12f58:	andeq	r3, r1, r0, lsl r1
   12f5c:	strdeq	r3, [r1], -ip
   12f60:	ldrdeq	r3, [r1], -r4
   12f64:	andeq	r3, r1, r0, lsl r0
   12f68:	andeq	r2, r1, r0, ror #31
   12f6c:	andeq	r2, r1, ip, asr #31
   12f70:	muleq	r1, r8, r0
   12f74:	ldr	r2, [r5, #16]
   12f78:	movw	r1, #45308	; 0xb0fc
   12f7c:	add	r0, sp, #84	; 0x54
   12f80:	movt	r1, #1
   12f84:	bl	14764 <strspn@plt+0x29f8>
   12f88:	mov	r0, r7
   12f8c:	mov	r1, r8
   12f90:	ldr	r2, [sp, #84]	; 0x54
   12f94:	bl	11898 <scols_line_refer_data@plt>
   12f98:	cmp	r0, #0
   12f9c:	bne	13340 <strspn@plt+0x15d4>
   12fa0:	ldr	r3, [sl, #8]
   12fa4:	add	r8, r8, #1
   12fa8:	mov	r2, #0
   12fac:	str	r2, [sp, #84]	; 0x54
   12fb0:	cmp	r8, r3
   12fb4:	blt	12f18 <strspn@plt+0x11ac>
   12fb8:	ldr	r7, [sp, #32]
   12fbc:	cmp	r7, #0
   12fc0:	bge	131c4 <strspn@plt+0x1458>
   12fc4:	ldr	r5, [r5, #88]	; 0x58
   12fc8:	b	12e98 <strspn@plt+0x112c>
   12fcc:	movw	r1, #45308	; 0xb0fc
   12fd0:	add	r0, sp, #84	; 0x54
   12fd4:	movt	r1, #1
   12fd8:	ldr	r2, [r5, #80]	; 0x50
   12fdc:	b	12f84 <strspn@plt+0x1218>
   12fe0:	ldrd	r2, [r5, #40]	; 0x28
   12fe4:	orrs	r0, r2, r3
   12fe8:	beq	12fa0 <strspn@plt+0x1234>
   12fec:	ldrb	r0, [fp, #4]
   12ff0:	mov	r1, r2
   12ff4:	ubfx	r0, r0, #4, #2
   12ff8:	bl	14b58 <strspn@plt+0x2dec>
   12ffc:	mov	r2, r0
   13000:	mov	r0, r7
   13004:	mov	r1, r8
   13008:	bl	11898 <scols_line_refer_data@plt>
   1300c:	b	12f98 <strspn@plt+0x122c>
   13010:	ldrd	r2, [r5, #32]
   13014:	orrs	lr, r2, r3
   13018:	beq	12fa0 <strspn@plt+0x1234>
   1301c:	b	12fec <strspn@plt+0x1280>
   13020:	ldrb	r3, [fp, #4]
   13024:	tst	r3, #8
   13028:	beq	13180 <strspn@plt+0x1414>
   1302c:	ldr	r2, [r5, #24]
   13030:	movw	r1, #45312	; 0xb100
   13034:	add	r0, sp, #84	; 0x54
   13038:	movt	r1, #1
   1303c:	ubfx	r2, r2, #0, #9
   13040:	bl	14764 <strspn@plt+0x29f8>
   13044:	b	12fa0 <strspn@plt+0x1234>
   13048:	add	r0, sp, #72	; 0x48
   1304c:	ldr	r1, [r5, #8]
   13050:	bl	14d28 <strspn@plt+0x2fbc>
   13054:	cmp	r0, #0
   13058:	str	r0, [sp, #84]	; 0x54
   1305c:	bne	12f88 <strspn@plt+0x121c>
   13060:	movw	r1, #45308	; 0xb0fc
   13064:	add	r0, sp, #84	; 0x54
   13068:	movt	r1, #1
   1306c:	ldr	r2, [r5, #8]
   13070:	bl	14764 <strspn@plt+0x29f8>
   13074:	b	12f88 <strspn@plt+0x121c>
   13078:	ldr	r1, [r5, #16]
   1307c:	add	r0, sp, #72	; 0x48
   13080:	bl	14d28 <strspn@plt+0x2fbc>
   13084:	cmp	r0, #0
   13088:	mov	r2, r0
   1308c:	str	r0, [sp, #84]	; 0x54
   13090:	bne	13000 <strspn@plt+0x1294>
   13094:	b	12fa0 <strspn@plt+0x1234>
   13098:	movw	r1, #45308	; 0xb0fc
   1309c:	add	r0, sp, #84	; 0x54
   130a0:	movt	r1, #1
   130a4:	ldr	r2, [r5, #84]	; 0x54
   130a8:	b	12f84 <strspn@plt+0x1218>
   130ac:	movw	r1, #45304	; 0xb0f8
   130b0:	add	r0, sp, #84	; 0x54
   130b4:	movt	r1, #1
   130b8:	ldr	r2, [r5]
   130bc:	b	12f84 <strspn@plt+0x1218>
   130c0:	movw	r1, #45296	; 0xb0f0
   130c4:	add	r0, sp, #84	; 0x54
   130c8:	movt	r1, #1
   130cc:	ldr	r2, [r5, #4]
   130d0:	b	12f84 <strspn@plt+0x1218>
   130d4:	ldrd	r2, [r5, #64]	; 0x40
   130d8:	movw	r1, #44720	; 0xaeb0
   130dc:	add	r0, sp, #84	; 0x54
   130e0:	movt	r1, #1
   130e4:	bl	14764 <strspn@plt+0x29f8>
   130e8:	mov	r0, r7
   130ec:	mov	r1, r8
   130f0:	ldr	r2, [sp, #84]	; 0x54
   130f4:	bl	11898 <scols_line_refer_data@plt>
   130f8:	b	12f98 <strspn@plt+0x122c>
   130fc:	movw	r1, #44720	; 0xaeb0
   13100:	add	r0, sp, #84	; 0x54
   13104:	movt	r1, #1
   13108:	ldrd	r2, [r5, #56]	; 0x38
   1310c:	b	130e4 <strspn@plt+0x1378>
   13110:	ldrd	r2, [r5, #48]	; 0x30
   13114:	orrs	ip, r2, r3
   13118:	beq	12fa0 <strspn@plt+0x1234>
   1311c:	b	12fec <strspn@plt+0x1280>
   13120:	ldr	r1, [r5, #12]
   13124:	add	r0, sp, #76	; 0x4c
   13128:	bl	14934 <strspn@plt+0x2bc8>
   1312c:	cmp	r0, #0
   13130:	mov	r2, r0
   13134:	str	r0, [sp, #84]	; 0x54
   13138:	bne	13000 <strspn@plt+0x1294>
   1313c:	b	12fa0 <strspn@plt+0x1234>
   13140:	movw	r1, #45308	; 0xb0fc
   13144:	add	r0, sp, #84	; 0x54
   13148:	movt	r1, #1
   1314c:	ldr	r2, [r5, #12]
   13150:	b	12f84 <strspn@plt+0x1218>
   13154:	add	r0, sp, #72	; 0x48
   13158:	ldr	r1, [r5, #8]
   1315c:	b	13080 <strspn@plt+0x1314>
   13160:	movw	r1, #45308	; 0xb0fc
   13164:	add	r0, sp, #84	; 0x54
   13168:	movt	r1, #1
   1316c:	ldr	r2, [r5, #8]
   13170:	b	12f84 <strspn@plt+0x1218>
   13174:	add	r0, sp, #76	; 0x4c
   13178:	ldr	r1, [r5, #20]
   1317c:	b	13128 <strspn@plt+0x13bc>
   13180:	mov	r0, #11
   13184:	bl	11a6c <malloc@plt>
   13188:	cmp	r0, #0
   1318c:	beq	13e40 <strspn@plt+0x20d4>
   13190:	ldr	r3, [r5, #24]
   13194:	mov	r1, r0
   13198:	str	r0, [sp, #84]	; 0x54
   1319c:	ubfx	r0, r3, #0, #9
   131a0:	bl	17b10 <strspn@plt+0x5da4>
   131a4:	mov	r0, r7
   131a8:	mov	r1, r8
   131ac:	ldr	r2, [sp, #84]	; 0x54
   131b0:	bl	11898 <scols_line_refer_data@plt>
   131b4:	b	12f98 <strspn@plt+0x122c>
   131b8:	ldr	r7, [sp, #32]
   131bc:	cmp	r7, #0
   131c0:	bge	12ea4 <strspn@plt+0x1138>
   131c4:	ldr	r0, [sp, #80]	; 0x50
   131c8:	bl	15c34 <strspn@plt+0x3ec8>
   131cc:	ldr	r6, [sp, #52]	; 0x34
   131d0:	cmp	r6, #0
   131d4:	bne	1350c <strspn@plt+0x17a0>
   131d8:	ldr	ip, [sp, #48]	; 0x30
   131dc:	cmp	ip, #0
   131e0:	beq	12c08 <strspn@plt+0xe9c>
   131e4:	ldr	r0, [sp, #32]
   131e8:	add	r1, sp, #120	; 0x78
   131ec:	mov	r4, #0
   131f0:	ldr	r7, [sl, #292]	; 0x124
   131f4:	str	r4, [sp, #104]	; 0x68
   131f8:	str	r4, [sp, #108]	; 0x6c
   131fc:	str	r4, [sp, #112]	; 0x70
   13200:	str	r4, [sp, #116]	; 0x74
   13204:	str	r4, [sp, #144]	; 0x90
   13208:	bl	15698 <strspn@plt+0x392c>
   1320c:	cmp	r0, r4
   13210:	ldrgt	r6, [sp, #120]	; 0x78
   13214:	ble	13db8 <strspn@plt+0x204c>
   13218:	ldr	r3, [r6, #60]	; 0x3c
   1321c:	cmp	r3, #0
   13220:	beq	134f4 <strspn@plt+0x1788>
   13224:	mov	r0, r7
   13228:	mov	r1, #0
   1322c:	bl	11a90 <scols_table_new_line@plt>
   13230:	ldr	r3, [sl, #8]
   13234:	cmp	r3, #0
   13238:	ldrgt	r8, [pc, #-988]	; 12e64 <strspn@plt+0x10f8>
   1323c:	movgt	r5, #0
   13240:	mov	r4, r0
   13244:	ble	132f0 <strspn@plt+0x1584>
   13248:	ldr	r3, [r8, #4]!
   1324c:	cmp	r3, #28
   13250:	ldrls	pc, [pc, r3, lsl #2]
   13254:	b	132d8 <strspn@plt+0x156c>
   13258:	andeq	r3, r1, r4, lsl r3
   1325c:			; <UNDEFINED> instruction: 0x000134b8
   13260:	andeq	r3, r1, r8, lsl #9
   13264:	andeq	r3, r1, r0, ror #8
   13268:	andeq	r3, r1, ip, asr #8
   1326c:	andeq	r3, r1, r0, asr #8
   13270:	andeq	r3, r1, ip, lsr #8
   13274:	andeq	r3, r1, r0, lsr #8
   13278:	andeq	r3, r1, ip, lsl #8
   1327c:	andeq	r3, r1, r4, asr #7
   13280:			; <UNDEFINED> instruction: 0x000133b0
   13284:	muleq	r1, r0, r3
   13288:	andeq	r3, r1, r0, ror #6
   1328c:	ldrdeq	r3, [r1], -r8
   13290:	ldrdeq	r3, [r1], -r8
   13294:	ldrdeq	r3, [r1], -r8
   13298:	ldrdeq	r3, [r1], -r8
   1329c:	ldrdeq	r3, [r1], -r8
   132a0:	ldrdeq	r3, [r1], -r8
   132a4:	ldrdeq	r3, [r1], -r8
   132a8:	ldrdeq	r3, [r1], -r8
   132ac:	ldrdeq	r3, [r1], -r8
   132b0:	ldrdeq	r3, [r1], -r8
   132b4:	ldrdeq	r3, [r1], -r8
   132b8:	ldrdeq	r3, [r1], -r8
   132bc:	ldrdeq	r3, [r1], -r8
   132c0:	ldrdeq	r3, [r1], -r8
   132c4:	andeq	r3, r1, r4, ror #7
   132c8:	andeq	r3, r1, ip, asr #5
   132cc:	ldrd	r2, [r6, #40]	; 0x28
   132d0:	orrs	r0, r2, r3
   132d4:	bne	1336c <strspn@plt+0x1600>
   132d8:	ldr	r3, [sl, #8]
   132dc:	add	r5, r5, #1
   132e0:	mov	r2, #0
   132e4:	str	r2, [sp, #144]	; 0x90
   132e8:	cmp	r5, r3
   132ec:	blt	13248 <strspn@plt+0x14dc>
   132f0:	ldr	ip, [sp, #32]
   132f4:	cmp	ip, #0
   132f8:	blt	1330c <strspn@plt+0x15a0>
   132fc:	ldr	r3, [sp, #120]	; 0x78
   13300:	ldrd	r2, [r3, #48]	; 0x30
   13304:	orrs	r1, r2, r3
   13308:	bne	13b88 <strspn@plt+0x1e1c>
   1330c:	ldr	r6, [r6, #60]	; 0x3c
   13310:	b	13218 <strspn@plt+0x14ac>
   13314:	ldr	r2, [r6, #4]
   13318:	movw	r1, #45296	; 0xb0f0
   1331c:	add	r0, sp, #144	; 0x90
   13320:	movt	r1, #1
   13324:	bl	14764 <strspn@plt+0x29f8>
   13328:	mov	r0, r4
   1332c:	mov	r1, r5
   13330:	ldr	r2, [sp, #144]	; 0x90
   13334:	bl	11898 <scols_line_refer_data@plt>
   13338:	cmp	r0, #0
   1333c:	beq	132d8 <strspn@plt+0x156c>
   13340:	movw	r1, #44736	; 0xaec0
   13344:	mov	r0, #0
   13348:	movt	r1, #1
   1334c:	mov	r2, #5
   13350:	bl	11988 <dcgettext@plt>
   13354:	mov	r1, r0
   13358:	mov	r0, #1
   1335c:	bl	119d0 <err@plt>
   13360:	ldrd	r2, [r6, #32]
   13364:	orrs	lr, r2, r3
   13368:	beq	132d8 <strspn@plt+0x156c>
   1336c:	ldrb	r0, [fp, #4]
   13370:	mov	r1, r2
   13374:	ubfx	r0, r0, #4, #2
   13378:	bl	14b58 <strspn@plt+0x2dec>
   1337c:	mov	r2, r0
   13380:	mov	r0, r4
   13384:	mov	r1, r5
   13388:	bl	11898 <scols_line_refer_data@plt>
   1338c:	b	13338 <strspn@plt+0x15cc>
   13390:	ldr	r1, [r6, #12]
   13394:	add	r0, sp, #112	; 0x70
   13398:	bl	14934 <strspn@plt+0x2bc8>
   1339c:	cmp	r0, #0
   133a0:	mov	r2, r0
   133a4:	str	r0, [sp, #144]	; 0x90
   133a8:	bne	13380 <strspn@plt+0x1614>
   133ac:	b	132d8 <strspn@plt+0x156c>
   133b0:	movw	r1, #45308	; 0xb0fc
   133b4:	add	r0, sp, #144	; 0x90
   133b8:	movt	r1, #1
   133bc:	ldr	r2, [r6, #12]
   133c0:	b	13324 <strspn@plt+0x15b8>
   133c4:	ldr	r1, [r6, #8]
   133c8:	add	r0, sp, #104	; 0x68
   133cc:	bl	14d28 <strspn@plt+0x2fbc>
   133d0:	cmp	r0, #0
   133d4:	mov	r2, r0
   133d8:	str	r0, [sp, #144]	; 0x90
   133dc:	bne	13380 <strspn@plt+0x1614>
   133e0:	b	132d8 <strspn@plt+0x156c>
   133e4:	movw	r1, #44720	; 0xaeb0
   133e8:	add	r0, sp, #144	; 0x90
   133ec:	movt	r1, #1
   133f0:	ldrd	r2, [r6, #48]	; 0x30
   133f4:	bl	14764 <strspn@plt+0x29f8>
   133f8:	mov	r0, r4
   133fc:	mov	r1, r5
   13400:	ldr	r2, [sp, #144]	; 0x90
   13404:	bl	11898 <scols_line_refer_data@plt>
   13408:	b	13338 <strspn@plt+0x15cc>
   1340c:	movw	r1, #45308	; 0xb0fc
   13410:	add	r0, sp, #144	; 0x90
   13414:	movt	r1, #1
   13418:	ldr	r2, [r6, #8]
   1341c:	b	13324 <strspn@plt+0x15b8>
   13420:	add	r0, sp, #116	; 0x74
   13424:	ldr	r1, [r6, #20]
   13428:	b	13398 <strspn@plt+0x162c>
   1342c:	movw	r1, #45308	; 0xb0fc
   13430:	add	r0, sp, #144	; 0x90
   13434:	movt	r1, #1
   13438:	ldr	r2, [r6, #20]
   1343c:	b	13324 <strspn@plt+0x15b8>
   13440:	add	r0, sp, #108	; 0x6c
   13444:	ldr	r1, [r6, #16]
   13448:	b	133cc <strspn@plt+0x1660>
   1344c:	movw	r1, #45308	; 0xb0fc
   13450:	add	r0, sp, #144	; 0x90
   13454:	movt	r1, #1
   13458:	ldr	r2, [r6, #16]
   1345c:	b	13324 <strspn@plt+0x15b8>
   13460:	ldrb	r3, [fp, #4]
   13464:	tst	r3, #8
   13468:	beq	134cc <strspn@plt+0x1760>
   1346c:	ldr	r2, [r6, #24]
   13470:	movw	r1, #45312	; 0xb100
   13474:	add	r0, sp, #144	; 0x90
   13478:	movt	r1, #1
   1347c:	ubfx	r2, r2, #0, #9
   13480:	bl	14764 <strspn@plt+0x29f8>
   13484:	b	133f8 <strspn@plt+0x168c>
   13488:	add	r0, sp, #104	; 0x68
   1348c:	ldr	r1, [r6, #8]
   13490:	bl	14d28 <strspn@plt+0x2fbc>
   13494:	cmp	r0, #0
   13498:	str	r0, [sp, #144]	; 0x90
   1349c:	bne	133f8 <strspn@plt+0x168c>
   134a0:	movw	r1, #45308	; 0xb0fc
   134a4:	add	r0, sp, #144	; 0x90
   134a8:	movt	r1, #1
   134ac:	ldr	r2, [r6, #8]
   134b0:	bl	14764 <strspn@plt+0x29f8>
   134b4:	b	133f8 <strspn@plt+0x168c>
   134b8:	movw	r1, #45304	; 0xb0f8
   134bc:	add	r0, sp, #144	; 0x90
   134c0:	movt	r1, #1
   134c4:	ldr	r2, [r6]
   134c8:	b	13324 <strspn@plt+0x15b8>
   134cc:	mov	r0, #11
   134d0:	bl	11a6c <malloc@plt>
   134d4:	cmp	r0, #0
   134d8:	beq	13e40 <strspn@plt+0x20d4>
   134dc:	ldr	r3, [r6, #24]
   134e0:	mov	r1, r0
   134e4:	str	r0, [sp, #144]	; 0x90
   134e8:	ubfx	r0, r3, #0, #9
   134ec:	bl	17b10 <strspn@plt+0x5da4>
   134f0:	b	133f8 <strspn@plt+0x168c>
   134f4:	ldr	ip, [sp, #32]
   134f8:	cmp	ip, #0
   134fc:	bge	13224 <strspn@plt+0x14b8>
   13500:	ldr	r0, [sp, #120]	; 0x78
   13504:	bl	1591c <strspn@plt+0x3bb0>
   13508:	b	12c08 <strspn@plt+0xe9c>
   1350c:	ldr	r7, [sl, #292]	; 0x124
   13510:	add	r1, sp, #96	; 0x60
   13514:	ldr	r0, [sp, #32]
   13518:	mov	r4, #0
   1351c:	str	r4, [sp, #88]	; 0x58
   13520:	str	r4, [sp, #92]	; 0x5c
   13524:	str	r4, [sp, #100]	; 0x64
   13528:	str	r7, [sp, #40]	; 0x28
   1352c:	bl	15354 <strspn@plt+0x35e8>
   13530:	cmp	r0, r4
   13534:	ldrgt	r4, [sp, #96]	; 0x60
   13538:	ble	13e54 <strspn@plt+0x20e8>
   1353c:	ldr	r3, [r4, #96]	; 0x60
   13540:	cmp	r3, #0
   13544:	beq	13b64 <strspn@plt+0x1df8>
   13548:	ldr	r0, [sp, #40]	; 0x28
   1354c:	mov	r1, #0
   13550:	bl	11a90 <scols_table_new_line@plt>
   13554:	subs	r6, r0, #0
   13558:	beq	13b5c <strspn@plt+0x1df0>
   1355c:	mov	r5, #0
   13560:	ldr	r3, [sl, #8]
   13564:	cmp	r5, r3
   13568:	bge	13a34 <strspn@plt+0x1cc8>
   1356c:	ldr	lr, [pc, #-1804]	; 12e68 <strspn@plt+0x10fc>
   13570:	ldr	r3, [lr, r5, lsl #2]
   13574:	cmp	r3, #26
   13578:	ldrls	pc, [pc, r3, lsl #2]
   1357c:	b	13618 <strspn@plt+0x18ac>
   13580:	ldrdeq	r3, [r1], -r4
   13584:	andeq	r3, r1, r0, asr #13
   13588:	muleq	r1, r0, r6
   1358c:	andeq	r3, r1, r8, ror #12
   13590:	andeq	r3, r1, ip, ror #11
   13594:	andeq	r3, r1, r8, lsr #12
   13598:	andeq	r3, r1, ip, ror #11
   1359c:	andeq	r3, r1, r0, ror r8
   135a0:	andeq	r3, r1, ip, asr r8
   135a4:	andeq	r3, r1, r0, asr r8
   135a8:	andeq	r3, r1, ip, lsr r8
   135ac:	andeq	r3, r1, r0, lsr #17
   135b0:	muleq	r1, r0, r8
   135b4:	andeq	r3, r1, r8, lsl r6
   135b8:	andeq	r3, r1, r8, lsl r6
   135bc:	andeq	r3, r1, r8, lsl r6
   135c0:	andeq	r3, r1, r8, lsl r6
   135c4:	andeq	r3, r1, r8, lsl r6
   135c8:	andeq	r3, r1, r8, lsl r6
   135cc:	andeq	r3, r1, ip, lsr #17
   135d0:	andeq	r3, r1, r4, lsr #16
   135d4:	andeq	r3, r1, r4, asr r7
   135d8:	andeq	r3, r1, r4, asr #14
   135dc:	andeq	r3, r1, r0, lsr #14
   135e0:	strdeq	r3, [r1], -ip
   135e4:	andeq	r3, r1, r8, ror #13
   135e8:	andeq	r3, r1, r4, asr r6
   135ec:	ldr	r2, [r4, #16]
   135f0:	movw	r1, #45308	; 0xb0fc
   135f4:	add	r0, sp, #100	; 0x64
   135f8:	movt	r1, #1
   135fc:	bl	14764 <strspn@plt+0x29f8>
   13600:	mov	r0, r6
   13604:	mov	r1, r5
   13608:	ldr	r2, [sp, #100]	; 0x64
   1360c:	bl	11898 <scols_line_refer_data@plt>
   13610:	cmp	r0, #0
   13614:	bne	13340 <strspn@plt+0x15d4>
   13618:	mov	r3, #0
   1361c:	add	r5, r5, #1
   13620:	str	r3, [sp, #100]	; 0x64
   13624:	b	13560 <strspn@plt+0x17f4>
   13628:	ldr	r1, [r4, #16]
   1362c:	add	r0, sp, #88	; 0x58
   13630:	bl	14d28 <strspn@plt+0x2fbc>
   13634:	cmp	r0, #0
   13638:	mov	r2, r0
   1363c:	str	r0, [sp, #100]	; 0x64
   13640:	beq	13618 <strspn@plt+0x18ac>
   13644:	mov	r0, r6
   13648:	mov	r1, r5
   1364c:	bl	11898 <scols_line_refer_data@plt>
   13650:	b	13610 <strspn@plt+0x18a4>
   13654:	movw	r1, #45308	; 0xb0fc
   13658:	add	r0, sp, #100	; 0x64
   1365c:	movt	r1, #1
   13660:	ldr	r2, [r4, #76]	; 0x4c
   13664:	b	135fc <strspn@plt+0x1890>
   13668:	ldrb	r3, [fp, #4]
   1366c:	tst	r3, #8
   13670:	beq	13b34 <strspn@plt+0x1dc8>
   13674:	ldr	r2, [r4, #24]
   13678:	movw	r1, #45312	; 0xb100
   1367c:	add	r0, sp, #100	; 0x64
   13680:	movt	r1, #1
   13684:	ubfx	r2, r2, #0, #9
   13688:	bl	14764 <strspn@plt+0x29f8>
   1368c:	b	13600 <strspn@plt+0x1894>
   13690:	add	r0, sp, #88	; 0x58
   13694:	ldr	r1, [r4, #8]
   13698:	bl	14d28 <strspn@plt+0x2fbc>
   1369c:	cmp	r0, #0
   136a0:	str	r0, [sp, #100]	; 0x64
   136a4:	bne	13600 <strspn@plt+0x1894>
   136a8:	movw	r1, #45308	; 0xb0fc
   136ac:	add	r0, sp, #100	; 0x64
   136b0:	movt	r1, #1
   136b4:	ldr	r2, [r4, #8]
   136b8:	bl	14764 <strspn@plt+0x29f8>
   136bc:	b	13600 <strspn@plt+0x1894>
   136c0:	movw	r1, #45304	; 0xb0f8
   136c4:	add	r0, sp, #100	; 0x64
   136c8:	movt	r1, #1
   136cc:	ldr	r2, [r4]
   136d0:	b	135fc <strspn@plt+0x1890>
   136d4:	movw	r1, #45296	; 0xb0f0
   136d8:	add	r0, sp, #100	; 0x64
   136dc:	movt	r1, #1
   136e0:	ldr	r2, [r4, #4]
   136e4:	b	135fc <strspn@plt+0x1890>
   136e8:	movw	r1, #45308	; 0xb0fc
   136ec:	add	r0, sp, #100	; 0x64
   136f0:	movt	r1, #1
   136f4:	ldr	r2, [r4, #72]	; 0x48
   136f8:	b	135fc <strspn@plt+0x1890>
   136fc:	ldr	r0, [r4, #72]	; 0x48
   13700:	bl	16f78 <strspn@plt+0x520c>
   13704:	mov	r1, r5
   13708:	mov	r3, r0
   1370c:	mov	r2, r0
   13710:	mov	r0, r6
   13714:	str	r3, [sp, #100]	; 0x64
   13718:	bl	11898 <scols_line_refer_data@plt>
   1371c:	b	13610 <strspn@plt+0x18a4>
   13720:	ldrd	r2, [r4, #56]	; 0x38
   13724:	orrs	r7, r2, r3
   13728:	beq	13618 <strspn@plt+0x18ac>
   1372c:	ldrb	r0, [fp, #4]
   13730:	mov	r1, r2
   13734:	ubfx	r0, r0, #4, #2
   13738:	bl	14b58 <strspn@plt+0x2dec>
   1373c:	mov	r2, r0
   13740:	b	13644 <strspn@plt+0x18d8>
   13744:	ldrd	r2, [r4, #48]	; 0x30
   13748:	orrs	r1, r2, r3
   1374c:	beq	13618 <strspn@plt+0x18ac>
   13750:	b	1372c <strspn@plt+0x19c0>
   13754:	ldr	r0, [sp, #100]	; 0x64
   13758:	bl	11904 <free@plt>
   1375c:	mov	r2, #5
   13760:	movw	r1, #45480	; 0xb1a8
   13764:	mov	r0, #0
   13768:	movt	r1, #1
   1376c:	bl	11988 <dcgettext@plt>
   13770:	bl	11b14 <strlen@plt>
   13774:	mov	r2, #5
   13778:	movw	r1, #45488	; 0xb1b0
   1377c:	movt	r1, #1
   13780:	mov	r3, r0
   13784:	mov	r0, #0
   13788:	str	r3, [sp, #28]
   1378c:	bl	11988 <dcgettext@plt>
   13790:	bl	11b14 <strlen@plt>
   13794:	mov	r2, #5
   13798:	movw	r1, #45496	; 0xb1b8
   1379c:	movt	r1, #1
   137a0:	mov	r8, r0
   137a4:	mov	r0, #0
   137a8:	bl	11988 <dcgettext@plt>
   137ac:	bl	11b14 <strlen@plt>
   137b0:	mov	r2, #5
   137b4:	movw	r1, #45504	; 0xb1c0
   137b8:	movt	r1, #1
   137bc:	mov	r7, r0
   137c0:	mov	r0, #0
   137c4:	bl	11988 <dcgettext@plt>
   137c8:	bl	11b14 <strlen@plt>
   137cc:	ldr	r3, [sp, #28]
   137d0:	add	r3, r3, r8
   137d4:	add	r3, r3, #4
   137d8:	add	r3, r3, r7
   137dc:	add	r3, r3, r0
   137e0:	mov	r0, #1
   137e4:	str	r3, [sp, #28]
   137e8:	mov	r1, r3
   137ec:	bl	11874 <calloc@plt>
   137f0:	ldr	r3, [sp, #28]
   137f4:	adds	r8, r3, #0
   137f8:	movne	r8, #1
   137fc:	cmp	r0, #0
   13800:	mov	r7, r0
   13804:	movne	r8, #0
   13808:	cmp	r8, #0
   1380c:	beq	13e80 <strspn@plt+0x2114>
   13810:	movw	r1, #44892	; 0xaf5c
   13814:	mov	r2, r3
   13818:	mov	r0, #1
   1381c:	movt	r1, #1
   13820:	bl	119d0 <err@plt>
   13824:	movw	r1, #44720	; 0xaeb0
   13828:	add	r0, sp, #100	; 0x64
   1382c:	movt	r1, #1
   13830:	ldrd	r2, [r4, #32]
   13834:	bl	14764 <strspn@plt+0x29f8>
   13838:	b	13600 <strspn@plt+0x1894>
   1383c:	movw	r1, #45308	; 0xb0fc
   13840:	add	r0, sp, #100	; 0x64
   13844:	movt	r1, #1
   13848:	ldr	r2, [r4, #12]
   1384c:	b	135fc <strspn@plt+0x1890>
   13850:	add	r0, sp, #88	; 0x58
   13854:	ldr	r1, [r4, #8]
   13858:	b	13630 <strspn@plt+0x18c4>
   1385c:	movw	r1, #45308	; 0xb0fc
   13860:	add	r0, sp, #100	; 0x64
   13864:	movt	r1, #1
   13868:	ldr	r2, [r4, #8]
   1386c:	b	135fc <strspn@plt+0x1890>
   13870:	ldr	r1, [r4, #20]
   13874:	add	r0, sp, #92	; 0x5c
   13878:	bl	14934 <strspn@plt+0x2bc8>
   1387c:	cmp	r0, #0
   13880:	mov	r2, r0
   13884:	str	r0, [sp, #100]	; 0x64
   13888:	bne	13644 <strspn@plt+0x18d8>
   1388c:	b	13618 <strspn@plt+0x18ac>
   13890:	ldrd	r2, [r4, #64]	; 0x40
   13894:	orrs	r0, r2, r3
   13898:	beq	13618 <strspn@plt+0x18ac>
   1389c:	b	1372c <strspn@plt+0x19c0>
   138a0:	add	r0, sp, #92	; 0x5c
   138a4:	ldr	r1, [r4, #12]
   138a8:	b	13878 <strspn@plt+0x1b0c>
   138ac:	ldrb	r0, [fp, #4]
   138b0:	ubfx	r0, r0, #2, #1
   138b4:	cmp	r0, #0
   138b8:	beq	14058 <strspn@plt+0x22ec>
   138bc:	movw	r1, #44720	; 0xaeb0
   138c0:	add	r0, sp, #100	; 0x64
   138c4:	movt	r1, #1
   138c8:	ldrd	r2, [r4, #40]	; 0x28
   138cc:	bl	14764 <strspn@plt+0x29f8>
   138d0:	b	13600 <strspn@plt+0x1894>
   138d4:	mov	r0, #0
   138d8:	add	r8, sp, #144	; 0x90
   138dc:	mov	r4, r0
   138e0:	bl	11cd0 <scols_new_iter@plt>
   138e4:	mov	r1, r4
   138e8:	ldr	r6, [pc, #-2696]	; 12e68 <strspn@plt+0x10fc>
   138ec:	str	r0, [sp, #40]	; 0x28
   138f0:	ldr	r0, [sp, #32]
   138f4:	bl	11c64 <scols_table_get_line@plt>
   138f8:	str	r9, [sp, #48]	; 0x30
   138fc:	mov	r7, r0
   13900:	b	1395c <strspn@plt+0x1bf0>
   13904:	mov	r1, r4
   13908:	mov	r0, r7
   1390c:	bl	11b44 <scols_line_get_cell@plt>
   13910:	ldr	r3, [r6, r4, lsl #2]
   13914:	ldr	ip, [sp, #44]	; 0x2c
   13918:	add	r3, ip, r3, lsl #5
   1391c:	ldr	r5, [r3, #8]
   13920:	bl	11bbc <scols_cell_get_data@plt>
   13924:	subs	r9, r0, #0
   13928:	beq	13958 <strspn@plt+0x1bec>
   1392c:	mov	r0, r5
   13930:	bl	11b14 <strlen@plt>
   13934:	mov	lr, #32
   13938:	movw	r1, #45756	; 0xb2bc
   1393c:	str	lr, [sp]
   13940:	str	r9, [sp, #4]
   13944:	mov	r2, r5
   13948:	movt	r1, #1
   1394c:	rsb	r3, r0, #35	; 0x23
   13950:	mov	r0, #1
   13954:	bl	11be0 <__printf_chk@plt>
   13958:	add	r4, r4, #1
   1395c:	ldr	r0, [sp, #32]
   13960:	mov	r2, r8
   13964:	ldr	r1, [sp, #40]	; 0x28
   13968:	bl	11b68 <scols_table_next_column@plt>
   1396c:	cmp	r0, #0
   13970:	beq	13904 <strspn@plt+0x1b98>
   13974:	cmp	r7, #0
   13978:	ldr	r9, [sp, #48]	; 0x30
   1397c:	beq	139b8 <strspn@plt+0x1c4c>
   13980:	mov	r0, r7
   13984:	bl	11c34 <scols_line_get_userdata@plt>
   13988:	subs	r4, r0, #0
   1398c:	beq	139b8 <strspn@plt+0x1c4c>
   13990:	mov	r2, #5
   13994:	movw	r1, #45772	; 0xb2cc
   13998:	mov	r0, #0
   1399c:	movt	r1, #1
   139a0:	bl	11988 <dcgettext@plt>
   139a4:	mov	r1, r0
   139a8:	mov	r0, #1
   139ac:	bl	11be0 <__printf_chk@plt>
   139b0:	mov	r0, r4
   139b4:	bl	11c88 <scols_print_table@plt>
   139b8:	ldr	r0, [sp, #40]	; 0x28
   139bc:	bl	118f8 <scols_free_iter@plt>
   139c0:	b	12c24 <strspn@plt+0xeb8>
   139c4:	movw	r3, #49640	; 0xc1e8
   139c8:	movt	r3, #2
   139cc:	ldr	r3, [r3]
   139d0:	cmp	r3, #0
   139d4:	bne	1265c <strspn@plt+0x8f0>
   139d8:	ldr	r7, [sp, #64]	; 0x40
   139dc:	ldr	ip, [sp, #56]	; 0x38
   139e0:	orrs	r3, r7, ip
   139e4:	bne	1265c <strspn@plt+0x8f0>
   139e8:	ldr	r1, [pc, #-2952]	; 12e68 <strspn@plt+0x10fc>
   139ec:	str	r3, [r1, r3, lsl #2]
   139f0:	add	r3, r3, #1
   139f4:	cmp	r3, #34	; 0x22
   139f8:	movw	r2, #49648	; 0xc1f0
   139fc:	movt	r2, #2
   13a00:	bne	139ec <strspn@plt+0x1c80>
   13a04:	str	r3, [r2, #8]
   13a08:	b	12848 <strspn@plt+0xadc>
   13a0c:	movw	r0, #41240	; 0xa118
   13a10:	movt	r0, #1
   13a14:	add	r1, r0, r1
   13a18:	ldrb	r3, [fp, #4]
   13a1c:	ldr	r5, [sp, #68]	; 0x44
   13a20:	mov	r4, r8
   13a24:	ldr	r2, [r1, #1748]	; 0x6d4
   13a28:	bfi	r3, r2, #4, #2
   13a2c:	strb	r3, [fp, #4]
   13a30:	b	11ed4 <strspn@plt+0x168>
   13a34:	ldr	ip, [sp, #32]
   13a38:	cmp	ip, #0
   13a3c:	bge	13b70 <strspn@plt+0x1e04>
   13a40:	ldr	r4, [r4, #96]	; 0x60
   13a44:	b	1353c <strspn@plt+0x17d0>
   13a48:	movw	r4, #49628	; 0xc1dc
   13a4c:	movt	r4, #2
   13a50:	mov	r0, #0
   13a54:	mov	r2, #5
   13a58:	movw	r1, #44952	; 0xaf98
   13a5c:	movt	r1, #1
   13a60:	ldr	r6, [r4]
   13a64:	mov	r8, lr
   13a68:	mov	r5, r0
   13a6c:	bl	11988 <dcgettext@plt>
   13a70:	movw	r3, #49616	; 0xc1d0
   13a74:	movt	r3, #2
   13a78:	mov	r1, #1
   13a7c:	ldr	r3, [r3]
   13a80:	mov	r2, r0
   13a84:	mov	r0, r6
   13a88:	bl	11c1c <__fprintf_chk@plt>
   13a8c:	ldr	r0, [r8, r5]
   13a90:	cmp	r0, #0
   13a94:	beq	13ae0 <strspn@plt+0x1d74>
   13a98:	ldr	r2, [pc, #-3124]	; 12e6c <strspn@plt+0x1100>
   13a9c:	b	13ab0 <strspn@plt+0x1d44>
   13aa0:	add	r2, r2, #16
   13aa4:	ldr	r1, [r2, #-20]	; 0xffffffec
   13aa8:	cmp	r1, r0
   13aac:	beq	13b1c <strspn@plt+0x1db0>
   13ab0:	ldr	r3, [r2, #-16]
   13ab4:	cmp	r3, #0
   13ab8:	bne	13aa0 <strspn@plt+0x1d34>
   13abc:	mov	r3, r0
   13ac0:	movw	r2, #45792	; 0xb2e0
   13ac4:	ldr	r0, [r4]
   13ac8:	movt	r2, #1
   13acc:	mov	r1, #1
   13ad0:	bl	11c1c <__fprintf_chk@plt>
   13ad4:	add	r5, r5, #4
   13ad8:	cmp	r5, #60	; 0x3c
   13adc:	bne	13a8c <strspn@plt+0x1d20>
   13ae0:	mov	r2, #5
   13ae4:	movw	r1, #44968	; 0xafa8
   13ae8:	mov	r0, #0
   13aec:	movt	r1, #1
   13af0:	ldr	r5, [r4]
   13af4:	bl	11988 <dcgettext@plt>
   13af8:	mov	r1, #1
   13afc:	mov	r2, r0
   13b00:	mov	r0, r5
   13b04:	bl	11c1c <__fprintf_chk@plt>
   13b08:	ldr	r1, [r4]
   13b0c:	mov	r0, #10
   13b10:	bl	11c94 <fputc@plt>
   13b14:	mov	r0, #1
   13b18:	bl	11ae4 <exit@plt>
   13b1c:	movw	r2, #45784	; 0xb2d8
   13b20:	ldr	r0, [r4]
   13b24:	movt	r2, #1
   13b28:	mov	r1, #1
   13b2c:	bl	11c1c <__fprintf_chk@plt>
   13b30:	b	13ad4 <strspn@plt+0x1d68>
   13b34:	mov	r0, #11
   13b38:	bl	11a6c <malloc@plt>
   13b3c:	cmp	r0, #0
   13b40:	beq	13e40 <strspn@plt+0x20d4>
   13b44:	ldr	r3, [r4, #24]
   13b48:	mov	r1, r0
   13b4c:	str	r0, [sp, #100]	; 0x64
   13b50:	ubfx	r0, r3, #0, #9
   13b54:	bl	17b10 <strspn@plt+0x5da4>
   13b58:	b	13600 <strspn@plt+0x1894>
   13b5c:	movw	r0, #894	; 0x37e
   13b60:	bl	11d8c <strspn@plt+0x20>
   13b64:	ldr	r6, [sp, #32]
   13b68:	cmp	r6, #0
   13b6c:	bge	13548 <strspn@plt+0x17dc>
   13b70:	ldr	r0, [sp, #96]	; 0x60
   13b74:	bl	15674 <strspn@plt+0x3908>
   13b78:	ldr	r7, [sp, #48]	; 0x30
   13b7c:	cmp	r7, #0
   13b80:	bne	131e4 <strspn@plt+0x1478>
   13b84:	b	12c08 <strspn@plt+0xe9c>
   13b88:	mov	r0, fp
   13b8c:	bl	14884 <strspn@plt+0x2b18>
   13b90:	mov	r1, #0
   13b94:	mov	r5, r0
   13b98:	bl	118d4 <scols_table_enable_noheadings@plt>
   13b9c:	mov	r0, r5
   13ba0:	movw	r1, #45712	; 0xb290
   13ba4:	vldr	d0, [pc, #988]	; 13f88 <strspn@plt+0x221c>
   13ba8:	movt	r1, #1
   13bac:	mov	r2, #4
   13bb0:	bl	118ec <scols_table_new_column@plt>
   13bb4:	cmp	r0, #0
   13bb8:	beq	13e0c <strspn@plt+0x20a0>
   13bbc:	movw	r1, #45720	; 0xb298
   13bc0:	mov	r0, r5
   13bc4:	movt	r1, #1
   13bc8:	vldr	d0, [pc, #952]	; 13f88 <strspn@plt+0x221c>
   13bcc:	mov	r2, #4
   13bd0:	bl	118ec <scols_table_new_column@plt>
   13bd4:	cmp	r0, #0
   13bd8:	beq	13e04 <strspn@plt+0x2098>
   13bdc:	movw	r1, #45728	; 0xb2a0
   13be0:	mov	r0, r5
   13be4:	movt	r1, #1
   13be8:	vldr	d0, [pc, #920]	; 13f88 <strspn@plt+0x221c>
   13bec:	mov	r2, #4
   13bf0:	bl	118ec <scols_table_new_column@plt>
   13bf4:	cmp	r0, #0
   13bf8:	beq	13dfc <strspn@plt+0x2090>
   13bfc:	movw	r1, #45736	; 0xb2a8
   13c00:	mov	r0, r5
   13c04:	movt	r1, #1
   13c08:	vldr	d0, [pc, #888]	; 13f88 <strspn@plt+0x221c>
   13c0c:	mov	r2, #4
   13c10:	bl	118ec <scols_table_new_column@plt>
   13c14:	cmp	r0, #0
   13c18:	beq	13df4 <strspn@plt+0x2088>
   13c1c:	movw	r1, #46744	; 0xb698
   13c20:	mov	r0, r5
   13c24:	movt	r1, #1
   13c28:	vldr	d0, [pc, #856]	; 13f88 <strspn@plt+0x221c>
   13c2c:	mov	r2, #4
   13c30:	bl	118ec <scols_table_new_column@plt>
   13c34:	cmp	r0, #0
   13c38:	beq	13dec <strspn@plt+0x2080>
   13c3c:	movw	r1, #45744	; 0xb2b0
   13c40:	mov	r0, r5
   13c44:	movt	r1, #1
   13c48:	vldr	d0, [pc, #824]	; 13f88 <strspn@plt+0x221c>
   13c4c:	mov	r2, #4
   13c50:	bl	118ec <scols_table_new_column@plt>
   13c54:	cmp	r0, #0
   13c58:	beq	13de4 <strspn@plt+0x2078>
   13c5c:	mov	r6, #0
   13c60:	str	r4, [sp, #40]	; 0x28
   13c64:	b	13d88 <strspn@plt+0x201c>
   13c68:	mov	r1, #0
   13c6c:	mov	r0, r5
   13c70:	ldr	r8, [ip, #56]	; 0x38
   13c74:	bl	11a90 <scols_table_new_line@plt>
   13c78:	mov	r2, r6
   13c7c:	movw	r1, #45752	; 0xb2b8
   13c80:	movt	r1, #1
   13c84:	add	r7, r8, r6, lsl #4
   13c88:	mov	r4, r0
   13c8c:	add	r0, sp, #144	; 0x90
   13c90:	bl	14764 <strspn@plt+0x29f8>
   13c94:	mov	r0, r4
   13c98:	mov	r1, #0
   13c9c:	ldr	r2, [sp, #144]	; 0x90
   13ca0:	bl	11898 <scols_line_refer_data@plt>
   13ca4:	cmp	r0, #0
   13ca8:	bne	13340 <strspn@plt+0x15d4>
   13cac:	ldr	r2, [r8, r6, lsl #4]
   13cb0:	movw	r1, #45304	; 0xb0f8
   13cb4:	add	r0, sp, #144	; 0x90
   13cb8:	movt	r1, #1
   13cbc:	bl	14764 <strspn@plt+0x29f8>
   13cc0:	mov	r0, r4
   13cc4:	mov	r1, #1
   13cc8:	ldr	r2, [sp, #144]	; 0x90
   13ccc:	bl	11898 <scols_line_refer_data@plt>
   13cd0:	cmp	r0, #0
   13cd4:	bne	13340 <strspn@plt+0x15d4>
   13cd8:	ldr	r2, [r7, #4]
   13cdc:	movw	r1, #45304	; 0xb0f8
   13ce0:	add	r0, sp, #144	; 0x90
   13ce4:	movt	r1, #1
   13ce8:	bl	14764 <strspn@plt+0x29f8>
   13cec:	mov	r0, r4
   13cf0:	mov	r1, #2
   13cf4:	ldr	r2, [sp, #144]	; 0x90
   13cf8:	bl	11898 <scols_line_refer_data@plt>
   13cfc:	cmp	r0, #0
   13d00:	bne	13340 <strspn@plt+0x15d4>
   13d04:	ldr	r2, [r7, #8]
   13d08:	movw	r1, #45304	; 0xb0f8
   13d0c:	add	r0, sp, #144	; 0x90
   13d10:	movt	r1, #1
   13d14:	bl	14764 <strspn@plt+0x29f8>
   13d18:	mov	r0, r4
   13d1c:	mov	r1, #3
   13d20:	ldr	r2, [sp, #144]	; 0x90
   13d24:	bl	11898 <scols_line_refer_data@plt>
   13d28:	cmp	r0, #0
   13d2c:	bne	13340 <strspn@plt+0x15d4>
   13d30:	ldr	r2, [r7, #12]
   13d34:	movw	r1, #45304	; 0xb0f8
   13d38:	add	r0, sp, #144	; 0x90
   13d3c:	movt	r1, #1
   13d40:	bl	14764 <strspn@plt+0x29f8>
   13d44:	mov	r0, r4
   13d48:	mov	r1, #4
   13d4c:	ldr	r2, [sp, #144]	; 0x90
   13d50:	bl	11898 <scols_line_refer_data@plt>
   13d54:	cmp	r0, #0
   13d58:	bne	13340 <strspn@plt+0x15d4>
   13d5c:	ldr	r0, [r7, #12]
   13d60:	bl	16f78 <strspn@plt+0x520c>
   13d64:	mov	r1, #5
   13d68:	mov	r3, r0
   13d6c:	mov	r2, r0
   13d70:	mov	r0, r4
   13d74:	str	r3, [sp, #144]	; 0x90
   13d78:	bl	11898 <scols_line_refer_data@plt>
   13d7c:	cmp	r0, #0
   13d80:	bne	13340 <strspn@plt+0x15d4>
   13d84:	add	r6, r6, #1
   13d88:	ldr	ip, [sp, #120]	; 0x78
   13d8c:	mov	r0, r6
   13d90:	mov	r1, #0
   13d94:	ldrd	r2, [ip, #48]	; 0x30
   13d98:	cmp	r1, r3
   13d9c:	cmpeq	r0, r2
   13da0:	bcc	13c68 <strspn@plt+0x1efc>
   13da4:	ldr	r4, [sp, #40]	; 0x28
   13da8:	mov	r1, r5
   13dac:	mov	r0, r4
   13db0:	bl	11a48 <scols_line_set_userdata@plt>
   13db4:	b	13500 <strspn@plt+0x1794>
   13db8:	ldr	r7, [sp, #32]
   13dbc:	cmp	r7, r4
   13dc0:	blt	12c08 <strspn@plt+0xe9c>
   13dc4:	mov	r0, r4
   13dc8:	mov	r2, #5
   13dcc:	movw	r1, #45280	; 0xb0e0
   13dd0:	movt	r1, #1
   13dd4:	bl	11988 <dcgettext@plt>
   13dd8:	ldr	r1, [sp, #32]
   13ddc:	bl	11b2c <warnx@plt>
   13de0:	b	12c08 <strspn@plt+0xe9c>
   13de4:	movw	r0, #531	; 0x213
   13de8:	bl	11d8c <strspn@plt+0x20>
   13dec:	movw	r0, #529	; 0x211
   13df0:	bl	11d8c <strspn@plt+0x20>
   13df4:	movw	r0, #527	; 0x20f
   13df8:	bl	11d8c <strspn@plt+0x20>
   13dfc:	movw	r0, #525	; 0x20d
   13e00:	bl	11d8c <strspn@plt+0x20>
   13e04:	movw	r0, #523	; 0x20b
   13e08:	bl	11d8c <strspn@plt+0x20>
   13e0c:	movw	r0, #521	; 0x209
   13e10:	bl	11d8c <strspn@plt+0x20>
   13e14:	ldr	ip, [sp, #32]
   13e18:	cmp	ip, #0
   13e1c:	blt	131cc <strspn@plt+0x1460>
   13e20:	ldr	r0, [sp, #40]	; 0x28
   13e24:	mov	r2, #5
   13e28:	movw	r1, #45280	; 0xb0e0
   13e2c:	movt	r1, #1
   13e30:	bl	11988 <dcgettext@plt>
   13e34:	ldr	r1, [sp, #32]
   13e38:	bl	11b2c <warnx@plt>
   13e3c:	b	131cc <strspn@plt+0x1460>
   13e40:	movw	r1, #44892	; 0xaf5c
   13e44:	mov	r0, #1
   13e48:	movt	r1, #1
   13e4c:	mov	r2, #11
   13e50:	bl	119d0 <err@plt>
   13e54:	ldr	ip, [sp, #32]
   13e58:	cmp	ip, r4
   13e5c:	blt	13b78 <strspn@plt+0x1e0c>
   13e60:	mov	r0, r4
   13e64:	mov	r2, #5
   13e68:	movw	r1, #45280	; 0xb0e0
   13e6c:	movt	r1, #1
   13e70:	bl	11988 <dcgettext@plt>
   13e74:	ldr	r1, [sp, #32]
   13e78:	bl	11b2c <warnx@plt>
   13e7c:	b	13b78 <strspn@plt+0x1e0c>
   13e80:	ldr	r3, [r4, #24]
   13e84:	str	r0, [sp, #100]	; 0x64
   13e88:	ands	ip, r3, #512	; 0x200
   13e8c:	bne	13f90 <strspn@plt+0x2224>
   13e90:	ands	r8, r3, #1024	; 0x400
   13e94:	beq	13f74 <strspn@plt+0x2208>
   13e98:	mov	r0, ip
   13e9c:	mov	r2, #5
   13ea0:	movw	r1, #45488	; 0xb1b0
   13ea4:	movt	r1, #1
   13ea8:	str	ip, [sp, #28]
   13eac:	bl	11988 <dcgettext@plt>
   13eb0:	movw	r1, #47632	; 0xba10
   13eb4:	movt	r1, #1
   13eb8:	mov	r2, r0
   13ebc:	mov	r0, r7
   13ec0:	bl	11cb8 <sprintf@plt>
   13ec4:	ldr	r3, [r4, #24]
   13ec8:	ldr	ip, [sp, #28]
   13ecc:	tst	r3, #2048	; 0x800
   13ed0:	mov	r7, r0
   13ed4:	beq	13f68 <strspn@plt+0x21fc>
   13ed8:	mov	r8, ip
   13edc:	ldr	r3, [sp, #100]	; 0x64
   13ee0:	mov	r2, #5
   13ee4:	movw	r1, #45496	; 0xb1b8
   13ee8:	mov	r0, #0
   13eec:	movt	r1, #1
   13ef0:	add	r3, r3, r7
   13ef4:	str	r3, [sp, #28]
   13ef8:	bl	11988 <dcgettext@plt>
   13efc:	ldr	r3, [sp, #28]
   13f00:	movw	r1, #47632	; 0xba10
   13f04:	movt	r1, #1
   13f08:	mov	r2, r0
   13f0c:	mov	r0, r3
   13f10:	bl	11cb8 <sprintf@plt>
   13f14:	ldr	r3, [r4, #24]
   13f18:	tst	r3, #4096	; 0x1000
   13f1c:	add	r7, r7, r0
   13f20:	beq	13600 <strspn@plt+0x1894>
   13f24:	cmp	r8, #0
   13f28:	beq	13f3c <strspn@plt+0x21d0>
   13f2c:	ldr	r3, [sp, #100]	; 0x64
   13f30:	mov	r2, #44	; 0x2c
   13f34:	strb	r2, [r3, r7]
   13f38:	add	r7, r7, #1
   13f3c:	ldr	r3, [sp, #100]	; 0x64
   13f40:	mov	r2, #5
   13f44:	movw	r1, #45504	; 0xb1c0
   13f48:	mov	r0, #0
   13f4c:	movt	r1, #1
   13f50:	add	r7, r3, r7
   13f54:	bl	11988 <dcgettext@plt>
   13f58:	mov	r1, r0
   13f5c:	mov	r0, r7
   13f60:	bl	11a0c <strcpy@plt>
   13f64:	b	13600 <strspn@plt+0x1894>
   13f68:	tst	r3, #4096	; 0x1000
   13f6c:	bne	13f3c <strspn@plt+0x21d0>
   13f70:	b	13600 <strspn@plt+0x1894>
   13f74:	ands	r7, r3, #2048	; 0x800
   13f78:	beq	13f68 <strspn@plt+0x21fc>
   13f7c:	mov	r7, r8
   13f80:	b	13edc <strspn@plt+0x2170>
   13f84:	nop	{0}
	...
   13f90:	mov	r2, #5
   13f94:	movw	r1, #45480	; 0xb1a8
   13f98:	mov	r0, r8
   13f9c:	movt	r1, #1
   13fa0:	bl	11988 <dcgettext@plt>
   13fa4:	movw	r1, #47632	; 0xba10
   13fa8:	movt	r1, #1
   13fac:	mov	r2, r0
   13fb0:	mov	r0, r7
   13fb4:	bl	11cb8 <sprintf@plt>
   13fb8:	ldr	r3, [r4, #24]
   13fbc:	tst	r3, #1024	; 0x400
   13fc0:	mov	r7, r0
   13fc4:	beq	14074 <strspn@plt+0x2308>
   13fc8:	ldr	r2, [sp, #100]	; 0x64
   13fcc:	mov	ip, #44	; 0x2c
   13fd0:	add	r3, r0, #1
   13fd4:	movw	r1, #45488	; 0xb1b0
   13fd8:	mov	r0, r8
   13fdc:	movt	r1, #1
   13fe0:	strb	ip, [r2, r7]
   13fe4:	mov	r2, #5
   13fe8:	ldr	r7, [sp, #100]	; 0x64
   13fec:	str	r3, [sp, #28]
   13ff0:	add	r7, r7, r3
   13ff4:	bl	11988 <dcgettext@plt>
   13ff8:	movw	r1, #47632	; 0xba10
   13ffc:	movt	r1, #1
   14000:	mov	r2, r0
   14004:	mov	r0, r7
   14008:	bl	11cb8 <sprintf@plt>
   1400c:	ldr	r2, [r4, #24]
   14010:	ldr	r3, [sp, #28]
   14014:	tst	r2, #2048	; 0x800
   14018:	add	r7, r3, r0
   1401c:	beq	14068 <strspn@plt+0x22fc>
   14020:	ldr	r3, [sp, #100]	; 0x64
   14024:	mov	r2, #44	; 0x2c
   14028:	mov	r8, #1
   1402c:	strb	r2, [r3, r7]
   14030:	add	r7, r7, r8
   14034:	b	13edc <strspn@plt+0x2170>
   14038:	movw	r1, #45100	; 0xb02c
   1403c:	mov	r0, #0
   14040:	movt	r1, #1
   14044:	mov	r2, #5
   14048:	bl	11988 <dcgettext@plt>
   1404c:	mov	r1, r0
   14050:	mov	r0, #1
   14054:	bl	11c70 <errx@plt>
   14058:	ldrd	r2, [r4, #40]	; 0x28
   1405c:	bl	17cb8 <strspn@plt+0x5f4c>
   14060:	str	r0, [sp, #100]	; 0x64
   14064:	b	13600 <strspn@plt+0x1894>
   14068:	tst	r2, #4096	; 0x1000
   1406c:	bne	13f2c <strspn@plt+0x21c0>
   14070:	b	13600 <strspn@plt+0x1894>
   14074:	tst	r3, #2048	; 0x800
   14078:	bne	14020 <strspn@plt+0x22b4>
   1407c:	tst	r3, #4096	; 0x1000
   14080:	bne	13f2c <strspn@plt+0x21c0>
   14084:	b	13600 <strspn@plt+0x1894>
   14088:	bl	11994 <__stack_chk_fail@plt>
   1408c:	bl	11dac <strspn@plt+0x40>
   14090:	mov	fp, #0
   14094:	mov	lr, #0
   14098:	pop	{r1}		; (ldr r1, [sp], #4)
   1409c:	mov	r2, sp
   140a0:	push	{r2}		; (str r2, [sp, #-4]!)
   140a4:	push	{r0}		; (str r0, [sp, #-4]!)
   140a8:	ldr	ip, [pc, #16]	; 140c0 <strspn@plt+0x2354>
   140ac:	push	{ip}		; (str ip, [sp, #-4]!)
   140b0:	ldr	r0, [pc, #12]	; 140c4 <strspn@plt+0x2358>
   140b4:	ldr	r3, [pc, #12]	; 140c8 <strspn@plt+0x235c>
   140b8:	bl	11a78 <__libc_start_main@plt>
   140bc:	bl	11d24 <abort@plt>
   140c0:	ldrdeq	sl, [r1], -r8
   140c4:	strdeq	r1, [r1], -r0
   140c8:	andeq	sl, r1, r4, ror r0
   140cc:	ldr	r3, [pc, #20]	; 140e8 <strspn@plt+0x237c>
   140d0:	ldr	r2, [pc, #20]	; 140ec <strspn@plt+0x2380>
   140d4:	add	r3, pc, r3
   140d8:	ldr	r2, [r3, r2]
   140dc:	cmp	r2, #0
   140e0:	bxeq	lr
   140e4:	b	11ac0 <__gmon_start__@plt>
   140e8:	andeq	r7, r1, r4, lsr #30
   140ec:	andeq	r0, r0, r0, asr #3
   140f0:	push	{r3, lr}
   140f4:	movw	r0, #49612	; 0xc1cc
   140f8:	ldr	r3, [pc, #36]	; 14124 <strspn@plt+0x23b8>
   140fc:	movt	r0, #2
   14100:	rsb	r3, r0, r3
   14104:	cmp	r3, #6
   14108:	popls	{r3, pc}
   1410c:	movw	r3, #0
   14110:	movt	r3, #0
   14114:	cmp	r3, #0
   14118:	popeq	{r3, pc}
   1411c:	blx	r3
   14120:	pop	{r3, pc}
   14124:	andeq	ip, r2, pc, asr #3
   14128:	push	{r3, lr}
   1412c:	movw	r0, #49612	; 0xc1cc
   14130:	movw	r3, #49612	; 0xc1cc
   14134:	movt	r0, #2
   14138:	movt	r3, #2
   1413c:	rsb	r3, r0, r3
   14140:	asr	r3, r3, #2
   14144:	add	r3, r3, r3, lsr #31
   14148:	asrs	r1, r3, #1
   1414c:	popeq	{r3, pc}
   14150:	movw	r2, #0
   14154:	movt	r2, #0
   14158:	cmp	r2, #0
   1415c:	popeq	{r3, pc}
   14160:	blx	r2
   14164:	pop	{r3, pc}
   14168:	push	{r4, lr}
   1416c:	movw	r4, #49644	; 0xc1ec
   14170:	movt	r4, #2
   14174:	ldrb	r3, [r4]
   14178:	cmp	r3, #0
   1417c:	popne	{r4, pc}
   14180:	bl	140f0 <strspn@plt+0x2384>
   14184:	mov	r3, #1
   14188:	strb	r3, [r4]
   1418c:	pop	{r4, pc}
   14190:	movw	r0, #48892	; 0xbefc
   14194:	movt	r0, #2
   14198:	push	{r3, lr}
   1419c:	ldr	r3, [r0]
   141a0:	cmp	r3, #0
   141a4:	beq	141bc <strspn@plt+0x2450>
   141a8:	movw	r3, #0
   141ac:	movt	r3, #0
   141b0:	cmp	r3, #0
   141b4:	beq	141bc <strspn@plt+0x2450>
   141b8:	blx	r3
   141bc:	pop	{r3, lr}
   141c0:	b	14128 <strspn@plt+0x23bc>
   141c4:	andeq	r0, r0, r0
   141c8:	push	{r4, r5, r6, r7, lr}
   141cc:	mov	r2, #5
   141d0:	sub	sp, sp, #12
   141d4:	mov	r4, r0
   141d8:	movw	r1, #43008	; 0xa800
   141dc:	mov	r0, #0
   141e0:	movt	r1, #1
   141e4:	movw	r7, #41240	; 0xa118
   141e8:	bl	11988 <dcgettext@plt>
   141ec:	mov	r1, r4
   141f0:	bl	11d0c <fputs@plt>
   141f4:	mov	r2, #5
   141f8:	movw	r1, #43020	; 0xa80c
   141fc:	mov	r0, #0
   14200:	movt	r1, #1
   14204:	movt	r7, #1
   14208:	bl	11988 <dcgettext@plt>
   1420c:	movw	r3, #49616	; 0xc1d0
   14210:	movt	r3, #2
   14214:	mov	r1, #1
   14218:	ldr	r3, [r3]
   1421c:	mov	r2, r0
   14220:	mov	r0, r4
   14224:	bl	11c1c <__fprintf_chk@plt>
   14228:	mov	r2, #5
   1422c:	movw	r1, #43288	; 0xa918
   14230:	mov	r0, #0
   14234:	movt	r1, #1
   14238:	bl	11988 <dcgettext@plt>
   1423c:	mov	r1, r4
   14240:	bl	11d0c <fputs@plt>
   14244:	mov	r2, #5
   14248:	movw	r1, #43036	; 0xa81c
   1424c:	mov	r0, #0
   14250:	movt	r1, #1
   14254:	bl	11988 <dcgettext@plt>
   14258:	mov	r1, r4
   1425c:	bl	11d0c <fputs@plt>
   14260:	mov	r2, #5
   14264:	movw	r1, #43288	; 0xa918
   14268:	mov	r0, #0
   1426c:	movt	r1, #1
   14270:	bl	11988 <dcgettext@plt>
   14274:	mov	r1, r4
   14278:	bl	11d0c <fputs@plt>
   1427c:	mov	r2, #5
   14280:	movw	r1, #43076	; 0xa844
   14284:	mov	r0, #0
   14288:	movt	r1, #1
   1428c:	bl	11988 <dcgettext@plt>
   14290:	mov	r1, r4
   14294:	bl	11d0c <fputs@plt>
   14298:	mov	r2, #5
   1429c:	movw	r1, #43096	; 0xa858
   142a0:	mov	r0, #0
   142a4:	movt	r1, #1
   142a8:	bl	11988 <dcgettext@plt>
   142ac:	mov	r1, r4
   142b0:	bl	11d0c <fputs@plt>
   142b4:	mov	r2, #5
   142b8:	movw	r1, #43140	; 0xa884
   142bc:	mov	r0, #0
   142c0:	movt	r1, #1
   142c4:	bl	11988 <dcgettext@plt>
   142c8:	mov	r1, r4
   142cc:	bl	11d0c <fputs@plt>
   142d0:	mov	r2, #5
   142d4:	movw	r1, #43176	; 0xa8a8
   142d8:	mov	r0, #0
   142dc:	movt	r1, #1
   142e0:	bl	11988 <dcgettext@plt>
   142e4:	mov	r1, r4
   142e8:	bl	11d0c <fputs@plt>
   142ec:	mov	r2, #5
   142f0:	movw	r1, #43208	; 0xa8c8
   142f4:	mov	r0, #0
   142f8:	movt	r1, #1
   142fc:	bl	11988 <dcgettext@plt>
   14300:	mov	r1, r4
   14304:	bl	11d0c <fputs@plt>
   14308:	mov	r2, #5
   1430c:	movw	r1, #43292	; 0xa91c
   14310:	mov	r0, #0
   14314:	movt	r1, #1
   14318:	bl	11988 <dcgettext@plt>
   1431c:	mov	r1, r4
   14320:	bl	11d0c <fputs@plt>
   14324:	mov	r2, #5
   14328:	movw	r1, #43360	; 0xa960
   1432c:	mov	r0, #0
   14330:	movt	r1, #1
   14334:	bl	11988 <dcgettext@plt>
   14338:	mov	r1, r4
   1433c:	bl	11d0c <fputs@plt>
   14340:	mov	r2, #5
   14344:	movw	r1, #43372	; 0xa96c
   14348:	mov	r0, #0
   1434c:	movt	r1, #1
   14350:	bl	11988 <dcgettext@plt>
   14354:	mov	r1, r4
   14358:	bl	11d0c <fputs@plt>
   1435c:	mov	r2, #5
   14360:	movw	r1, #43420	; 0xa99c
   14364:	mov	r0, #0
   14368:	movt	r1, #1
   1436c:	bl	11988 <dcgettext@plt>
   14370:	mov	r1, r4
   14374:	bl	11d0c <fputs@plt>
   14378:	mov	r2, #5
   1437c:	movw	r1, #43472	; 0xa9d0
   14380:	mov	r0, #0
   14384:	movt	r1, #1
   14388:	bl	11988 <dcgettext@plt>
   1438c:	mov	r1, r4
   14390:	bl	11d0c <fputs@plt>
   14394:	mov	r2, #5
   14398:	mov	r0, #0
   1439c:	movw	r1, #43544	; 0xaa18
   143a0:	movt	r1, #1
   143a4:	mov	r5, r0
   143a8:	bl	11988 <dcgettext@plt>
   143ac:	mov	r1, r4
   143b0:	bl	11d0c <fputs@plt>
   143b4:	mov	r2, #5
   143b8:	movw	r1, #43628	; 0xaa6c
   143bc:	mov	r0, r5
   143c0:	movt	r1, #1
   143c4:	bl	11988 <dcgettext@plt>
   143c8:	mov	r1, r4
   143cc:	bl	11d0c <fputs@plt>
   143d0:	mov	r2, #5
   143d4:	movw	r1, #43680	; 0xaaa0
   143d8:	mov	r0, r5
   143dc:	movt	r1, #1
   143e0:	bl	11988 <dcgettext@plt>
   143e4:	mov	r1, r4
   143e8:	bl	11d0c <fputs@plt>
   143ec:	mov	r2, #5
   143f0:	movw	r1, #43748	; 0xaae4
   143f4:	mov	r0, r5
   143f8:	movt	r1, #1
   143fc:	bl	11988 <dcgettext@plt>
   14400:	mov	r1, r4
   14404:	bl	11d0c <fputs@plt>
   14408:	mov	r2, #5
   1440c:	movw	r1, #43824	; 0xab30
   14410:	mov	r0, r5
   14414:	movt	r1, #1
   14418:	bl	11988 <dcgettext@plt>
   1441c:	mov	r1, r4
   14420:	bl	11d0c <fputs@plt>
   14424:	mov	r2, #5
   14428:	movw	r1, #43900	; 0xab7c
   1442c:	mov	r0, r5
   14430:	movt	r1, #1
   14434:	bl	11988 <dcgettext@plt>
   14438:	mov	r1, r4
   1443c:	bl	11d0c <fputs@plt>
   14440:	mov	r2, #5
   14444:	movw	r1, #43956	; 0xabb4
   14448:	mov	r0, r5
   1444c:	movt	r1, #1
   14450:	bl	11988 <dcgettext@plt>
   14454:	mov	r1, r4
   14458:	bl	11d0c <fputs@plt>
   1445c:	mov	r2, #5
   14460:	movw	r1, #44024	; 0xabf8
   14464:	mov	r0, r5
   14468:	movt	r1, #1
   1446c:	bl	11988 <dcgettext@plt>
   14470:	mov	r1, r4
   14474:	bl	11d0c <fputs@plt>
   14478:	mov	r2, #5
   1447c:	movw	r1, #44072	; 0xac28
   14480:	mov	r0, r5
   14484:	movt	r1, #1
   14488:	bl	11988 <dcgettext@plt>
   1448c:	mov	r1, r4
   14490:	bl	11d0c <fputs@plt>
   14494:	mov	r2, #5
   14498:	movw	r1, #43288	; 0xa918
   1449c:	mov	r0, r5
   144a0:	movt	r1, #1
   144a4:	bl	11988 <dcgettext@plt>
   144a8:	mov	r1, r4
   144ac:	bl	11d0c <fputs@plt>
   144b0:	mov	r2, #5
   144b4:	movw	r1, #44136	; 0xac68
   144b8:	mov	r0, r5
   144bc:	movt	r1, #1
   144c0:	bl	11988 <dcgettext@plt>
   144c4:	mov	r1, r4
   144c8:	bl	11d0c <fputs@plt>
   144cc:	mov	r2, #5
   144d0:	movw	r1, #44180	; 0xac94
   144d4:	mov	r0, r5
   144d8:	movt	r1, #1
   144dc:	bl	11988 <dcgettext@plt>
   144e0:	mov	r1, r4
   144e4:	bl	11d0c <fputs@plt>
   144e8:	mov	r2, #5
   144ec:	movw	r1, #44236	; 0xaccc
   144f0:	mov	r0, r5
   144f4:	movt	r1, #1
   144f8:	bl	11988 <dcgettext@plt>
   144fc:	mov	r1, #1
   14500:	mov	r2, r0
   14504:	mov	r0, r4
   14508:	bl	11c1c <__fprintf_chk@plt>
   1450c:	mov	r1, r7
   14510:	mov	r2, #5
   14514:	ldr	r6, [r1, r5]!
   14518:	mov	r0, #0
   1451c:	add	r5, r5, #32
   14520:	ldr	r1, [r1, #4]
   14524:	bl	11988 <dcgettext@plt>
   14528:	mov	r3, r6
   1452c:	movw	r2, #44256	; 0xace0
   14530:	mov	r1, #1
   14534:	movt	r2, #1
   14538:	str	r0, [sp]
   1453c:	mov	r0, r4
   14540:	bl	11c1c <__fprintf_chk@plt>
   14544:	cmp	r5, #416	; 0x1a0
   14548:	bne	1450c <strspn@plt+0x27a0>
   1454c:	mov	r2, #5
   14550:	movw	r1, #44268	; 0xacec
   14554:	mov	r0, #0
   14558:	movt	r1, #1
   1455c:	bl	11988 <dcgettext@plt>
   14560:	mov	r1, #1
   14564:	ldr	r7, [pc, #492]	; 14758 <strspn@plt+0x29ec>
   14568:	sub	r5, r7, #256	; 0x100
   1456c:	mov	r2, r0
   14570:	mov	r0, r4
   14574:	bl	11c1c <__fprintf_chk@plt>
   14578:	ldr	r1, [r5, #612]	; 0x264
   1457c:	mov	r2, #5
   14580:	mov	r0, #0
   14584:	ldr	r6, [r5, #608]	; 0x260
   14588:	bl	11988 <dcgettext@plt>
   1458c:	add	r5, r5, #32
   14590:	movw	r2, #44256	; 0xace0
   14594:	mov	r1, #1
   14598:	mov	r3, r6
   1459c:	movt	r2, #1
   145a0:	str	r0, [sp]
   145a4:	mov	r0, r4
   145a8:	bl	11c1c <__fprintf_chk@plt>
   145ac:	cmp	r5, r7
   145b0:	bne	14578 <strspn@plt+0x280c>
   145b4:	mov	r2, #5
   145b8:	movw	r1, #44304	; 0xad10
   145bc:	mov	r0, #0
   145c0:	movt	r1, #1
   145c4:	bl	11988 <dcgettext@plt>
   145c8:	mov	r1, #1
   145cc:	ldr	r7, [pc, #392]	; 1475c <strspn@plt+0x29f0>
   145d0:	sub	r5, r7, #192	; 0xc0
   145d4:	mov	r2, r0
   145d8:	mov	r0, r4
   145dc:	bl	11c1c <__fprintf_chk@plt>
   145e0:	ldr	r1, [r5, #420]	; 0x1a4
   145e4:	mov	r2, #5
   145e8:	mov	r0, #0
   145ec:	ldr	r6, [r5, #416]	; 0x1a0
   145f0:	bl	11988 <dcgettext@plt>
   145f4:	add	r5, r5, #32
   145f8:	movw	r2, #44256	; 0xace0
   145fc:	mov	r1, #1
   14600:	mov	r3, r6
   14604:	movt	r2, #1
   14608:	str	r0, [sp]
   1460c:	mov	r0, r4
   14610:	bl	11c1c <__fprintf_chk@plt>
   14614:	cmp	r5, r7
   14618:	bne	145e0 <strspn@plt+0x2874>
   1461c:	mov	r2, #5
   14620:	movw	r1, #44340	; 0xad34
   14624:	mov	r0, #0
   14628:	movt	r1, #1
   1462c:	bl	11988 <dcgettext@plt>
   14630:	mov	r1, #1
   14634:	ldr	r7, [pc, #292]	; 14760 <strspn@plt+0x29f4>
   14638:	sub	r5, r7, #160	; 0xa0
   1463c:	mov	r2, r0
   14640:	mov	r0, r4
   14644:	bl	11c1c <__fprintf_chk@plt>
   14648:	mov	r2, #5
   1464c:	movw	r1, #44376	; 0xad58
   14650:	mov	r0, #0
   14654:	movt	r1, #1
   14658:	bl	11988 <dcgettext@plt>
   1465c:	mov	r1, #1
   14660:	movw	r2, #44256	; 0xace0
   14664:	movw	r3, #44400	; 0xad70
   14668:	movt	r2, #1
   1466c:	movt	r3, #1
   14670:	str	r0, [sp]
   14674:	mov	r0, r4
   14678:	bl	11c1c <__fprintf_chk@plt>
   1467c:	mov	r2, #5
   14680:	movw	r1, #44408	; 0xad78
   14684:	mov	r0, #0
   14688:	movt	r1, #1
   1468c:	bl	11988 <dcgettext@plt>
   14690:	mov	r1, #1
   14694:	movw	r2, #44256	; 0xace0
   14698:	movw	r3, #44436	; 0xad94
   1469c:	movt	r2, #1
   146a0:	movt	r3, #1
   146a4:	str	r0, [sp]
   146a8:	mov	r0, r4
   146ac:	bl	11c1c <__fprintf_chk@plt>
   146b0:	mov	r2, #5
   146b4:	movw	r1, #44444	; 0xad9c
   146b8:	mov	r0, #0
   146bc:	movt	r1, #1
   146c0:	bl	11988 <dcgettext@plt>
   146c4:	mov	r1, #1
   146c8:	mov	r2, r0
   146cc:	mov	r0, r4
   146d0:	bl	11c1c <__fprintf_chk@plt>
   146d4:	ldr	r1, [r5, #932]	; 0x3a4
   146d8:	mov	r2, #5
   146dc:	mov	r0, #0
   146e0:	ldr	r6, [r5, #928]	; 0x3a0
   146e4:	bl	11988 <dcgettext@plt>
   146e8:	add	r5, r5, #32
   146ec:	movw	r2, #44256	; 0xace0
   146f0:	mov	r1, #1
   146f4:	mov	r3, r6
   146f8:	movt	r2, #1
   146fc:	str	r0, [sp]
   14700:	mov	r0, r4
   14704:	bl	11c1c <__fprintf_chk@plt>
   14708:	cmp	r5, r7
   1470c:	bne	146d4 <strspn@plt+0x2968>
   14710:	mov	r2, #5
   14714:	movw	r1, #44476	; 0xadbc
   14718:	mov	r0, #0
   1471c:	movt	r1, #1
   14720:	bl	11988 <dcgettext@plt>
   14724:	movw	r3, #44504	; 0xadd8
   14728:	mov	r1, #1
   1472c:	movt	r3, #1
   14730:	mov	r2, r0
   14734:	mov	r0, r4
   14738:	bl	11c1c <__fprintf_chk@plt>
   1473c:	movw	r3, #49628	; 0xc1dc
   14740:	movt	r3, #2
   14744:	ldr	r0, [r3]
   14748:	subs	r3, r4, r0
   1474c:	rsbs	r0, r3, #0
   14750:	adcs	r0, r0, r3
   14754:	bl	11ae4 <exit@plt>
   14758:	andeq	sl, r1, r8, lsl r2
   1475c:	ldrdeq	sl, [r1], -r8
   14760:			; <UNDEFINED> instruction: 0x0001a1b8
   14764:	push	{r1, r2, r3}
   14768:	mov	r1, #1
   1476c:	push	{r4, lr}
   14770:	movw	r4, #49624	; 0xc1d8
   14774:	movt	r4, #2
   14778:	sub	sp, sp, #12
   1477c:	add	ip, sp, #24
   14780:	ldr	lr, [r4]
   14784:	ldr	r2, [sp, #20]
   14788:	mov	r3, ip
   1478c:	str	ip, [sp]
   14790:	str	lr, [sp, #4]
   14794:	bl	11b8c <__vasprintf_chk@plt>
   14798:	cmp	r0, #0
   1479c:	blt	147c4 <strspn@plt+0x2a58>
   147a0:	ldr	r2, [sp, #4]
   147a4:	ldr	r3, [r4]
   147a8:	cmp	r2, r3
   147ac:	bne	147c0 <strspn@plt+0x2a54>
   147b0:	add	sp, sp, #12
   147b4:	pop	{r4, lr}
   147b8:	add	sp, sp, #12
   147bc:	bx	lr
   147c0:	bl	11994 <__stack_chk_fail@plt>
   147c4:	movw	r1, #44516	; 0xade4
   147c8:	mov	r0, #1
   147cc:	movt	r1, #1
   147d0:	bl	119d0 <err@plt>
   147d4:	push	{r4, r5, r6, r7, r8, lr}
   147d8:	movw	r7, #41240	; 0xa118
   147dc:	movt	r7, #1
   147e0:	mov	r8, r0
   147e4:	mov	r6, r1
   147e8:	mov	r4, #0
   147ec:	ldr	r5, [r7, r4, lsl #5]
   147f0:	mov	r0, r8
   147f4:	mov	r2, r6
   147f8:	mov	r1, r5
   147fc:	bl	11b5c <strncasecmp@plt>
   14800:	cmp	r0, #0
   14804:	bne	14814 <strspn@plt+0x2aa8>
   14808:	ldrsb	r3, [r5, r6]
   1480c:	cmp	r3, #0
   14810:	beq	14844 <strspn@plt+0x2ad8>
   14814:	add	r4, r4, #1
   14818:	cmp	r4, #34	; 0x22
   1481c:	bne	147ec <strspn@plt+0x2a80>
   14820:	movw	r1, #44588	; 0xae2c
   14824:	movt	r1, #1
   14828:	mov	r0, #0
   1482c:	mov	r2, #5
   14830:	bl	11988 <dcgettext@plt>
   14834:	mov	r1, r8
   14838:	bl	11b2c <warnx@plt>
   1483c:	mvn	r0, #0
   14840:	pop	{r4, r5, r6, r7, r8, pc}
   14844:	cmp	r4, #12
   14848:	bls	1486c <strspn@plt+0x2b00>
   1484c:	movw	r3, #49648	; 0xc1f0
   14850:	movt	r3, #2
   14854:	ldr	r2, [r3]
   14858:	cmp	r2, r4
   1485c:	bhi	14874 <strspn@plt+0x2b08>
   14860:	ldr	r3, [r3, #4]
   14864:	cmp	r3, r4
   14868:	bcc	14874 <strspn@plt+0x2b08>
   1486c:	mov	r0, r4
   14870:	pop	{r4, r5, r6, r7, r8, pc}
   14874:	movw	r1, #44540	; 0xadfc
   14878:	mov	r0, #0
   1487c:	movt	r1, #1
   14880:	b	1482c <strspn@plt+0x2ac0>
   14884:	push	{r3, r4, r5, lr}
   14888:	mov	r4, r0
   1488c:	bl	119f4 <scols_new_table@plt>
   14890:	subs	r5, r0, #0
   14894:	beq	14918 <strspn@plt+0x2bac>
   14898:	ldrb	r3, [r4, #4]
   1489c:	tst	r3, #1
   148a0:	bne	148ec <strspn@plt+0x2b80>
   148a4:	ldr	r3, [r4]
   148a8:	sub	r3, r3, #1
   148ac:	cmp	r3, #3
   148b0:	ldrls	pc, [pc, r3, lsl #2]
   148b4:	b	148e4 <strspn@plt+0x2b78>
   148b8:	ldrdeq	r4, [r1], -r8
   148bc:	andeq	r4, r1, r8, asr #17
   148c0:	andeq	r4, r1, r8, lsl #18
   148c4:	strdeq	r4, [r1], -r8
   148c8:	movw	r1, #43288	; 0xa918
   148cc:	mov	r0, r5
   148d0:	movt	r1, #1
   148d4:	bl	1194c <scols_table_set_column_separator@plt>
   148d8:	mov	r0, r5
   148dc:	mov	r1, #1
   148e0:	bl	11a24 <scols_table_enable_export@plt>
   148e4:	mov	r0, r5
   148e8:	pop	{r3, r4, r5, pc}
   148ec:	mov	r1, #1
   148f0:	bl	118d4 <scols_table_enable_noheadings@plt>
   148f4:	b	148a4 <strspn@plt+0x2b38>
   148f8:	mov	r0, r5
   148fc:	mov	r1, #1
   14900:	bl	118d4 <scols_table_enable_noheadings@plt>
   14904:	b	148e4 <strspn@plt+0x2b78>
   14908:	mov	r0, r5
   1490c:	mov	r1, #1
   14910:	bl	1191c <scols_table_enable_raw@plt>
   14914:	b	148e4 <strspn@plt+0x2b78>
   14918:	movw	r1, #44608	; 0xae40
   1491c:	mov	r2, #5
   14920:	movt	r1, #1
   14924:	bl	11988 <dcgettext@plt>
   14928:	mov	r1, r0
   1492c:	mov	r0, #1
   14930:	bl	11c70 <errx@plt>
   14934:	push	{r4, lr}
   14938:	mov	r4, r0
   1493c:	ldr	r0, [r0]
   14940:	cmp	r0, #0
   14944:	beq	14954 <strspn@plt+0x2be8>
   14948:	ldr	r2, [r0, #8]
   1494c:	cmp	r2, r1
   14950:	beq	14968 <strspn@plt+0x2bfc>
   14954:	mov	r0, r1
   14958:	bl	11d48 <getgrgid@plt>
   1495c:	cmp	r0, #0
   14960:	str	r0, [r4]
   14964:	popeq	{r4, pc}
   14968:	ldr	r0, [r0]
   1496c:	cmp	r0, #0
   14970:	popeq	{r4, pc}
   14974:	bl	11b98 <__strdup@plt>
   14978:	cmp	r0, #0
   1497c:	popne	{r4, pc}
   14980:	bl	11d78 <strspn@plt+0xc>
   14984:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14988:	vpush	{d8-d9}
   1498c:	movw	r9, #49624	; 0xc1d8
   14990:	movt	r9, #2
   14994:	sub	sp, sp, #20
   14998:	mov	fp, r2
   1499c:	ldr	r3, [r9]
   149a0:	str	r1, [sp]
   149a4:	mov	r1, #0
   149a8:	ldr	r8, [sp, #88]	; 0x58
   149ac:	str	r3, [sp, #12]
   149b0:	bl	11a90 <scols_table_new_line@plt>
   149b4:	subs	r7, r0, #0
   149b8:	beq	14b40 <strspn@plt+0x2dd4>
   149bc:	movw	sl, #49648	; 0xc1f0
   149c0:	movt	sl, #2
   149c4:	ldr	r3, [sl, #8]
   149c8:	cmp	r3, #0
   149cc:	ble	14a80 <strspn@plt+0x2d14>
   149d0:	add	r5, sl, #8
   149d4:	str	r9, [sp, #4]
   149d8:	mov	r9, sl
   149dc:	ldr	sl, [sp]
   149e0:	mov	r4, #0
   149e4:	vldr	d9, [pc, #356]	; 14b50 <strspn@plt+0x2de4>
   149e8:	mov	r6, r4
   149ec:	ldr	r3, [r5, #4]!
   149f0:	str	r6, [sp, #8]
   149f4:	sub	r3, r3, #29
   149f8:	cmp	r3, #4
   149fc:	ldrls	pc, [pc, r3, lsl #2]
   14a00:	b	14a6c <strspn@plt+0x2d00>
   14a04:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14a08:	muleq	r1, ip, sl
   14a0c:	andeq	r4, r1, r0, ror #21
   14a10:			; <UNDEFINED> instruction: 0x00014ab0
   14a14:	andeq	r4, r1, r8, lsl sl
   14a18:	cmp	r8, #0
   14a1c:	beq	14b08 <strspn@plt+0x2d9c>
   14a20:	ldrd	r0, [sp, #72]	; 0x48
   14a24:	bl	19474 <strspn@plt+0x7708>
   14a28:	vmov	d8, r0, r1
   14a2c:	ldrd	r0, [sp, #80]	; 0x50
   14a30:	bl	19474 <strspn@plt+0x7708>
   14a34:	vmov	d7, r0, r1
   14a38:	movw	r1, #44728	; 0xaeb8
   14a3c:	add	r0, sp, #8
   14a40:	movt	r1, #1
   14a44:	vdiv.f64	d8, d8, d7
   14a48:	vmul.f64	d7, d8, d9
   14a4c:	vmov	r2, r3, d7
   14a50:	bl	14764 <strspn@plt+0x29f8>
   14a54:	mov	r0, r7
   14a58:	mov	r1, r4
   14a5c:	ldr	r2, [sp, #8]
   14a60:	bl	11898 <scols_line_refer_data@plt>
   14a64:	cmp	r0, #0
   14a68:	bne	14b20 <strspn@plt+0x2db4>
   14a6c:	ldr	r3, [r9, #8]
   14a70:	add	r4, r4, #1
   14a74:	cmp	r3, r4
   14a78:	bgt	149ec <strspn@plt+0x2c80>
   14a7c:	ldr	r9, [sp, #4]
   14a80:	ldr	r2, [sp, #12]
   14a84:	ldr	r3, [r9]
   14a88:	cmp	r2, r3
   14a8c:	bne	14b48 <strspn@plt+0x2ddc>
   14a90:	add	sp, sp, #20
   14a94:	vpop	{d8-d9}
   14a98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a9c:	mov	r0, r7
   14aa0:	mov	r1, r4
   14aa4:	mov	r2, fp
   14aa8:	bl	1188c <scols_line_set_data@plt>
   14aac:	b	14a64 <strspn@plt+0x2cf8>
   14ab0:	cmp	r8, #0
   14ab4:	beq	14b08 <strspn@plt+0x2d9c>
   14ab8:	ldrd	r2, [sp, #72]	; 0x48
   14abc:	movw	r1, #44720	; 0xaeb0
   14ac0:	add	r0, sp, #8
   14ac4:	movt	r1, #1
   14ac8:	bl	14764 <strspn@plt+0x29f8>
   14acc:	mov	r0, r7
   14ad0:	mov	r1, r4
   14ad4:	ldr	r2, [sp, #8]
   14ad8:	bl	11898 <scols_line_refer_data@plt>
   14adc:	b	14a64 <strspn@plt+0x2cf8>
   14ae0:	movw	r1, #44720	; 0xaeb0
   14ae4:	add	r0, sp, #8
   14ae8:	movt	r1, #1
   14aec:	ldrd	r2, [sp, #80]	; 0x50
   14af0:	b	14ac8 <strspn@plt+0x2d5c>
   14af4:	mov	r0, r7
   14af8:	mov	r1, r4
   14afc:	mov	r2, sl
   14b00:	bl	1188c <scols_line_set_data@plt>
   14b04:	b	14a64 <strspn@plt+0x2cf8>
   14b08:	movw	r2, #44724	; 0xaeb4
   14b0c:	mov	r0, r7
   14b10:	movt	r2, #1
   14b14:	mov	r1, r4
   14b18:	bl	1188c <scols_line_set_data@plt>
   14b1c:	b	14a64 <strspn@plt+0x2cf8>
   14b20:	movw	r1, #44736	; 0xaec0
   14b24:	mov	r0, #0
   14b28:	movt	r1, #1
   14b2c:	mov	r2, #5
   14b30:	bl	11988 <dcgettext@plt>
   14b34:	mov	r1, r0
   14b38:	mov	r0, #1
   14b3c:	bl	119d0 <err@plt>
   14b40:	mov	r0, #480	; 0x1e0
   14b44:	bl	11d8c <strspn@plt+0x20>
   14b48:	bl	11994 <__stack_chk_fail@plt>
   14b4c:	nop	{0}
   14b50:	andeq	r0, r0, r0
   14b54:	subsmi	r0, r9, r0
   14b58:	push	{r4, r5, r6, lr}
   14b5c:	movw	r4, #49624	; 0xc1d8
   14b60:	movt	r4, #2
   14b64:	sub	sp, sp, #120	; 0x78
   14b68:	mov	r5, r0
   14b6c:	mov	r2, #64	; 0x40
   14b70:	ldr	r3, [r4]
   14b74:	add	r0, sp, #52	; 0x34
   14b78:	str	r1, [sp, #4]
   14b7c:	mov	r1, #0
   14b80:	str	r3, [sp, #116]	; 0x74
   14b84:	bl	11bb0 <memset@plt>
   14b88:	add	r1, sp, #8
   14b8c:	add	r0, sp, #4
   14b90:	bl	119ac <localtime_r@plt>
   14b94:	cmp	r5, #2
   14b98:	beq	14cb8 <strspn@plt+0x2f4c>
   14b9c:	cmp	r5, #3
   14ba0:	beq	14c78 <strspn@plt+0x2f0c>
   14ba4:	cmp	r5, #1
   14ba8:	beq	14bcc <strspn@plt+0x2e60>
   14bac:	movw	r1, #44856	; 0xaf38
   14bb0:	mov	r0, #0
   14bb4:	movt	r1, #1
   14bb8:	mov	r2, #5
   14bbc:	bl	11988 <dcgettext@plt>
   14bc0:	mov	r1, r0
   14bc4:	mov	r0, #1
   14bc8:	bl	11c70 <errx@plt>
   14bcc:	movw	r5, #49648	; 0xc1f0
   14bd0:	movt	r5, #2
   14bd4:	ldr	r6, [sp, #4]
   14bd8:	ldr	r1, [r5, #284]	; 0x11c
   14bdc:	cmp	r1, #0
   14be0:	beq	14d0c <strspn@plt+0x2fa0>
   14be4:	movw	r3, #17671	; 0x4507
   14be8:	movt	r3, #49710	; 0xc22e
   14bec:	asr	r0, r6, #31
   14bf0:	asr	r2, r1, #31
   14bf4:	smull	lr, ip, r3, r6
   14bf8:	smull	lr, r3, r3, r1
   14bfc:	add	r6, ip, r6
   14c00:	add	r3, r3, r1
   14c04:	rsb	r6, r0, r6, asr #16
   14c08:	rsb	r3, r2, r3, asr #16
   14c0c:	cmp	r6, r3
   14c10:	beq	14cf0 <strspn@plt+0x2f84>
   14c14:	cmp	r1, #0
   14c18:	ldr	r6, [sp, #4]
   14c1c:	bne	14c30 <strspn@plt+0x2ec4>
   14c20:	ldr	r0, [pc, #252]	; 14d24 <strspn@plt+0x2fb8>
   14c24:	bl	11a18 <gettimeofday@plt>
   14c28:	ldr	r1, [r5, #284]	; 0x11c
   14c2c:	asr	r2, r1, #31
   14c30:	movw	r3, #42107	; 0xa47b
   14c34:	movt	r3, #17432	; 0x4418
   14c38:	asr	r0, r6, #31
   14c3c:	smull	ip, r1, r3, r1
   14c40:	smull	lr, r3, r3, r6
   14c44:	rsb	r2, r2, r1, asr #23
   14c48:	mov	r1, #64	; 0x40
   14c4c:	rsb	r3, r0, r3, asr #23
   14c50:	cmp	r3, r2
   14c54:	add	r3, sp, #8
   14c58:	addeq	r0, sp, #52	; 0x34
   14c5c:	addne	r0, sp, #52	; 0x34
   14c60:	movweq	r2, #44820	; 0xaf14
   14c64:	movwne	r2, #44828	; 0xaf1c
   14c68:	movteq	r2, #1
   14c6c:	movtne	r2, #1
   14c70:	bl	11a9c <strftime@plt>
   14c74:	b	14c90 <strspn@plt+0x2f24>
   14c78:	movw	r2, #44836	; 0xaf24
   14c7c:	add	r3, sp, #8
   14c80:	add	r0, sp, #52	; 0x34
   14c84:	movt	r2, #1
   14c88:	mov	r1, #64	; 0x40
   14c8c:	bl	11a9c <strftime@plt>
   14c90:	add	r0, sp, #52	; 0x34
   14c94:	bl	11b98 <__strdup@plt>
   14c98:	cmp	r0, #0
   14c9c:	beq	14d20 <strspn@plt+0x2fb4>
   14ca0:	ldr	r2, [sp, #116]	; 0x74
   14ca4:	ldr	r3, [r4]
   14ca8:	cmp	r2, r3
   14cac:	bne	14d1c <strspn@plt+0x2fb0>
   14cb0:	add	sp, sp, #120	; 0x78
   14cb4:	pop	{r4, r5, r6, pc}
   14cb8:	add	r1, sp, #52	; 0x34
   14cbc:	add	r0, sp, #8
   14cc0:	bl	11c10 <asctime_r@plt>
   14cc4:	add	r0, sp, #52	; 0x34
   14cc8:	bl	11b14 <strlen@plt>
   14ccc:	add	r2, sp, #52	; 0x34
   14cd0:	sub	r0, r0, #1
   14cd4:	ldrb	r2, [r2, r0]
   14cd8:	sxtb	r3, r2
   14cdc:	cmp	r3, #10
   14ce0:	addeq	ip, sp, #52	; 0x34
   14ce4:	moveq	r3, #0
   14ce8:	strbeq	r3, [ip, r0]
   14cec:	b	14c90 <strspn@plt+0x2f24>
   14cf0:	add	r3, sp, #8
   14cf4:	movw	r2, #44812	; 0xaf0c
   14cf8:	add	r0, sp, #52	; 0x34
   14cfc:	movt	r2, #1
   14d00:	mov	r1, #64	; 0x40
   14d04:	bl	11a9c <strftime@plt>
   14d08:	b	14c90 <strspn@plt+0x2f24>
   14d0c:	add	r0, r5, #284	; 0x11c
   14d10:	bl	11a18 <gettimeofday@plt>
   14d14:	ldr	r1, [r5, #284]	; 0x11c
   14d18:	b	14be4 <strspn@plt+0x2e78>
   14d1c:	bl	11994 <__stack_chk_fail@plt>
   14d20:	bl	11d78 <strspn@plt+0xc>
   14d24:	andeq	ip, r2, ip, lsl #6
   14d28:	push	{r4, lr}
   14d2c:	mov	r4, r0
   14d30:	ldr	r0, [r0]
   14d34:	cmp	r0, #0
   14d38:	beq	14d48 <strspn@plt+0x2fdc>
   14d3c:	ldr	r2, [r0, #8]
   14d40:	cmp	r2, r1
   14d44:	beq	14d5c <strspn@plt+0x2ff0>
   14d48:	mov	r0, r1
   14d4c:	bl	118bc <getpwuid@plt>
   14d50:	cmp	r0, #0
   14d54:	str	r0, [r4]
   14d58:	popeq	{r4, pc}
   14d5c:	ldr	r0, [r0]
   14d60:	cmp	r0, #0
   14d64:	popeq	{r4, pc}
   14d68:	bl	11b98 <__strdup@plt>
   14d6c:	cmp	r0, #0
   14d70:	popne	{r4, pc}
   14d74:	bl	11d78 <strspn@plt+0xc>
   14d78:	movw	r3, #49632	; 0xc1e0
   14d7c:	movt	r3, #2
   14d80:	push	{r4, r5, r6, lr}
   14d84:	ldr	r4, [r3]
   14d88:	mov	r0, r4
   14d8c:	bl	11a30 <__fpending@plt>
   14d90:	mov	r6, r0
   14d94:	mov	r0, r4
   14d98:	bl	11928 <ferror@plt>
   14d9c:	mov	r5, r0
   14da0:	mov	r0, r4
   14da4:	bl	11c40 <fclose@plt>
   14da8:	adds	r4, r0, #0
   14dac:	movne	r4, #1
   14db0:	cmp	r5, #0
   14db4:	bne	14e2c <strspn@plt+0x30c0>
   14db8:	cmp	r4, #0
   14dbc:	beq	14dd8 <strspn@plt+0x306c>
   14dc0:	cmp	r6, #0
   14dc4:	beq	14e7c <strspn@plt+0x3110>
   14dc8:	bl	11b50 <__errno_location@plt>
   14dcc:	ldr	r3, [r0]
   14dd0:	cmp	r3, #32
   14dd4:	bne	14e90 <strspn@plt+0x3124>
   14dd8:	movw	r3, #49628	; 0xc1dc
   14ddc:	movt	r3, #2
   14de0:	ldr	r4, [r3]
   14de4:	mov	r0, r4
   14de8:	bl	11a30 <__fpending@plt>
   14dec:	mov	r6, r0
   14df0:	mov	r0, r4
   14df4:	bl	11928 <ferror@plt>
   14df8:	mov	r5, r0
   14dfc:	mov	r0, r4
   14e00:	bl	11c40 <fclose@plt>
   14e04:	adds	r4, r0, #0
   14e08:	movne	r4, #1
   14e0c:	cmp	r5, #0
   14e10:	beq	14e58 <strspn@plt+0x30ec>
   14e14:	cmp	r4, #0
   14e18:	bne	14e24 <strspn@plt+0x30b8>
   14e1c:	bl	11b50 <__errno_location@plt>
   14e20:	str	r4, [r0]
   14e24:	mov	r0, #1
   14e28:	bl	11940 <_exit@plt>
   14e2c:	cmp	r4, #0
   14e30:	bne	14dc8 <strspn@plt+0x305c>
   14e34:	bl	11b50 <__errno_location@plt>
   14e38:	str	r4, [r0]
   14e3c:	mov	r2, #5
   14e40:	movw	r1, #44880	; 0xaf50
   14e44:	mov	r0, #0
   14e48:	movt	r1, #1
   14e4c:	bl	11988 <dcgettext@plt>
   14e50:	bl	11b2c <warnx@plt>
   14e54:	b	14e24 <strspn@plt+0x30b8>
   14e58:	cmp	r4, #0
   14e5c:	popeq	{r4, r5, r6, pc}
   14e60:	cmp	r6, #0
   14e64:	bne	14e24 <strspn@plt+0x30b8>
   14e68:	bl	11b50 <__errno_location@plt>
   14e6c:	ldr	r3, [r0]
   14e70:	cmp	r3, #9
   14e74:	bne	14e24 <strspn@plt+0x30b8>
   14e78:	pop	{r4, r5, r6, pc}
   14e7c:	bl	11b50 <__errno_location@plt>
   14e80:	ldr	r3, [r0]
   14e84:	cmp	r3, #9
   14e88:	bne	14dd0 <strspn@plt+0x3064>
   14e8c:	b	14dd8 <strspn@plt+0x306c>
   14e90:	cmp	r3, #0
   14e94:	beq	14e3c <strspn@plt+0x30d0>
   14e98:	mov	r2, #5
   14e9c:	movw	r1, #44880	; 0xaf50
   14ea0:	mov	r0, #0
   14ea4:	movt	r1, #1
   14ea8:	bl	11988 <dcgettext@plt>
   14eac:	bl	11c7c <warn@plt>
   14eb0:	b	14e24 <strspn@plt+0x30b8>
   14eb4:	push	{r4, r5, r6, r7, r8, lr}
   14eb8:	subs	r7, r0, #0
   14ebc:	popeq	{r4, r5, r6, r7, r8, pc}
   14ec0:	ldrd	r4, [r7, #48]	; 0x30
   14ec4:	orrs	r3, r4, r5
   14ec8:	popeq	{r4, r5, r6, r7, r8, pc}
   14ecc:	ldr	r8, [r7]
   14ed0:	cmp	r8, #0
   14ed4:	poplt	{r4, r5, r6, r7, r8, pc}
   14ed8:	mov	r0, r4
   14edc:	mov	r1, #16
   14ee0:	bl	11874 <calloc@plt>
   14ee4:	cmp	r0, #0
   14ee8:	bne	14ef4 <strspn@plt+0x3188>
   14eec:	cmp	r4, #0
   14ef0:	bne	1504c <strspn@plt+0x32e0>
   14ef4:	mov	r4, r0
   14ef8:	mov	r6, #0
   14efc:	str	r0, [r7, #56]	; 0x38
   14f00:	b	14f88 <strspn@plt+0x321c>
   14f04:	ldr	r0, [r7]
   14f08:	mov	r1, r6
   14f0c:	mov	r2, #14
   14f10:	mov	r3, #0
   14f14:	bl	11c4c <semctl@plt>
   14f18:	cmp	r0, #0
   14f1c:	str	r0, [r4, #4]
   14f20:	blt	14fd4 <strspn@plt+0x3268>
   14f24:	ldr	r0, [r7]
   14f28:	mov	r1, r6
   14f2c:	mov	r2, #15
   14f30:	mov	r3, #0
   14f34:	bl	11c4c <semctl@plt>
   14f38:	cmp	r0, #0
   14f3c:	str	r0, [r4, #8]
   14f40:	blt	14ffc <strspn@plt+0x3290>
   14f44:	ldr	r0, [r7]
   14f48:	mov	r1, r6
   14f4c:	mov	r2, #11
   14f50:	mov	r3, #0
   14f54:	bl	11c4c <semctl@plt>
   14f58:	cmp	r0, #0
   14f5c:	str	r0, [r4, #12]
   14f60:	blt	15024 <strspn@plt+0x32b8>
   14f64:	add	r6, r6, #1
   14f68:	ldrd	r2, [r7, #48]	; 0x30
   14f6c:	mov	r5, #0
   14f70:	mov	r4, r6
   14f74:	cmp	r5, r3
   14f78:	cmpeq	r4, r2
   14f7c:	popcs	{r4, r5, r6, r7, r8, pc}
   14f80:	ldr	r4, [r7, #56]	; 0x38
   14f84:	ldr	r8, [r7]
   14f88:	mov	r0, r8
   14f8c:	mov	r1, r6
   14f90:	mov	r2, #12
   14f94:	mov	r3, #0
   14f98:	bl	11c4c <semctl@plt>
   14f9c:	cmp	r0, #0
   14fa0:	str	r0, [r4, r6, lsl #4]
   14fa4:	add	r4, r4, r6, lsl #4
   14fa8:	bge	14f04 <strspn@plt+0x3198>
   14fac:	mov	r2, #5
   14fb0:	movw	r1, #47016	; 0xb7a8
   14fb4:	mov	r0, #0
   14fb8:	movt	r1, #1
   14fbc:	bl	11988 <dcgettext@plt>
   14fc0:	movw	r2, #47028	; 0xb7b4
   14fc4:	movt	r2, #1
   14fc8:	mov	r1, r0
   14fcc:	mov	r0, #1
   14fd0:	bl	119d0 <err@plt>
   14fd4:	mov	r2, #5
   14fd8:	movw	r1, #47016	; 0xb7a8
   14fdc:	mov	r0, #0
   14fe0:	movt	r1, #1
   14fe4:	bl	11988 <dcgettext@plt>
   14fe8:	movw	r2, #47044	; 0xb7c4
   14fec:	movt	r2, #1
   14ff0:	mov	r1, r0
   14ff4:	mov	r0, #1
   14ff8:	bl	119d0 <err@plt>
   14ffc:	mov	r2, #5
   15000:	movw	r1, #47016	; 0xb7a8
   15004:	mov	r0, #0
   15008:	movt	r1, #1
   1500c:	bl	11988 <dcgettext@plt>
   15010:	movw	r2, #47060	; 0xb7d4
   15014:	movt	r2, #1
   15018:	mov	r1, r0
   1501c:	mov	r0, #1
   15020:	bl	119d0 <err@plt>
   15024:	mov	r2, #5
   15028:	movw	r1, #47016	; 0xb7a8
   1502c:	mov	r0, #0
   15030:	movt	r1, #1
   15034:	bl	11988 <dcgettext@plt>
   15038:	movw	r2, #47076	; 0xb7e4
   1503c:	movt	r2, #1
   15040:	mov	r1, r0
   15044:	mov	r0, #1
   15048:	bl	119d0 <err@plt>
   1504c:	mov	r0, r4
   15050:	mov	r1, #16
   15054:	bl	11dd4 <strspn@plt+0x68>
   15058:	push	{r4, r5, lr}
   1505c:	movw	r4, #49624	; 0xc1d8
   15060:	movt	r4, #2
   15064:	sub	sp, sp, #44	; 0x2c
   15068:	mov	r5, r0
   1506c:	movw	r0, #47092	; 0xb7f4
   15070:	ldr	r3, [r4]
   15074:	movt	r0, #1
   15078:	str	r3, [sp, #36]	; 0x24
   1507c:	bl	16794 <strspn@plt+0x4a28>
   15080:	cmp	r0, #0
   15084:	beq	1509c <strspn@plt+0x3330>
   15088:	movw	r0, #47116	; 0xb80c
   1508c:	movt	r0, #1
   15090:	bl	16794 <strspn@plt+0x4a28>
   15094:	cmp	r0, #0
   15098:	bne	150ec <strspn@plt+0x3380>
   1509c:	mov	r1, #3
   150a0:	add	r2, sp, #4
   150a4:	mov	r0, #0
   150a8:	bl	119a0 <msgctl@plt>
   150ac:	cmp	r0, #0
   150b0:	ldrge	r0, [sp, #20]
   150b4:	movlt	r3, #1
   150b8:	ldrge	r1, [sp, #16]
   150bc:	movge	r3, #0
   150c0:	ldrge	r2, [sp, #12]
   150c4:	strge	r0, [r5, #52]	; 0x34
   150c8:	strge	r1, [r5, #60]	; 0x3c
   150cc:	strge	r2, [r5, #56]	; 0x38
   150d0:	ldr	r2, [sp, #36]	; 0x24
   150d4:	mov	r0, r3
   150d8:	ldr	r3, [r4]
   150dc:	cmp	r2, r3
   150e0:	bne	15138 <strspn@plt+0x33cc>
   150e4:	add	sp, sp, #44	; 0x2c
   150e8:	pop	{r4, r5, pc}
   150ec:	movw	r0, #47140	; 0xb824
   150f0:	movt	r0, #1
   150f4:	bl	16794 <strspn@plt+0x4a28>
   150f8:	cmp	r0, #0
   150fc:	beq	1509c <strspn@plt+0x3330>
   15100:	movw	r0, #47092	; 0xb7f4
   15104:	movt	r0, #1
   15108:	bl	16438 <strspn@plt+0x46cc>
   1510c:	str	r0, [r5, #52]	; 0x34
   15110:	movw	r0, #47116	; 0xb80c
   15114:	movt	r0, #1
   15118:	bl	16438 <strspn@plt+0x46cc>
   1511c:	str	r0, [r5, #60]	; 0x3c
   15120:	movw	r0, #47140	; 0xb824
   15124:	movt	r0, #1
   15128:	bl	16438 <strspn@plt+0x46cc>
   1512c:	mov	r3, #0
   15130:	str	r0, [r5, #56]	; 0x38
   15134:	b	150d0 <strspn@plt+0x3364>
   15138:	bl	11994 <__stack_chk_fail@plt>
   1513c:	push	{r4, r5, r6, r7, lr}
   15140:	movw	r6, #49624	; 0xc1d8
   15144:	movt	r6, #2
   15148:	sub	sp, sp, #60	; 0x3c
   1514c:	mov	r5, r0
   15150:	movw	r2, #32767	; 0x7fff
   15154:	ldr	r3, [r6]
   15158:	movw	r0, #46048	; 0xb3e0
   1515c:	str	r2, [r5, #48]	; 0x30
   15160:	movt	r0, #1
   15164:	movw	r2, #47164	; 0xb83c
   15168:	mov	r1, #0
   1516c:	movt	r2, #1
   15170:	str	r3, [sp, #52]	; 0x34
   15174:	bl	162e8 <strspn@plt+0x457c>
   15178:	subs	r4, r0, #0
   1517c:	beq	151d4 <strspn@plt+0x3468>
   15180:	add	r2, r5, #44	; 0x2c
   15184:	add	r3, r5, #32
   15188:	str	r2, [sp]
   1518c:	movw	r1, #47188	; 0xb854
   15190:	str	r3, [sp, #4]
   15194:	movt	r1, #1
   15198:	add	r2, r5, #36	; 0x24
   1519c:	add	r3, r5, #40	; 0x28
   151a0:	bl	11bc8 <fscanf@plt>
   151a4:	mov	r7, r0
   151a8:	mov	r0, r4
   151ac:	bl	11c40 <fclose@plt>
   151b0:	cmp	r7, #4
   151b4:	moveq	r0, #0
   151b8:	bne	151d4 <strspn@plt+0x3468>
   151bc:	ldr	r2, [sp, #52]	; 0x34
   151c0:	ldr	r3, [r6]
   151c4:	cmp	r2, r3
   151c8:	bne	1524c <strspn@plt+0x34e0>
   151cc:	add	sp, sp, #60	; 0x3c
   151d0:	pop	{r4, r5, r6, r7, pc}
   151d4:	mov	r4, #0
   151d8:	mov	r2, #3
   151dc:	mov	r0, r4
   151e0:	mov	r1, r4
   151e4:	add	r3, sp, #12
   151e8:	str	r4, [sp, #12]
   151ec:	str	r4, [sp, #16]
   151f0:	str	r4, [sp, #20]
   151f4:	str	r4, [sp, #24]
   151f8:	str	r4, [sp, #28]
   151fc:	str	r4, [sp, #32]
   15200:	str	r4, [sp, #36]	; 0x24
   15204:	str	r4, [sp, #40]	; 0x28
   15208:	str	r4, [sp, #44]	; 0x2c
   1520c:	str	r4, [sp, #48]	; 0x30
   15210:	bl	11c4c <semctl@plt>
   15214:	cmp	r0, r4
   15218:	blt	15244 <strspn@plt+0x34d8>
   1521c:	ldr	ip, [sp, #16]
   15220:	mov	r0, r4
   15224:	ldr	r1, [sp, #28]
   15228:	ldr	r2, [sp, #20]
   1522c:	ldr	r3, [sp, #32]
   15230:	str	ip, [r5, #32]
   15234:	str	r1, [r5, #36]	; 0x24
   15238:	str	r2, [r5, #40]	; 0x28
   1523c:	str	r3, [r5, #44]	; 0x2c
   15240:	b	151bc <strspn@plt+0x3450>
   15244:	mov	r0, #1
   15248:	b	151bc <strspn@plt+0x3450>
   1524c:	bl	11994 <__stack_chk_fail@plt>
   15250:	push	{r4, r5, lr}
   15254:	movw	r5, #49624	; 0xc1d8
   15258:	movt	r5, #2
   1525c:	sub	sp, sp, #92	; 0x5c
   15260:	mov	r4, r0
   15264:	mov	r2, #1
   15268:	ldr	r1, [r5]
   1526c:	mov	r3, #0
   15270:	movw	r0, #47200	; 0xb860
   15274:	strd	r2, [r4, #24]
   15278:	movt	r0, #1
   1527c:	str	r1, [sp, #84]	; 0x54
   15280:	bl	16794 <strspn@plt+0x4a28>
   15284:	cmp	r0, #0
   15288:	beq	152a0 <strspn@plt+0x3534>
   1528c:	movw	r0, #47224	; 0xb878
   15290:	movt	r0, #1
   15294:	bl	16794 <strspn@plt+0x4a28>
   15298:	cmp	r0, #0
   1529c:	bne	15304 <strspn@plt+0x3598>
   152a0:	mov	r0, #0
   152a4:	mov	r1, #3
   152a8:	mov	r2, sp
   152ac:	bl	11a3c <shmctl@plt>
   152b0:	cmp	r0, #0
   152b4:	movlt	ip, #1
   152b8:	blt	152e8 <strspn@plt+0x357c>
   152bc:	ldr	r0, [sp, #8]
   152c0:	mov	r3, #0
   152c4:	ldr	r1, [sp, #16]
   152c8:	mov	ip, r3
   152cc:	ldr	r2, [sp]
   152d0:	str	r0, [r4]
   152d4:	str	r1, [r4, #16]
   152d8:	str	r2, [r4, #8]
   152dc:	str	r3, [r4, #4]
   152e0:	str	r3, [r4, #20]
   152e4:	str	r3, [r4, #12]
   152e8:	ldr	r2, [sp, #84]	; 0x54
   152ec:	mov	r0, ip
   152f0:	ldr	r3, [r5]
   152f4:	cmp	r2, r3
   152f8:	bne	15350 <strspn@plt+0x35e4>
   152fc:	add	sp, sp, #92	; 0x5c
   15300:	pop	{r4, r5, pc}
   15304:	movw	r0, #47248	; 0xb890
   15308:	movt	r0, #1
   1530c:	bl	16794 <strspn@plt+0x4a28>
   15310:	cmp	r0, #0
   15314:	beq	152a0 <strspn@plt+0x3534>
   15318:	movw	r0, #47200	; 0xb860
   1531c:	movt	r0, #1
   15320:	bl	16548 <strspn@plt+0x47dc>
   15324:	strd	r0, [r4, #16]
   15328:	movw	r0, #47224	; 0xb878
   1532c:	movt	r0, #1
   15330:	bl	16548 <strspn@plt+0x47dc>
   15334:	strd	r0, [r4, #8]
   15338:	movw	r0, #47248	; 0xb890
   1533c:	movt	r0, #1
   15340:	bl	16548 <strspn@plt+0x47dc>
   15344:	mov	ip, #0
   15348:	strd	r0, [r4]
   1534c:	b	152e8 <strspn@plt+0x357c>
   15350:	bl	11994 <__stack_chk_fail@plt>
   15354:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15358:	movw	r7, #49624	; 0xc1d8
   1535c:	movt	r7, #2
   15360:	sub	sp, sp, #8384	; 0x20c0
   15364:	sub	sp, sp, #52	; 0x34
   15368:	mov	r8, r0
   1536c:	ldr	r3, [r7]
   15370:	add	r2, sp, #8192	; 0x2000
   15374:	mov	r9, r1
   15378:	mov	r0, #1
   1537c:	mov	r1, #104	; 0x68
   15380:	str	r3, [r2, #236]	; 0xec
   15384:	bl	11874 <calloc@plt>
   15388:	subs	fp, r0, #0
   1538c:	bne	1539c <strspn@plt+0x3630>
   15390:	mov	r0, #1
   15394:	mov	r1, #104	; 0x68
   15398:	bl	11dd4 <strspn@plt+0x68>
   1539c:	mov	r3, #0
   153a0:	str	fp, [r9]
   153a4:	mov	r1, r3
   153a8:	str	r3, [fp, #96]	; 0x60
   153ac:	movw	r0, #46048	; 0xb3e0
   153b0:	movw	r2, #47272	; 0xb8a8
   153b4:	movt	r0, #1
   153b8:	movt	r2, #1
   153bc:	bl	162e8 <strspn@plt+0x457c>
   153c0:	subs	r6, r0, #0
   153c4:	beq	15518 <strspn@plt+0x37ac>
   153c8:	mov	r0, r6
   153cc:	bl	11bd4 <fgetc@plt>
   153d0:	cmp	r0, #10
   153d4:	bne	153c8 <strspn@plt+0x365c>
   153d8:	mov	sl, #0
   153dc:	movw	r4, #57005	; 0xdead
   153e0:	mov	r5, #0
   153e4:	add	r0, sp, #236	; 0xec
   153e8:	mov	r1, #8192	; 0x2000
   153ec:	mov	r2, r6
   153f0:	bl	11910 <fgets@plt>
   153f4:	cmp	r0, #0
   153f8:	beq	15504 <strspn@plt+0x3798>
   153fc:	strd	r4, [fp, #80]	; 0x50
   15400:	add	r2, fp, #24
   15404:	strd	r4, [fp, #88]	; 0x58
   15408:	add	r3, fp, #40	; 0x28
   1540c:	str	r2, [sp]
   15410:	movw	r1, #47292	; 0xb8bc
   15414:	add	r2, fp, #72	; 0x48
   15418:	str	r3, [sp, #4]
   1541c:	str	r2, [sp, #8]
   15420:	add	r3, fp, #76	; 0x4c
   15424:	add	r2, fp, #32
   15428:	str	r3, [sp, #12]
   1542c:	str	r2, [sp, #16]
   15430:	add	r3, fp, #8
   15434:	add	r2, fp, #12
   15438:	str	r3, [sp, #20]
   1543c:	str	r2, [sp, #24]
   15440:	add	r3, fp, #16
   15444:	add	r2, fp, #20
   15448:	str	r3, [sp, #28]
   1544c:	str	r2, [sp, #32]
   15450:	add	r3, fp, #48	; 0x30
   15454:	add	r2, fp, #56	; 0x38
   15458:	str	r3, [sp, #36]	; 0x24
   1545c:	str	r2, [sp, #40]	; 0x28
   15460:	add	r3, fp, #64	; 0x40
   15464:	add	r2, fp, #80	; 0x50
   15468:	str	r3, [sp, #44]	; 0x2c
   1546c:	str	r2, [sp, #48]	; 0x30
   15470:	add	r3, fp, #88	; 0x58
   15474:	movt	r1, #1
   15478:	str	r3, [sp, #52]	; 0x34
   1547c:	add	r0, sp, #236	; 0xec
   15480:	add	r2, fp, #4
   15484:	mov	r3, fp
   15488:	bl	11ca0 <sscanf@plt>
   1548c:	cmp	r0, #13
   15490:	ble	153e4 <strspn@plt+0x3678>
   15494:	cmp	r8, #0
   15498:	blt	154d8 <strspn@plt+0x376c>
   1549c:	ldr	r3, [fp]
   154a0:	cmp	r3, r8
   154a4:	bne	153e4 <strspn@plt+0x3678>
   154a8:	mov	sl, #1
   154ac:	mov	r0, r6
   154b0:	bl	11c40 <fclose@plt>
   154b4:	add	r1, sp, #8192	; 0x2000
   154b8:	mov	r0, sl
   154bc:	ldr	r2, [r1, #236]	; 0xec
   154c0:	ldr	r3, [r7]
   154c4:	cmp	r2, r3
   154c8:	bne	15670 <strspn@plt+0x3904>
   154cc:	add	sp, sp, #8384	; 0x20c0
   154d0:	add	sp, sp, #52	; 0x34
   154d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154d8:	mov	r0, #1
   154dc:	mov	r1, #104	; 0x68
   154e0:	bl	11874 <calloc@plt>
   154e4:	cmp	r0, #0
   154e8:	beq	15390 <strspn@plt+0x3624>
   154ec:	str	r0, [fp, #96]	; 0x60
   154f0:	mov	r3, #0
   154f4:	add	sl, sl, #1
   154f8:	mov	fp, r0
   154fc:	str	r3, [r0, #96]	; 0x60
   15500:	b	153e4 <strspn@plt+0x3678>
   15504:	cmp	sl, #0
   15508:	bne	154ac <strspn@plt+0x3740>
   1550c:	ldr	r0, [r9]
   15510:	bl	11904 <free@plt>
   15514:	b	154ac <strspn@plt+0x3740>
   15518:	mov	r1, #14
   1551c:	add	r2, sp, #68	; 0x44
   15520:	bl	11a3c <shmctl@plt>
   15524:	subs	ip, r0, #0
   15528:	blt	15658 <strspn@plt+0x38ec>
   1552c:	mvn	r3, r8
   15530:	movw	r4, #57256	; 0xdfa8
   15534:	lsr	r3, r3, #31
   15538:	movt	r4, #65535	; 0xffff
   1553c:	str	r9, [sp, #60]	; 0x3c
   15540:	mov	sl, r6
   15544:	str	r7, [sp, #56]	; 0x38
   15548:	mov	r9, r3
   1554c:	mov	r7, ip
   15550:	mov	r0, r6
   15554:	mov	r1, #13
   15558:	add	r2, sp, #152	; 0x98
   1555c:	bl	11a3c <shmctl@plt>
   15560:	cmp	r0, #0
   15564:	blt	1563c <strspn@plt+0x38d0>
   15568:	cmp	r0, r8
   1556c:	moveq	r5, #0
   15570:	andne	r5, r9, #1
   15574:	cmp	r5, #0
   15578:	bne	1563c <strspn@plt+0x38d0>
   1557c:	ldr	r2, [sp, #192]	; 0xc0
   15580:	add	r1, sp, #8384	; 0x20c0
   15584:	ldrh	r3, [sp, #172]	; 0xac
   15588:	add	r1, r1, #48	; 0x30
   1558c:	str	r0, [fp]
   15590:	movw	r0, #57005	; 0xdead
   15594:	ldr	ip, [r1, r4]
   15598:	mov	r1, #0
   1559c:	str	r3, [fp, #24]
   155a0:	asr	r3, r2, #31
   155a4:	strd	r2, [fp, #48]	; 0x30
   155a8:	cmp	r8, #0
   155ac:	ldr	r2, [sp, #200]	; 0xc8
   155b0:	add	sl, sl, #1
   155b4:	strd	r0, [fp, #80]	; 0x50
   155b8:	strd	r0, [fp, #88]	; 0x58
   155bc:	asr	r3, r2, #31
   155c0:	ldr	r0, [sp, #188]	; 0xbc
   155c4:	ldr	r1, [sp, #216]	; 0xd8
   155c8:	strd	r2, [fp, #56]	; 0x38
   155cc:	ldr	r2, [sp, #208]	; 0xd0
   155d0:	str	ip, [fp, #4]
   155d4:	str	r0, [fp, #40]	; 0x28
   155d8:	asr	r3, r2, #31
   155dc:	ldr	r0, [sp, #220]	; 0xdc
   155e0:	strd	r2, [fp, #64]	; 0x40
   155e4:	str	r1, [fp, #72]	; 0x48
   155e8:	ldr	r2, [sp, #164]	; 0xa4
   155ec:	ldr	r1, [sp, #224]	; 0xe0
   155f0:	ldr	r3, [sp, #156]	; 0x9c
   155f4:	ldr	ip, [sp, #160]	; 0xa0
   155f8:	str	r5, [fp, #44]	; 0x2c
   155fc:	str	r5, [fp, #36]	; 0x24
   15600:	str	r0, [fp, #76]	; 0x4c
   15604:	str	r1, [fp, #32]
   15608:	str	r3, [fp, #8]
   1560c:	str	ip, [fp, #12]
   15610:	str	r2, [fp, #16]
   15614:	str	r2, [fp, #20]
   15618:	bge	15668 <strspn@plt+0x38fc>
   1561c:	mov	r0, #1
   15620:	mov	r1, #104	; 0x68
   15624:	bl	11874 <calloc@plt>
   15628:	cmp	r0, #0
   1562c:	beq	15390 <strspn@plt+0x3624>
   15630:	str	r0, [fp, #96]	; 0x60
   15634:	mov	fp, r0
   15638:	str	r5, [r0, #96]	; 0x60
   1563c:	add	r6, r6, #1
   15640:	cmp	r7, r6
   15644:	bge	15550 <strspn@plt+0x37e4>
   15648:	cmp	sl, #0
   1564c:	ldr	r9, [sp, #60]	; 0x3c
   15650:	ldr	r7, [sp, #56]	; 0x38
   15654:	bne	154b4 <strspn@plt+0x3748>
   15658:	ldr	r0, [r9]
   1565c:	mov	sl, #0
   15660:	bl	11904 <free@plt>
   15664:	b	154b4 <strspn@plt+0x3748>
   15668:	ldr	r7, [sp, #56]	; 0x38
   1566c:	b	154b4 <strspn@plt+0x3748>
   15670:	bl	11994 <__stack_chk_fail@plt>
   15674:	cmp	r0, #0
   15678:	push	{r4, lr}
   1567c:	popeq	{r4, pc}
   15680:	ldr	r4, [r0, #96]	; 0x60
   15684:	bl	11904 <free@plt>
   15688:	cmp	r4, #0
   1568c:	mov	r0, r4
   15690:	bne	15680 <strspn@plt+0x3914>
   15694:	pop	{r4, pc}
   15698:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1569c:	movw	r5, #49624	; 0xc1d8
   156a0:	movt	r5, #2
   156a4:	sub	sp, sp, #156	; 0x9c
   156a8:	mov	r6, r0
   156ac:	mov	r7, r1
   156b0:	ldr	r3, [r5]
   156b4:	mov	r0, #1
   156b8:	mov	r1, #64	; 0x40
   156bc:	str	r3, [sp, #148]	; 0x94
   156c0:	bl	11874 <calloc@plt>
   156c4:	subs	r4, r0, #0
   156c8:	bne	156d8 <strspn@plt+0x396c>
   156cc:	mov	r0, #1
   156d0:	mov	r1, #64	; 0x40
   156d4:	bl	11dd4 <strspn@plt+0x68>
   156d8:	mov	r3, #0
   156dc:	str	r4, [r7]
   156e0:	mov	r1, r3
   156e4:	str	r3, [r4, #60]	; 0x3c
   156e8:	movw	r0, #46048	; 0xb3e0
   156ec:	movw	r2, #47360	; 0xb900
   156f0:	movt	r0, #1
   156f4:	movt	r2, #1
   156f8:	bl	162e8 <strspn@plt+0x457c>
   156fc:	subs	r9, r0, #0
   15700:	beq	15808 <strspn@plt+0x3a9c>
   15704:	mov	r0, r9
   15708:	bl	11bd4 <fgetc@plt>
   1570c:	cmp	r0, #10
   15710:	bne	15704 <strspn@plt+0x3998>
   15714:	mov	r8, #0
   15718:	mov	r0, r9
   1571c:	bl	11afc <feof@plt>
   15720:	subs	sl, r0, #0
   15724:	bne	157cc <strspn@plt+0x3a60>
   15728:	add	r2, r4, #24
   1572c:	add	r3, r4, #48	; 0x30
   15730:	str	r2, [sp]
   15734:	movw	r1, #47380	; 0xb914
   15738:	add	r2, r4, #8
   1573c:	str	r3, [sp, #4]
   15740:	str	r2, [sp, #8]
   15744:	add	r3, r4, #12
   15748:	add	r2, r4, #16
   1574c:	str	r3, [sp, #12]
   15750:	str	r2, [sp, #16]
   15754:	add	r3, r4, #20
   15758:	add	r2, r4, #40	; 0x28
   1575c:	str	r3, [sp, #20]
   15760:	str	r2, [sp, #24]
   15764:	add	r3, r4, #32
   15768:	movt	r1, #1
   1576c:	str	r3, [sp, #28]
   15770:	mov	r0, r9
   15774:	add	r2, r4, #4
   15778:	mov	r3, r4
   1577c:	bl	11bc8 <fscanf@plt>
   15780:	cmp	r0, #10
   15784:	bne	15718 <strspn@plt+0x39ac>
   15788:	cmp	r6, #0
   1578c:	blt	157e0 <strspn@plt+0x3a74>
   15790:	ldr	r3, [r4]
   15794:	cmp	r3, r6
   15798:	bne	15718 <strspn@plt+0x39ac>
   1579c:	mov	r0, r4
   157a0:	mov	r8, #1
   157a4:	bl	14eb4 <strspn@plt+0x3148>
   157a8:	mov	r0, r9
   157ac:	bl	11c40 <fclose@plt>
   157b0:	ldr	r2, [sp, #148]	; 0x94
   157b4:	mov	r0, r8
   157b8:	ldr	r3, [r5]
   157bc:	cmp	r2, r3
   157c0:	bne	15918 <strspn@plt+0x3bac>
   157c4:	add	sp, sp, #156	; 0x9c
   157c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   157cc:	cmp	r8, #0
   157d0:	bne	157a8 <strspn@plt+0x3a3c>
   157d4:	ldr	r0, [r7]
   157d8:	bl	11904 <free@plt>
   157dc:	b	157a8 <strspn@plt+0x3a3c>
   157e0:	mov	r0, #1
   157e4:	mov	r1, #64	; 0x40
   157e8:	bl	11874 <calloc@plt>
   157ec:	cmp	r0, #0
   157f0:	beq	156cc <strspn@plt+0x3960>
   157f4:	str	r0, [r4, #60]	; 0x3c
   157f8:	add	r8, r8, #1
   157fc:	mov	r4, r0
   15800:	str	sl, [r0, #60]	; 0x3c
   15804:	b	15718 <strspn@plt+0x39ac>
   15808:	mov	r1, r9
   1580c:	mov	r2, #19
   15810:	add	r3, sp, #44	; 0x2c
   15814:	bl	11c4c <semctl@plt>
   15818:	subs	sl, r0, #0
   1581c:	mvnge	fp, r6
   15820:	movge	r8, r9
   15824:	lsrge	fp, fp, #31
   15828:	blt	158f8 <strspn@plt+0x3b8c>
   1582c:	mov	r0, r9
   15830:	mov	r1, #0
   15834:	mov	r2, #18
   15838:	add	r3, sp, #84	; 0x54
   1583c:	bl	11c4c <semctl@plt>
   15840:	cmp	r0, #0
   15844:	blt	158e4 <strspn@plt+0x3b78>
   15848:	cmp	r0, r6
   1584c:	moveq	ip, #0
   15850:	andne	ip, fp, #1
   15854:	cmp	ip, #0
   15858:	bne	158e4 <strspn@plt+0x3b78>
   1585c:	ldr	r2, [sp, #120]	; 0x78
   15860:	cmp	r6, #0
   15864:	ldrh	r1, [sp, #104]	; 0x68
   15868:	ldr	lr, [sp, #136]	; 0x88
   1586c:	asr	r3, r2, #31
   15870:	strd	r2, [r4, #40]	; 0x28
   15874:	ldr	r2, [sp, #128]	; 0x80
   15878:	ldr	r3, [sp, #84]	; 0x54
   1587c:	str	r0, [r4]
   15880:	str	r1, [r4, #24]
   15884:	str	r3, [r4, #4]
   15888:	asr	r3, r2, #31
   1588c:	ldr	r0, [sp, #88]	; 0x58
   15890:	ldr	r1, [sp, #92]	; 0x5c
   15894:	strd	r2, [r4, #32]
   15898:	ldr	r3, [sp, #96]	; 0x60
   1589c:	str	ip, [r4, #52]	; 0x34
   158a0:	str	lr, [r4, #48]	; 0x30
   158a4:	str	r0, [r4, #8]
   158a8:	str	r1, [r4, #12]
   158ac:	str	r3, [r4, #16]
   158b0:	str	r3, [r4, #20]
   158b4:	bge	15908 <strspn@plt+0x3b9c>
   158b8:	mov	r0, #1
   158bc:	mov	r1, #64	; 0x40
   158c0:	str	ip, [sp, #36]	; 0x24
   158c4:	bl	11874 <calloc@plt>
   158c8:	ldr	ip, [sp, #36]	; 0x24
   158cc:	cmp	r0, #0
   158d0:	beq	156cc <strspn@plt+0x3960>
   158d4:	add	r8, r8, #2
   158d8:	str	r0, [r4, #60]	; 0x3c
   158dc:	mov	r4, r0
   158e0:	str	ip, [r0, #60]	; 0x3c
   158e4:	add	r9, r9, #1
   158e8:	cmp	sl, r9
   158ec:	bge	1582c <strspn@plt+0x3ac0>
   158f0:	cmp	r8, #0
   158f4:	bne	157b0 <strspn@plt+0x3a44>
   158f8:	ldr	r0, [r7]
   158fc:	mov	r8, #0
   15900:	bl	11904 <free@plt>
   15904:	b	157b0 <strspn@plt+0x3a44>
   15908:	mov	r0, r4
   1590c:	add	r8, r8, #1
   15910:	bl	14eb4 <strspn@plt+0x3148>
   15914:	b	157b0 <strspn@plt+0x3a44>
   15918:	bl	11994 <__stack_chk_fail@plt>
   1591c:	push	{r3, r4, r5, lr}
   15920:	subs	r4, r0, #0
   15924:	popeq	{r3, r4, r5, pc}
   15928:	ldr	r5, [r4, #60]	; 0x3c
   1592c:	ldr	r0, [r4, #56]	; 0x38
   15930:	bl	11904 <free@plt>
   15934:	mov	r0, r4
   15938:	bl	11904 <free@plt>
   1593c:	cmp	r5, #0
   15940:	mov	r4, r5
   15944:	bne	15928 <strspn@plt+0x3bbc>
   15948:	pop	{r3, r4, r5, pc}
   1594c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15950:	movw	r5, #49624	; 0xc1d8
   15954:	movt	r5, #2
   15958:	sub	sp, sp, #244	; 0xf4
   1595c:	mov	r6, r0
   15960:	mov	r7, r1
   15964:	ldr	r3, [r5]
   15968:	mov	r0, #1
   1596c:	mov	r1, #96	; 0x60
   15970:	str	r3, [sp, #236]	; 0xec
   15974:	bl	11874 <calloc@plt>
   15978:	subs	r4, r0, #0
   1597c:	bne	1598c <strspn@plt+0x3c20>
   15980:	mov	r0, #1
   15984:	mov	r1, #96	; 0x60
   15988:	bl	11dd4 <strspn@plt+0x68>
   1598c:	mov	r3, #0
   15990:	str	r4, [r7]
   15994:	mov	r1, r3
   15998:	str	r3, [r4, #88]	; 0x58
   1599c:	movw	r0, #46048	; 0xb3e0
   159a0:	movw	r2, #47420	; 0xb93c
   159a4:	movt	r0, #1
   159a8:	movt	r2, #1
   159ac:	bl	162e8 <strspn@plt+0x457c>
   159b0:	subs	sl, r0, #0
   159b4:	beq	15af4 <strspn@plt+0x3d88>
   159b8:	mov	r0, sl
   159bc:	bl	11bd4 <fgetc@plt>
   159c0:	cmp	r0, #10
   159c4:	bne	159b8 <strspn@plt+0x3c4c>
   159c8:	mov	r8, #0
   159cc:	mov	r0, sl
   159d0:	bl	11afc <feof@plt>
   159d4:	subs	r9, r0, #0
   159d8:	bne	15ab8 <strspn@plt+0x3d4c>
   159dc:	add	r2, r4, #24
   159e0:	add	r3, r4, #56	; 0x38
   159e4:	str	r2, [sp]
   159e8:	movw	r1, #47440	; 0xb950
   159ec:	add	r2, r4, #64	; 0x40
   159f0:	str	r3, [sp, #4]
   159f4:	str	r2, [sp, #8]
   159f8:	add	r3, r4, #80	; 0x50
   159fc:	add	r2, r4, #84	; 0x54
   15a00:	str	r3, [sp, #12]
   15a04:	str	r2, [sp, #16]
   15a08:	add	r3, r4, #8
   15a0c:	add	r2, r4, #12
   15a10:	str	r3, [sp, #20]
   15a14:	str	r2, [sp, #24]
   15a18:	add	r3, r4, #16
   15a1c:	add	r2, r4, #20
   15a20:	str	r3, [sp, #28]
   15a24:	str	r2, [sp, #32]
   15a28:	add	r3, r4, #32
   15a2c:	add	r2, r4, #40	; 0x28
   15a30:	str	r3, [sp, #36]	; 0x24
   15a34:	str	r2, [sp, #40]	; 0x28
   15a38:	add	r3, r4, #48	; 0x30
   15a3c:	movt	r1, #1
   15a40:	str	r3, [sp, #44]	; 0x2c
   15a44:	mov	r0, sl
   15a48:	add	r2, r4, #4
   15a4c:	mov	r3, r4
   15a50:	bl	11bc8 <fscanf@plt>
   15a54:	cmp	r0, #14
   15a58:	bne	159cc <strspn@plt+0x3c60>
   15a5c:	cmp	r6, #0
   15a60:	blt	15acc <strspn@plt+0x3d60>
   15a64:	ldr	r3, [r4]
   15a68:	cmp	r3, r6
   15a6c:	bne	159cc <strspn@plt+0x3c60>
   15a70:	mov	r0, r6
   15a74:	mov	r1, #2
   15a78:	add	r2, sp, #148	; 0x94
   15a7c:	bl	119a0 <msgctl@plt>
   15a80:	cmn	r0, #1
   15a84:	ldrne	r3, [sp, #216]	; 0xd8
   15a88:	strne	r9, [r4, #76]	; 0x4c
   15a8c:	strne	r3, [r4, #72]	; 0x48
   15a90:	mov	r8, #1
   15a94:	mov	r0, sl
   15a98:	bl	11c40 <fclose@plt>
   15a9c:	ldr	r2, [sp, #236]	; 0xec
   15aa0:	mov	r0, r8
   15aa4:	ldr	r3, [r5]
   15aa8:	cmp	r2, r3
   15aac:	bne	15c30 <strspn@plt+0x3ec4>
   15ab0:	add	sp, sp, #244	; 0xf4
   15ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ab8:	cmp	r8, #0
   15abc:	bne	15a94 <strspn@plt+0x3d28>
   15ac0:	ldr	r0, [r7]
   15ac4:	bl	11904 <free@plt>
   15ac8:	b	15a94 <strspn@plt+0x3d28>
   15acc:	mov	r0, #1
   15ad0:	mov	r1, #96	; 0x60
   15ad4:	bl	11874 <calloc@plt>
   15ad8:	cmp	r0, #0
   15adc:	beq	15980 <strspn@plt+0x3c14>
   15ae0:	str	r0, [r4, #88]	; 0x58
   15ae4:	add	r8, r8, #1
   15ae8:	mov	r4, r0
   15aec:	str	r9, [r0, #88]	; 0x58
   15af0:	b	159cc <strspn@plt+0x3c60>
   15af4:	mov	r1, #12
   15af8:	add	r2, sp, #60	; 0x3c
   15afc:	bl	119a0 <msgctl@plt>
   15b00:	subs	r9, r0, #0
   15b04:	blt	15c18 <strspn@plt+0x3eac>
   15b08:	mvn	r3, r6
   15b0c:	str	r5, [sp, #52]	; 0x34
   15b10:	lsr	r3, r3, #31
   15b14:	mov	r8, sl
   15b18:	mov	r5, r3
   15b1c:	mov	r0, sl
   15b20:	mov	r1, #11
   15b24:	add	r2, sp, #148	; 0x94
   15b28:	bl	119a0 <msgctl@plt>
   15b2c:	cmp	r0, #0
   15b30:	blt	15c00 <strspn@plt+0x3e94>
   15b34:	cmp	r0, r6
   15b38:	moveq	fp, #0
   15b3c:	andne	fp, r5, #1
   15b40:	cmp	fp, #0
   15b44:	bne	15c00 <strspn@plt+0x3e94>
   15b48:	ldr	r2, [sp, #184]	; 0xb8
   15b4c:	cmp	r6, #0
   15b50:	ldr	ip, [sp, #148]	; 0x94
   15b54:	add	r8, r8, #1
   15b58:	ldrh	r1, [sp, #168]	; 0xa8
   15b5c:	asr	r3, r2, #31
   15b60:	strd	r2, [r4, #32]
   15b64:	ldr	r2, [sp, #192]	; 0xc0
   15b68:	str	r0, [r4]
   15b6c:	str	ip, [r4, #4]
   15b70:	asr	r3, r2, #31
   15b74:	ldr	r0, [sp, #212]	; 0xd4
   15b78:	strd	r2, [r4, #40]	; 0x28
   15b7c:	ldr	ip, [sp, #224]	; 0xe0
   15b80:	ldr	r2, [sp, #200]	; 0xc8
   15b84:	ldr	r3, [sp, #208]	; 0xd0
   15b88:	str	r1, [r4, #24]
   15b8c:	ldr	r1, [sp, #220]	; 0xdc
   15b90:	str	r3, [r4, #56]	; 0x38
   15b94:	asr	r3, r2, #31
   15b98:	str	r0, [r4, #64]	; 0x40
   15b9c:	strd	r2, [r4, #48]	; 0x30
   15ba0:	ldr	r0, [sp, #152]	; 0x98
   15ba4:	ldr	r3, [sp, #156]	; 0x9c
   15ba8:	ldr	r2, [sp, #160]	; 0xa0
   15bac:	str	r1, [r4, #80]	; 0x50
   15bb0:	str	ip, [r4, #84]	; 0x54
   15bb4:	ldr	r1, [sp, #164]	; 0xa4
   15bb8:	ldr	ip, [sp, #216]	; 0xd8
   15bbc:	str	fp, [r4, #60]	; 0x3c
   15bc0:	str	fp, [r4, #68]	; 0x44
   15bc4:	str	fp, [r4, #76]	; 0x4c
   15bc8:	str	r0, [r4, #8]
   15bcc:	str	r3, [r4, #12]
   15bd0:	str	r2, [r4, #16]
   15bd4:	str	r1, [r4, #20]
   15bd8:	str	ip, [r4, #72]	; 0x48
   15bdc:	bge	15c28 <strspn@plt+0x3ebc>
   15be0:	mov	r0, #1
   15be4:	mov	r1, #96	; 0x60
   15be8:	bl	11874 <calloc@plt>
   15bec:	cmp	r0, #0
   15bf0:	beq	15980 <strspn@plt+0x3c14>
   15bf4:	str	r0, [r4, #88]	; 0x58
   15bf8:	mov	r4, r0
   15bfc:	str	fp, [r0, #88]	; 0x58
   15c00:	add	sl, sl, #1
   15c04:	cmp	r9, sl
   15c08:	bge	15b1c <strspn@plt+0x3db0>
   15c0c:	cmp	r8, #0
   15c10:	ldr	r5, [sp, #52]	; 0x34
   15c14:	bne	15a9c <strspn@plt+0x3d30>
   15c18:	ldr	r0, [r7]
   15c1c:	mov	r8, #0
   15c20:	bl	11904 <free@plt>
   15c24:	b	15a9c <strspn@plt+0x3d30>
   15c28:	ldr	r5, [sp, #52]	; 0x34
   15c2c:	b	15a9c <strspn@plt+0x3d30>
   15c30:	bl	11994 <__stack_chk_fail@plt>
   15c34:	cmp	r0, #0
   15c38:	push	{r4, lr}
   15c3c:	popeq	{r4, pc}
   15c40:	ldr	r4, [r0, #88]	; 0x58
   15c44:	bl	11904 <free@plt>
   15c48:	cmp	r4, #0
   15c4c:	mov	r0, r4
   15c50:	bne	15c40 <strspn@plt+0x3ed4>
   15c54:	pop	{r4, pc}
   15c58:	push	{r4, r5, lr}
   15c5c:	sub	sp, sp, #12
   15c60:	ldr	ip, [r1, #24]
   15c64:	mov	r4, r1
   15c68:	ldr	r3, [r1]
   15c6c:	movw	r2, #47496	; 0xb988
   15c70:	mov	r1, #1
   15c74:	movt	r2, #1
   15c78:	ubfx	ip, ip, #0, #9
   15c7c:	str	ip, [sp]
   15c80:	mov	r5, r0
   15c84:	bl	11c1c <__fprintf_chk@plt>
   15c88:	ldr	r0, [r4, #16]
   15c8c:	bl	118bc <getpwuid@plt>
   15c90:	cmp	r0, #0
   15c94:	movwne	r2, #47508	; 0xb994
   15c98:	movweq	r2, #47516	; 0xb99c
   15c9c:	movtne	r2, #1
   15ca0:	movteq	r2, #1
   15ca4:	ldrne	r3, [r0]
   15ca8:	movne	r1, #1
   15cac:	moveq	r1, #1
   15cb0:	ldreq	r3, [r4, #16]
   15cb4:	movne	r0, r5
   15cb8:	moveq	r0, r5
   15cbc:	bl	11c1c <__fprintf_chk@plt>
   15cc0:	ldr	r0, [r4, #20]
   15cc4:	bl	11d48 <getgrgid@plt>
   15cc8:	cmp	r0, #0
   15ccc:	movwne	r2, #47508	; 0xb994
   15cd0:	movweq	r2, #47516	; 0xb99c
   15cd4:	movtne	r2, #1
   15cd8:	movteq	r2, #1
   15cdc:	ldrne	r3, [r0]
   15ce0:	movne	r1, #1
   15ce4:	moveq	r1, #1
   15ce8:	ldreq	r3, [r4, #20]
   15cec:	movne	r0, r5
   15cf0:	moveq	r0, r5
   15cf4:	bl	11c1c <__fprintf_chk@plt>
   15cf8:	ldr	r0, [r4, #8]
   15cfc:	bl	118bc <getpwuid@plt>
   15d00:	cmp	r0, #0
   15d04:	movwne	r2, #47508	; 0xb994
   15d08:	movweq	r2, #47516	; 0xb99c
   15d0c:	movtne	r2, #1
   15d10:	movteq	r2, #1
   15d14:	movne	r1, #1
   15d18:	moveq	r1, #1
   15d1c:	ldrne	r3, [r0]
   15d20:	moveq	r0, r5
   15d24:	movne	r0, r5
   15d28:	ldreq	r3, [r4, #8]
   15d2c:	bl	11c1c <__fprintf_chk@plt>
   15d30:	ldr	r0, [r4, #12]
   15d34:	bl	11d48 <getgrgid@plt>
   15d38:	subs	r3, r0, #0
   15d3c:	mov	r0, r5
   15d40:	movwne	r2, #47524	; 0xb9a4
   15d44:	movweq	r2, #47532	; 0xb9ac
   15d48:	ldrne	r3, [r3]
   15d4c:	movne	r1, #1
   15d50:	movtne	r2, #1
   15d54:	ldreq	r3, [r4, #12]
   15d58:	moveq	r1, #1
   15d5c:	movteq	r2, #1
   15d60:	add	sp, sp, #12
   15d64:	pop	{r4, r5, lr}
   15d68:	b	11c1c <__fprintf_chk@plt>
   15d6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   15d70:	movw	r4, #49624	; 0xc1d8
   15d74:	movt	r4, #2
   15d78:	subs	r6, r1, #0
   15d7c:	sub	sp, sp, #52	; 0x34
   15d80:	mov	r5, r0
   15d84:	ldr	r1, [r4]
   15d88:	mov	r9, r2
   15d8c:	mov	r8, r3
   15d90:	ldr	r7, [sp, #80]	; 0x50
   15d94:	str	r1, [sp, #44]	; 0x2c
   15d98:	beq	15dd8 <strspn@plt+0x406c>
   15d9c:	mov	r0, r6
   15da0:	bl	11b14 <strlen@plt>
   15da4:	add	r0, r6, r0
   15da8:	ldrsb	r3, [r0, #-1]
   15dac:	cmp	r3, #61	; 0x3d
   15db0:	beq	15f28 <strspn@plt+0x41bc>
   15db4:	cmp	r5, #1
   15db8:	beq	15e68 <strspn@plt+0x40fc>
   15dbc:	cmp	r5, #2
   15dc0:	beq	15ec4 <strspn@plt+0x4158>
   15dc4:	movw	r1, #47572	; 0xb9d4
   15dc8:	mov	r2, r6
   15dcc:	mov	r0, #1
   15dd0:	movt	r1, #1
   15dd4:	bl	11be0 <__printf_chk@plt>
   15dd8:	cmp	r5, #3
   15ddc:	ldrls	pc, [pc, r5, lsl #2]
   15de0:	b	15f24 <strspn@plt+0x41b8>
   15de4:	andeq	r5, r1, ip, lsl #29
   15de8:	andeq	r5, r1, ip, lsl #29
   15dec:	andeq	r5, r1, r8, ror #29
   15df0:	strdeq	r5, [r1], -r4
   15df4:	ldr	r3, [sp, #84]	; 0x54
   15df8:	mov	r1, #1
   15dfc:	mov	r2, #32
   15e00:	add	r0, sp, #12
   15e04:	str	r3, [sp]
   15e08:	movw	r3, #47588	; 0xb9e4
   15e0c:	movt	r3, #1
   15e10:	bl	11b74 <__sprintf_chk@plt>
   15e14:	mov	r2, r9
   15e18:	mov	r3, r8
   15e1c:	mov	r0, #0
   15e20:	bl	17cb8 <strspn@plt+0x5f4c>
   15e24:	add	r1, sp, #12
   15e28:	mov	r2, r0
   15e2c:	mov	r0, #1
   15e30:	bl	11be0 <__printf_chk@plt>
   15e34:	cmp	r7, #0
   15e38:	beq	15e50 <strspn@plt+0x40e4>
   15e3c:	movw	r1, #47632	; 0xba10
   15e40:	mov	r2, r7
   15e44:	mov	r0, #1
   15e48:	movt	r1, #1
   15e4c:	bl	11be0 <__printf_chk@plt>
   15e50:	ldr	r2, [sp, #44]	; 0x2c
   15e54:	ldr	r3, [r4]
   15e58:	cmp	r2, r3
   15e5c:	bne	15f40 <strspn@plt+0x41d4>
   15e60:	add	sp, sp, #52	; 0x34
   15e64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15e68:	mov	r2, #5
   15e6c:	movw	r1, #47540	; 0xb9b4
   15e70:	mov	r0, #0
   15e74:	movt	r1, #1
   15e78:	bl	11988 <dcgettext@plt>
   15e7c:	mov	r2, r6
   15e80:	mov	r1, r0
   15e84:	mov	r0, r5
   15e88:	bl	11be0 <__printf_chk@plt>
   15e8c:	ldr	r3, [sp, #84]	; 0x54
   15e90:	mov	r1, #1
   15e94:	add	r0, sp, #12
   15e98:	mov	r2, #32
   15e9c:	str	r3, [sp]
   15ea0:	movw	r3, #47580	; 0xb9dc
   15ea4:	movt	r3, #1
   15ea8:	bl	11b74 <__sprintf_chk@plt>
   15eac:	add	r1, sp, #12
   15eb0:	mov	r2, r9
   15eb4:	mov	r3, r8
   15eb8:	mov	r0, #1
   15ebc:	bl	11be0 <__printf_chk@plt>
   15ec0:	b	15e34 <strspn@plt+0x40c8>
   15ec4:	mov	r2, #5
   15ec8:	movw	r1, #47556	; 0xb9c4
   15ecc:	mov	r0, #0
   15ed0:	movt	r1, #1
   15ed4:	bl	11988 <dcgettext@plt>
   15ed8:	mov	r2, r6
   15edc:	mov	r1, r0
   15ee0:	mov	r0, #1
   15ee4:	bl	11be0 <__printf_chk@plt>
   15ee8:	ldr	r3, [sp, #84]	; 0x54
   15eec:	mov	r1, #1
   15ef0:	add	r0, sp, #12
   15ef4:	mov	r2, #32
   15ef8:	str	r3, [sp]
   15efc:	movw	r3, #47580	; 0xb9dc
   15f00:	movt	r3, #1
   15f04:	bl	11b74 <__sprintf_chk@plt>
   15f08:	lsr	r2, r9, #10
   15f0c:	add	r1, sp, #12
   15f10:	orr	r2, r2, r8, lsl #22
   15f14:	lsr	r3, r8, #10
   15f18:	mov	r0, #1
   15f1c:	bl	11be0 <__printf_chk@plt>
   15f20:	b	15e34 <strspn@plt+0x40c8>
   15f24:	bl	11d24 <abort@plt>
   15f28:	mov	r2, r6
   15f2c:	movw	r1, #47632	; 0xba10
   15f30:	mov	r0, #1
   15f34:	movt	r1, #1
   15f38:	bl	11be0 <__printf_chk@plt>
   15f3c:	b	15dd8 <strspn@plt+0x406c>
   15f40:	bl	11994 <__stack_chk_fail@plt>
   15f44:	ldr	r3, [pc, #104]	; 15fb4 <strspn@plt+0x4248>
   15f48:	mov	ip, r1
   15f4c:	push	{lr}		; (str lr, [sp, #-4]!)
   15f50:	add	r3, pc, r3
   15f54:	sub	sp, sp, #12
   15f58:	ldr	r1, [r3]
   15f5c:	cmp	r1, #0
   15f60:	bne	15f90 <strspn@plt+0x4224>
   15f64:	mov	r1, #4096	; 0x1000
   15f68:	stm	sp, {r0, ip}
   15f6c:	mov	r2, #1
   15f70:	add	r0, r3, #4
   15f74:	mov	r3, r1
   15f78:	bl	11958 <__vsnprintf_chk@plt>
   15f7c:	ldr	r0, [pc, #52]	; 15fb8 <strspn@plt+0x424c>
   15f80:	add	r0, pc, r0
   15f84:	add	r0, r0, #4
   15f88:	add	sp, sp, #12
   15f8c:	pop	{pc}		; (ldr pc, [sp], #4)
   15f90:	add	r3, r3, #4
   15f94:	str	r0, [sp]
   15f98:	str	ip, [sp, #4]
   15f9c:	add	r0, r3, r1
   15fa0:	mov	r2, #1
   15fa4:	rsb	r1, r1, #4096	; 0x1000
   15fa8:	mvn	r3, #0
   15fac:	bl	11958 <__vsnprintf_chk@plt>
   15fb0:	b	15f7c <strspn@plt+0x4210>
   15fb4:	andeq	r6, r1, r0, asr #7
   15fb8:	muleq	r1, r0, r3
   15fbc:	push	{r4, r5, r6, lr}
   15fc0:	mov	r5, r0
   15fc4:	mov	r4, r1
   15fc8:	mov	r0, r2
   15fcc:	mov	r1, r3
   15fd0:	bl	15f44 <strspn@plt+0x41d8>
   15fd4:	mov	r1, r5
   15fd8:	mov	r6, r0
   15fdc:	bl	11cf4 <fopen64@plt>
   15fe0:	rsbs	r3, r0, #1
   15fe4:	movcc	r3, #0
   15fe8:	cmp	r4, #0
   15fec:	moveq	r3, #0
   15ff0:	cmp	r3, #0
   15ff4:	popeq	{r4, r5, r6, pc}
   15ff8:	ldr	r1, [pc, #28]	; 1601c <strspn@plt+0x42b0>
   15ffc:	mov	r2, #5
   16000:	mov	r0, #0
   16004:	add	r1, pc, r1
   16008:	bl	11988 <dcgettext@plt>
   1600c:	mov	r2, r6
   16010:	mov	r1, r0
   16014:	mov	r0, #1
   16018:	bl	119d0 <err@plt>
   1601c:	andeq	r5, r0, r0, ror #19
   16020:	ldr	ip, [pc, #360]	; 16190 <strspn@plt+0x4424>
   16024:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16028:	add	fp, sp, #28
   1602c:	ldr	lr, [pc, #352]	; 16194 <strspn@plt+0x4428>
   16030:	sub	sp, sp, #8
   16034:	add	ip, pc, ip
   16038:	rsb	r5, r0, r0, lsl #3
   1603c:	mov	r4, r0
   16040:	ldr	r7, [ip, lr]
   16044:	add	r0, r5, #7
   16048:	mov	r8, r1
   1604c:	bic	r1, r0, #7
   16050:	ldr	r0, [pc, #320]	; 16198 <strspn@plt+0x442c>
   16054:	sub	sp, sp, r1
   16058:	ldr	ip, [r7]
   1605c:	mov	r1, #1
   16060:	add	r0, pc, r0
   16064:	mov	r9, sp
   16068:	str	ip, [fp, #-32]	; 0xffffffe0
   1606c:	bl	15fbc <strspn@plt+0x4250>
   16070:	mov	r1, r5
   16074:	mov	r6, r0
   16078:	mov	r0, sp
   1607c:	mov	r2, r6
   16080:	bl	11910 <fgets@plt>
   16084:	cmp	r0, #0
   16088:	beq	1613c <strspn@plt+0x43d0>
   1608c:	mov	r0, r6
   16090:	bl	11c40 <fclose@plt>
   16094:	mov	r0, sp
   16098:	bl	11b14 <strlen@plt>
   1609c:	sub	r1, fp, #36	; 0x24
   160a0:	mov	r2, #0
   160a4:	sub	r0, r0, #1
   160a8:	ldrsb	r3, [sp, r0]
   160ac:	cmp	r3, #10
   160b0:	moveq	r3, #0
   160b4:	strbeq	r3, [sp, r0]
   160b8:	mov	r0, r4
   160bc:	bl	188dc <strspn@plt+0x6b70>
   160c0:	subs	r4, r0, #0
   160c4:	beq	16164 <strspn@plt+0x43f8>
   160c8:	cmp	r8, #0
   160cc:	mov	r0, sp
   160d0:	mov	r1, r4
   160d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   160d8:	bne	16104 <strspn@plt+0x4398>
   160dc:	bl	18cf4 <strspn@plt+0x6f88>
   160e0:	cmp	r0, #0
   160e4:	bne	16180 <strspn@plt+0x4414>
   160e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   160ec:	mov	r0, r4
   160f0:	ldr	r3, [r7]
   160f4:	cmp	r2, r3
   160f8:	bne	16138 <strspn@plt+0x43cc>
   160fc:	sub	sp, fp, #28
   16100:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16104:	mov	r3, #0
   16108:	bl	18e94 <strspn@plt+0x7128>
   1610c:	cmp	r0, #0
   16110:	beq	160e8 <strspn@plt+0x437c>
   16114:	ldr	r1, [pc, #128]	; 1619c <strspn@plt+0x4430>
   16118:	mov	r0, #0
   1611c:	add	r1, pc, r1
   16120:	mov	r2, #5
   16124:	bl	11988 <dcgettext@plt>
   16128:	mov	r2, r9
   1612c:	mov	r1, r0
   16130:	mov	r0, #1
   16134:	bl	11c70 <errx@plt>
   16138:	bl	11994 <__stack_chk_fail@plt>
   1613c:	ldr	r1, [pc, #92]	; 161a0 <strspn@plt+0x4434>
   16140:	mov	r2, #5
   16144:	add	r1, pc, r1
   16148:	bl	11988 <dcgettext@plt>
   1614c:	ldr	r2, [pc, #80]	; 161a4 <strspn@plt+0x4438>
   16150:	add	r2, pc, r2
   16154:	add	r2, r2, #4
   16158:	mov	r1, r0
   1615c:	mov	r0, #1
   16160:	bl	119d0 <err@plt>
   16164:	ldr	r1, [pc, #60]	; 161a8 <strspn@plt+0x443c>
   16168:	mov	r2, #5
   1616c:	add	r1, pc, r1
   16170:	bl	11988 <dcgettext@plt>
   16174:	mov	r1, r0
   16178:	mov	r0, #1
   1617c:	bl	119d0 <err@plt>
   16180:	ldr	r1, [pc, #36]	; 161ac <strspn@plt+0x4440>
   16184:	mov	r0, r8
   16188:	add	r1, pc, r1
   1618c:	b	16120 <strspn@plt+0x43b4>
   16190:	andeq	r5, r1, r4, asr #31
   16194:			; <UNDEFINED> instruction: 0x000001bc
   16198:	muleq	r0, r4, r9
   1619c:	andeq	r5, r0, ip, lsl #18
   161a0:			; <UNDEFINED> instruction: 0x000058b4
   161a4:	andeq	r6, r1, r0, asr #3
   161a8:	andeq	r5, r0, r0, lsr #17
   161ac:			; <UNDEFINED> instruction: 0x000058bc
   161b0:	push	{r4, lr}
   161b4:	mov	r4, r0
   161b8:	bl	11b14 <strlen@plt>
   161bc:	movw	r3, #4094	; 0xffe
   161c0:	cmp	r0, r3
   161c4:	mov	ip, r0
   161c8:	bhi	161f4 <strspn@plt+0x4488>
   161cc:	ldr	r0, [pc, #52]	; 16208 <strspn@plt+0x449c>
   161d0:	mov	r3, #4096	; 0x1000
   161d4:	mov	r1, r4
   161d8:	add	r2, ip, #1
   161dc:	add	r0, pc, r0
   161e0:	str	ip, [r0], #4
   161e4:	bl	119e8 <__memcpy_chk@plt>
   161e8:	mov	r3, #0
   161ec:	mov	r0, r3
   161f0:	pop	{r4, pc}
   161f4:	bl	11b50 <__errno_location@plt>
   161f8:	mov	r2, #36	; 0x24
   161fc:	mvn	r3, #0
   16200:	str	r2, [r0]
   16204:	b	161ec <strspn@plt+0x4480>
   16208:	andeq	r6, r1, r4, lsr r1
   1620c:	push	{r0, r1, r2, r3}
   16210:	ldr	r2, [pc, #80]	; 16268 <strspn@plt+0x44fc>
   16214:	ldr	ip, [pc, #80]	; 1626c <strspn@plt+0x4500>
   16218:	add	r2, pc, r2
   1621c:	push	{r4, lr}
   16220:	sub	sp, sp, #8
   16224:	ldr	r4, [r2, ip]
   16228:	add	r3, sp, #20
   1622c:	str	r3, [sp]
   16230:	mov	r1, r3
   16234:	ldr	r0, [sp, #16]
   16238:	ldr	r3, [r4]
   1623c:	str	r3, [sp, #4]
   16240:	bl	15f44 <strspn@plt+0x41d8>
   16244:	ldr	r2, [sp, #4]
   16248:	ldr	r3, [r4]
   1624c:	cmp	r2, r3
   16250:	bne	16264 <strspn@plt+0x44f8>
   16254:	add	sp, sp, #8
   16258:	pop	{r4, lr}
   1625c:	add	sp, sp, #16
   16260:	bx	lr
   16264:	bl	11994 <__stack_chk_fail@plt>
   16268:	andeq	r5, r1, r0, ror #27
   1626c:			; <UNDEFINED> instruction: 0x000001bc
   16270:	push	{r0, r1, r2, r3}
   16274:	ldr	r2, [pc, #100]	; 162e0 <strspn@plt+0x4574>
   16278:	ldr	ip, [pc, #100]	; 162e4 <strspn@plt+0x4578>
   1627c:	add	r2, pc, r2
   16280:	push	{r4, lr}
   16284:	sub	sp, sp, #8
   16288:	ldr	r4, [r2, ip]
   1628c:	add	r3, sp, #20
   16290:	str	r3, [sp]
   16294:	mov	r1, r3
   16298:	ldr	r0, [sp, #16]
   1629c:	ldr	r3, [r4]
   162a0:	str	r3, [sp, #4]
   162a4:	bl	15f44 <strspn@plt+0x41d8>
   162a8:	subs	r3, r0, #0
   162ac:	beq	162d4 <strspn@plt+0x4568>
   162b0:	bl	11b98 <__strdup@plt>
   162b4:	ldr	r2, [sp, #4]
   162b8:	ldr	r3, [r4]
   162bc:	cmp	r2, r3
   162c0:	bne	162dc <strspn@plt+0x4570>
   162c4:	add	sp, sp, #8
   162c8:	pop	{r4, lr}
   162cc:	add	sp, sp, #16
   162d0:	bx	lr
   162d4:	mov	r0, r3
   162d8:	b	162b4 <strspn@plt+0x4548>
   162dc:	bl	11994 <__stack_chk_fail@plt>
   162e0:	andeq	r5, r1, ip, ror sp
   162e4:			; <UNDEFINED> instruction: 0x000001bc
   162e8:	push	{r2, r3}
   162ec:	push	{r4, lr}
   162f0:	sub	sp, sp, #8
   162f4:	ldr	lr, [pc, #72]	; 16344 <strspn@plt+0x45d8>
   162f8:	add	ip, sp, #20
   162fc:	ldr	r4, [pc, #68]	; 16348 <strspn@plt+0x45dc>
   16300:	add	lr, pc, lr
   16304:	mov	r3, ip
   16308:	ldr	r2, [sp, #16]
   1630c:	ldr	r4, [lr, r4]
   16310:	str	ip, [sp]
   16314:	ldr	ip, [r4]
   16318:	str	ip, [sp, #4]
   1631c:	bl	15fbc <strspn@plt+0x4250>
   16320:	ldr	r2, [sp, #4]
   16324:	ldr	r3, [r4]
   16328:	cmp	r2, r3
   1632c:	bne	16340 <strspn@plt+0x45d4>
   16330:	add	sp, sp, #8
   16334:	pop	{r4, lr}
   16338:	add	sp, sp, #8
   1633c:	bx	lr
   16340:	bl	11994 <__stack_chk_fail@plt>
   16344:	strdeq	r5, [r1], -r8
   16348:			; <UNDEFINED> instruction: 0x000001bc
   1634c:	push	{r2, r3}
   16350:	push	{r4, r5, r6, r7, lr}
   16354:	sub	sp, sp, #12
   16358:	ldr	lr, [pc, #196]	; 16424 <strspn@plt+0x46b8>
   1635c:	add	ip, sp, #36	; 0x24
   16360:	ldr	r5, [pc, #192]	; 16428 <strspn@plt+0x46bc>
   16364:	mov	r4, r0
   16368:	add	lr, pc, lr
   1636c:	mov	r3, ip
   16370:	ldr	r0, [pc, #180]	; 1642c <strspn@plt+0x46c0>
   16374:	mov	r7, r1
   16378:	ldr	r5, [lr, r5]
   1637c:	mov	r1, #1
   16380:	str	ip, [sp]
   16384:	add	r0, pc, r0
   16388:	ldr	r2, [sp, #32]
   1638c:	ldr	ip, [r5]
   16390:	str	ip, [sp, #4]
   16394:	bl	15fbc <strspn@plt+0x4250>
   16398:	mov	r1, r7
   1639c:	mov	r6, r0
   163a0:	mov	r0, r4
   163a4:	mov	r2, r6
   163a8:	bl	11910 <fgets@plt>
   163ac:	cmp	r0, #0
   163b0:	beq	163f8 <strspn@plt+0x468c>
   163b4:	mov	r0, r6
   163b8:	bl	11c40 <fclose@plt>
   163bc:	mov	r0, r4
   163c0:	bl	11b14 <strlen@plt>
   163c4:	ldr	r2, [sp, #4]
   163c8:	sub	r0, r0, #1
   163cc:	ldrsb	r3, [r4, r0]
   163d0:	cmp	r3, #10
   163d4:	moveq	r3, #0
   163d8:	strbeq	r3, [r4, r0]
   163dc:	ldr	r3, [r5]
   163e0:	cmp	r2, r3
   163e4:	bne	16420 <strspn@plt+0x46b4>
   163e8:	add	sp, sp, #12
   163ec:	pop	{r4, r5, r6, r7, lr}
   163f0:	add	sp, sp, #8
   163f4:	bx	lr
   163f8:	ldr	r1, [pc, #48]	; 16430 <strspn@plt+0x46c4>
   163fc:	mov	r2, #5
   16400:	add	r1, pc, r1
   16404:	bl	11988 <dcgettext@plt>
   16408:	ldr	r2, [pc, #36]	; 16434 <strspn@plt+0x46c8>
   1640c:	add	r2, pc, r2
   16410:	add	r2, r2, #4
   16414:	mov	r1, r0
   16418:	mov	r0, #1
   1641c:	bl	119d0 <err@plt>
   16420:	bl	11994 <__stack_chk_fail@plt>
   16424:	muleq	r1, r0, ip
   16428:			; <UNDEFINED> instruction: 0x000001bc
   1642c:	andeq	r5, r0, r0, ror r6
   16430:	strdeq	r5, [r0], -r8
   16434:	andeq	r5, r1, r4, lsl #30
   16438:	push	{r0, r1, r2, r3}
   1643c:	mov	r1, #1
   16440:	push	{r4, r5, lr}
   16444:	sub	sp, sp, #20
   16448:	ldr	lr, [pc, #216]	; 16528 <strspn@plt+0x47bc>
   1644c:	add	ip, sp, #36	; 0x24
   16450:	ldr	r4, [pc, #212]	; 1652c <strspn@plt+0x47c0>
   16454:	add	lr, pc, lr
   16458:	mov	r3, ip
   1645c:	ldr	r0, [pc, #204]	; 16530 <strspn@plt+0x47c4>
   16460:	ldr	r4, [lr, r4]
   16464:	str	ip, [sp, #4]
   16468:	add	r0, pc, r0
   1646c:	ldr	r2, [sp, #32]
   16470:	ldr	ip, [r4]
   16474:	str	ip, [sp, #12]
   16478:	bl	15fbc <strspn@plt+0x4250>
   1647c:	ldr	r1, [pc, #176]	; 16534 <strspn@plt+0x47c8>
   16480:	add	r2, sp, #8
   16484:	add	r1, pc, r1
   16488:	mov	r5, r0
   1648c:	bl	11bc8 <fscanf@plt>
   16490:	cmp	r0, #1
   16494:	mov	r0, r5
   16498:	beq	164fc <strspn@plt+0x4790>
   1649c:	bl	11928 <ferror@plt>
   164a0:	cmp	r0, #0
   164a4:	beq	164d4 <strspn@plt+0x4768>
   164a8:	ldr	r1, [pc, #136]	; 16538 <strspn@plt+0x47cc>
   164ac:	mov	r2, #5
   164b0:	mov	r0, #0
   164b4:	add	r1, pc, r1
   164b8:	bl	11988 <dcgettext@plt>
   164bc:	ldr	r2, [pc, #120]	; 1653c <strspn@plt+0x47d0>
   164c0:	add	r2, pc, r2
   164c4:	add	r2, r2, #4
   164c8:	mov	r1, r0
   164cc:	mov	r0, #1
   164d0:	bl	119d0 <err@plt>
   164d4:	ldr	r1, [pc, #100]	; 16540 <strspn@plt+0x47d4>
   164d8:	mov	r2, #5
   164dc:	add	r1, pc, r1
   164e0:	bl	11988 <dcgettext@plt>
   164e4:	ldr	r2, [pc, #88]	; 16544 <strspn@plt+0x47d8>
   164e8:	add	r2, pc, r2
   164ec:	add	r2, r2, #4
   164f0:	mov	r1, r0
   164f4:	mov	r0, #1
   164f8:	bl	11c70 <errx@plt>
   164fc:	bl	11c40 <fclose@plt>
   16500:	ldr	r2, [sp, #12]
   16504:	ldr	r3, [r4]
   16508:	ldr	r0, [sp, #8]
   1650c:	cmp	r2, r3
   16510:	bne	16524 <strspn@plt+0x47b8>
   16514:	add	sp, sp, #20
   16518:	pop	{r4, r5, lr}
   1651c:	add	sp, sp, #16
   16520:	bx	lr
   16524:	bl	11994 <__stack_chk_fail@plt>
   16528:	andeq	r5, r1, r4, lsr #23
   1652c:			; <UNDEFINED> instruction: 0x000001bc
   16530:	andeq	r5, r0, ip, lsl #11
   16534:	andeq	r4, r0, ip, ror #24
   16538:	andeq	r5, r0, r4, asr #10
   1653c:	andeq	r5, r1, r0, asr lr
   16540:	andeq	r5, r0, r4, lsl #11
   16544:	andeq	r5, r1, r8, lsr #28
   16548:	push	{r0, r1, r2, r3}
   1654c:	mov	r1, #1
   16550:	push	{r4, r5, lr}
   16554:	sub	sp, sp, #28
   16558:	ldr	lr, [pc, #216]	; 16638 <strspn@plt+0x48cc>
   1655c:	add	ip, sp, #44	; 0x2c
   16560:	ldr	r4, [pc, #212]	; 1663c <strspn@plt+0x48d0>
   16564:	add	lr, pc, lr
   16568:	mov	r3, ip
   1656c:	ldr	r0, [pc, #204]	; 16640 <strspn@plt+0x48d4>
   16570:	ldr	r4, [lr, r4]
   16574:	str	ip, [sp, #4]
   16578:	add	r0, pc, r0
   1657c:	ldr	r2, [sp, #40]	; 0x28
   16580:	ldr	ip, [r4]
   16584:	str	ip, [sp, #20]
   16588:	bl	15fbc <strspn@plt+0x4250>
   1658c:	ldr	r1, [pc, #176]	; 16644 <strspn@plt+0x48d8>
   16590:	add	r2, sp, #8
   16594:	add	r1, pc, r1
   16598:	mov	r5, r0
   1659c:	bl	11bc8 <fscanf@plt>
   165a0:	cmp	r0, #1
   165a4:	mov	r0, r5
   165a8:	beq	1660c <strspn@plt+0x48a0>
   165ac:	bl	11928 <ferror@plt>
   165b0:	cmp	r0, #0
   165b4:	beq	165e4 <strspn@plt+0x4878>
   165b8:	ldr	r1, [pc, #136]	; 16648 <strspn@plt+0x48dc>
   165bc:	mov	r2, #5
   165c0:	mov	r0, #0
   165c4:	add	r1, pc, r1
   165c8:	bl	11988 <dcgettext@plt>
   165cc:	ldr	r2, [pc, #120]	; 1664c <strspn@plt+0x48e0>
   165d0:	add	r2, pc, r2
   165d4:	add	r2, r2, #4
   165d8:	mov	r1, r0
   165dc:	mov	r0, #1
   165e0:	bl	119d0 <err@plt>
   165e4:	ldr	r1, [pc, #100]	; 16650 <strspn@plt+0x48e4>
   165e8:	mov	r2, #5
   165ec:	add	r1, pc, r1
   165f0:	bl	11988 <dcgettext@plt>
   165f4:	ldr	r2, [pc, #88]	; 16654 <strspn@plt+0x48e8>
   165f8:	add	r2, pc, r2
   165fc:	add	r2, r2, #4
   16600:	mov	r1, r0
   16604:	mov	r0, #1
   16608:	bl	11c70 <errx@plt>
   1660c:	bl	11c40 <fclose@plt>
   16610:	ldr	r2, [sp, #20]
   16614:	ldr	r3, [r4]
   16618:	ldrd	r0, [sp, #8]
   1661c:	cmp	r2, r3
   16620:	bne	16634 <strspn@plt+0x48c8>
   16624:	add	sp, sp, #28
   16628:	pop	{r4, r5, lr}
   1662c:	add	sp, sp, #16
   16630:	bx	lr
   16634:	bl	11994 <__stack_chk_fail@plt>
   16638:	muleq	r1, r4, sl
   1663c:			; <UNDEFINED> instruction: 0x000001bc
   16640:	andeq	r4, r0, r0, ror #28
   16644:	ldrdeq	r5, [r0], -ip
   16648:	andeq	r5, r0, r4, lsr r4
   1664c:	andeq	r5, r1, r0, asr #26
   16650:	andeq	r5, r0, r4, ror r4
   16654:	andeq	r5, r1, r8, lsl sp
   16658:	push	{r1, r2, r3}
   1665c:	ldr	r2, [pc, #292]	; 16788 <strspn@plt+0x4a1c>
   16660:	ldr	ip, [pc, #292]	; 1678c <strspn@plt+0x4a20>
   16664:	add	r2, pc, r2
   16668:	push	{r4, r5, r6, r7, r8, r9, lr}
   1666c:	sub	sp, sp, #8
   16670:	ldr	r9, [r2, ip]
   16674:	add	r3, sp, #40	; 0x28
   16678:	str	r3, [sp]
   1667c:	mov	r6, r0
   16680:	mov	r1, r3
   16684:	ldr	r0, [sp, #36]	; 0x24
   16688:	ldr	r3, [r9]
   1668c:	str	r3, [sp, #4]
   16690:	bl	15f44 <strspn@plt+0x41d8>
   16694:	mov	r1, #1
   16698:	movt	r1, #8
   1669c:	mov	r4, r0
   166a0:	bl	11a60 <open64@plt>
   166a4:	cmn	r0, #1
   166a8:	mov	r7, r0
   166ac:	beq	16760 <strspn@plt+0x49f4>
   166b0:	mov	r0, r6
   166b4:	bl	11b14 <strlen@plt>
   166b8:	subs	r4, r0, #0
   166bc:	beq	16730 <strspn@plt+0x49c4>
   166c0:	bl	11b50 <__errno_location@plt>
   166c4:	mov	r8, #0
   166c8:	mov	r5, r0
   166cc:	b	166ec <strspn@plt+0x4980>
   166d0:	subs	r4, r4, r0
   166d4:	ldr	r3, [r5]
   166d8:	addne	r6, r6, r0
   166dc:	cmp	r3, #11
   166e0:	beq	16720 <strspn@plt+0x49b4>
   166e4:	cmp	r4, #0
   166e8:	beq	16730 <strspn@plt+0x49c4>
   166ec:	str	r8, [r5]
   166f0:	mov	r0, r7
   166f4:	mov	r1, r6
   166f8:	mov	r2, r4
   166fc:	bl	11bf8 <write@plt>
   16700:	cmp	r0, #0
   16704:	bgt	166d0 <strspn@plt+0x4964>
   16708:	ldr	r3, [r5]
   1670c:	cmp	r3, #11
   16710:	cmpne	r3, #4
   16714:	beq	166dc <strspn@plt+0x4970>
   16718:	mvn	r4, #0
   1671c:	b	16734 <strspn@plt+0x49c8>
   16720:	movw	r0, #10000	; 0x2710
   16724:	bl	11a00 <usleep@plt>
   16728:	cmp	r4, #0
   1672c:	bne	166ec <strspn@plt+0x4980>
   16730:	mov	r4, #0
   16734:	mov	r0, r7
   16738:	bl	11d30 <close@plt>
   1673c:	ldr	r2, [sp, #4]
   16740:	ldr	r3, [r9]
   16744:	mov	r0, r4
   16748:	cmp	r2, r3
   1674c:	bne	16784 <strspn@plt+0x4a18>
   16750:	add	sp, sp, #8
   16754:	pop	{r4, r5, r6, r7, r8, r9, lr}
   16758:	add	sp, sp, #12
   1675c:	bx	lr
   16760:	ldr	r1, [pc, #40]	; 16790 <strspn@plt+0x4a24>
   16764:	mov	r2, #5
   16768:	mov	r0, #0
   1676c:	add	r1, pc, r1
   16770:	bl	11988 <dcgettext@plt>
   16774:	mov	r2, r4
   16778:	mov	r1, r0
   1677c:	mov	r0, #1
   16780:	bl	119d0 <err@plt>
   16784:	bl	11994 <__stack_chk_fail@plt>
   16788:	muleq	r1, r4, r9
   1678c:			; <UNDEFINED> instruction: 0x000001bc
   16790:	andeq	r5, r0, r8, ror r2
   16794:	push	{r0, r1, r2, r3}
   16798:	ldr	r2, [pc, #96]	; 16800 <strspn@plt+0x4a94>
   1679c:	ldr	ip, [pc, #96]	; 16804 <strspn@plt+0x4a98>
   167a0:	add	r2, pc, r2
   167a4:	push	{r4, lr}
   167a8:	sub	sp, sp, #8
   167ac:	ldr	r4, [r2, ip]
   167b0:	add	r3, sp, #20
   167b4:	str	r3, [sp]
   167b8:	mov	r1, r3
   167bc:	ldr	r0, [sp, #16]
   167c0:	ldr	r3, [r4]
   167c4:	str	r3, [sp, #4]
   167c8:	bl	15f44 <strspn@plt+0x41d8>
   167cc:	mov	r1, #0
   167d0:	bl	11c28 <access@plt>
   167d4:	ldr	r2, [sp, #4]
   167d8:	ldr	r3, [r4]
   167dc:	rsbs	r0, r0, #1
   167e0:	movcc	r0, #0
   167e4:	cmp	r2, r3
   167e8:	bne	167fc <strspn@plt+0x4a90>
   167ec:	add	sp, sp, #8
   167f0:	pop	{r4, lr}
   167f4:	add	sp, sp, #16
   167f8:	bx	lr
   167fc:	bl	11994 <__stack_chk_fail@plt>
   16800:	andeq	r5, r1, r8, asr r8
   16804:			; <UNDEFINED> instruction: 0x000001bc
   16808:	push	{r1, r2, r3}
   1680c:	mov	r1, #0
   16810:	push	{r4, lr}
   16814:	sub	sp, sp, #12
   16818:	ldr	lr, [pc, #72]	; 16868 <strspn@plt+0x4afc>
   1681c:	add	ip, sp, #24
   16820:	ldr	r4, [pc, #68]	; 1686c <strspn@plt+0x4b00>
   16824:	add	lr, pc, lr
   16828:	mov	r3, ip
   1682c:	ldr	r2, [sp, #20]
   16830:	ldr	r4, [lr, r4]
   16834:	str	ip, [sp]
   16838:	ldr	ip, [r4]
   1683c:	str	ip, [sp, #4]
   16840:	bl	16020 <strspn@plt+0x42b4>
   16844:	ldr	r2, [sp, #4]
   16848:	ldr	r3, [r4]
   1684c:	cmp	r2, r3
   16850:	bne	16864 <strspn@plt+0x4af8>
   16854:	add	sp, sp, #12
   16858:	pop	{r4, lr}
   1685c:	add	sp, sp, #12
   16860:	bx	lr
   16864:	bl	11994 <__stack_chk_fail@plt>
   16868:	ldrdeq	r5, [r1], -r4
   1686c:			; <UNDEFINED> instruction: 0x000001bc
   16870:	push	{r1, r2, r3}
   16874:	mov	r1, #1
   16878:	push	{r4, lr}
   1687c:	sub	sp, sp, #12
   16880:	ldr	lr, [pc, #72]	; 168d0 <strspn@plt+0x4b64>
   16884:	add	ip, sp, #24
   16888:	ldr	r4, [pc, #68]	; 168d4 <strspn@plt+0x4b68>
   1688c:	add	lr, pc, lr
   16890:	mov	r3, ip
   16894:	ldr	r2, [sp, #20]
   16898:	ldr	r4, [lr, r4]
   1689c:	str	ip, [sp]
   168a0:	ldr	ip, [r4]
   168a4:	str	ip, [sp, #4]
   168a8:	bl	16020 <strspn@plt+0x42b4>
   168ac:	ldr	r2, [sp, #4]
   168b0:	ldr	r3, [r4]
   168b4:	cmp	r2, r3
   168b8:	bne	168cc <strspn@plt+0x4b60>
   168bc:	add	sp, sp, #12
   168c0:	pop	{r4, lr}
   168c4:	add	sp, sp, #12
   168c8:	bx	lr
   168cc:	bl	11994 <__stack_chk_fail@plt>
   168d0:	andeq	r5, r1, ip, ror #14
   168d4:			; <UNDEFINED> instruction: 0x000001bc
   168d8:	ldr	r3, [pc, #368]	; 16a50 <strspn@plt+0x4ce4>
   168dc:	mov	r2, #1
   168e0:	ldr	ip, [pc, #364]	; 16a54 <strspn@plt+0x4ce8>
   168e4:	add	r3, pc, r3
   168e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   168ec:	sub	sp, sp, #8192	; 0x2000
   168f0:	ldr	r7, [r3, ip]
   168f4:	sub	sp, sp, #28
   168f8:	ldr	lr, [pc, #344]	; 16a58 <strspn@plt+0x4cec>
   168fc:	add	r6, sp, #20
   16900:	str	r1, [sp, #8]
   16904:	mov	r1, #8192	; 0x2000
   16908:	str	r0, [sp, #4]
   1690c:	add	lr, pc, lr
   16910:	ldr	ip, [r7]
   16914:	mov	r3, r1
   16918:	str	lr, [sp]
   1691c:	add	lr, sp, r1
   16920:	mov	r0, r6
   16924:	str	ip, [lr, #20]
   16928:	bl	11d54 <__snprintf_chk@plt>
   1692c:	mov	r0, r6
   16930:	mov	r1, #0
   16934:	bl	11a60 <open64@plt>
   16938:	subs	r5, r0, #0
   1693c:	blt	16a44 <strspn@plt+0x4cd8>
   16940:	mov	r1, #0
   16944:	mov	r0, r6
   16948:	mov	r4, r1
   1694c:	mov	r2, #8192	; 0x2000
   16950:	bl	11bb0 <memset@plt>
   16954:	mov	fp, r4
   16958:	mov	r8, #8192	; 0x2000
   1695c:	mov	sl, r6
   16960:	b	1697c <strspn@plt+0x4c10>
   16964:	rsb	r8, r9, r8
   16968:	add	sl, sl, r9
   1696c:	cmp	r8, #0
   16970:	add	r4, r4, r9
   16974:	mov	fp, #0
   16978:	beq	169c4 <strspn@plt+0x4c58>
   1697c:	mov	r0, r5
   16980:	mov	r1, sl
   16984:	mov	r2, r8
   16988:	bl	118e0 <read@plt>
   1698c:	subs	r9, r0, #0
   16990:	bgt	16964 <strspn@plt+0x4bf8>
   16994:	bl	11b50 <__errno_location@plt>
   16998:	ldr	r3, [r0]
   1699c:	cmp	r3, #4
   169a0:	cmpne	r3, #11
   169a4:	beq	169b0 <strspn@plt+0x4c44>
   169a8:	cmp	r9, #0
   169ac:	bne	169c4 <strspn@plt+0x4c58>
   169b0:	cmp	fp, #4
   169b4:	bgt	169c4 <strspn@plt+0x4c58>
   169b8:	cmp	r8, #0
   169bc:	add	fp, fp, #1
   169c0:	bne	1697c <strspn@plt+0x4c10>
   169c4:	cmp	r4, #0
   169c8:	beq	16a18 <strspn@plt+0x4cac>
   169cc:	cmp	r4, #0
   169d0:	addne	r1, r4, r6
   169d4:	movne	r3, r6
   169d8:	movne	ip, #32
   169dc:	beq	169f4 <strspn@plt+0x4c88>
   169e0:	ldrb	r2, [r3], #1
   169e4:	cmp	r2, #0
   169e8:	strbeq	ip, [r3, #-1]
   169ec:	cmp	r3, r1
   169f0:	bne	169e0 <strspn@plt+0x4c74>
   169f4:	add	r2, sp, #8192	; 0x2000
   169f8:	mov	r0, r6
   169fc:	add	r2, r2, #24
   16a00:	add	r3, r2, r4
   16a04:	mov	r2, #0
   16a08:	sub	r3, r3, #8192	; 0x2000
   16a0c:	strb	r2, [r3, #-5]
   16a10:	bl	11b98 <__strdup@plt>
   16a14:	mov	r4, r0
   16a18:	mov	r0, r5
   16a1c:	bl	11d30 <close@plt>
   16a20:	add	r3, sp, #8192	; 0x2000
   16a24:	mov	r0, r4
   16a28:	ldr	r2, [r3, #20]
   16a2c:	ldr	r3, [r7]
   16a30:	cmp	r2, r3
   16a34:	bne	16a4c <strspn@plt+0x4ce0>
   16a38:	add	sp, sp, #8192	; 0x2000
   16a3c:	add	sp, sp, #28
   16a40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a44:	mov	r4, #0
   16a48:	b	16a20 <strspn@plt+0x4cb4>
   16a4c:	bl	11994 <__stack_chk_fail@plt>
   16a50:	andeq	r5, r1, r4, lsl r7
   16a54:			; <UNDEFINED> instruction: 0x000001bc
   16a58:	andeq	r5, r0, ip, ror #2
   16a5c:	ldr	ip, [pc, #156]	; 16b00 <strspn@plt+0x4d94>
   16a60:	mov	r1, #1
   16a64:	push	{r4, r5, r6, lr}
   16a68:	add	ip, pc, ip
   16a6c:	ldr	lr, [pc, #144]	; 16b04 <strspn@plt+0x4d98>
   16a70:	sub	sp, sp, #4096	; 0x1000
   16a74:	sub	sp, sp, #16
   16a78:	ldr	r3, [pc, #136]	; 16b08 <strspn@plt+0x4d9c>
   16a7c:	add	r5, sp, #12
   16a80:	mov	r2, #4096	; 0x1000
   16a84:	ldr	r4, [ip, lr]
   16a88:	add	lr, sp, #8192	; 0x2000
   16a8c:	str	r0, [sp]
   16a90:	add	r3, pc, r3
   16a94:	mov	r0, r5
   16a98:	ldr	ip, [r4]
   16a9c:	str	ip, [lr, #-4084]	; 0xfffff00c
   16aa0:	bl	11b74 <__sprintf_chk@plt>
   16aa4:	mov	r0, #4
   16aa8:	bl	11a6c <malloc@plt>
   16aac:	subs	r6, r0, #0
   16ab0:	beq	16aec <strspn@plt+0x4d80>
   16ab4:	mov	r0, r5
   16ab8:	bl	11a54 <opendir@plt>
   16abc:	cmp	r0, #0
   16ac0:	str	r0, [r6]
   16ac4:	beq	16aec <strspn@plt+0x4d80>
   16ac8:	mov	r0, r6
   16acc:	add	r3, sp, #8192	; 0x2000
   16ad0:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   16ad4:	ldr	r3, [r4]
   16ad8:	cmp	r2, r3
   16adc:	bne	16afc <strspn@plt+0x4d90>
   16ae0:	add	sp, sp, #4096	; 0x1000
   16ae4:	add	sp, sp, #16
   16ae8:	pop	{r4, r5, r6, pc}
   16aec:	mov	r0, r6
   16af0:	bl	11904 <free@plt>
   16af4:	mov	r0, #0
   16af8:	b	16acc <strspn@plt+0x4d60>
   16afc:	bl	11994 <__stack_chk_fail@plt>
   16b00:	muleq	r1, r0, r5
   16b04:			; <UNDEFINED> instruction: 0x000001bc
   16b08:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   16b0c:	push	{r4, lr}
   16b10:	subs	r4, r0, #0
   16b14:	beq	16b28 <strspn@plt+0x4dbc>
   16b18:	ldr	r0, [r4]
   16b1c:	cmp	r0, #0
   16b20:	beq	16b28 <strspn@plt+0x4dbc>
   16b24:	bl	11d3c <closedir@plt>
   16b28:	mov	r0, r4
   16b2c:	pop	{r4, lr}
   16b30:	b	11904 <free@plt>
   16b34:	ldr	r3, [pc, #264]	; 16c44 <strspn@plt+0x4ed8>
   16b38:	cmp	r1, #0
   16b3c:	cmpne	r0, #0
   16b40:	ldr	r2, [pc, #256]	; 16c48 <strspn@plt+0x4edc>
   16b44:	add	r3, pc, r3
   16b48:	push	{r4, r5, r6, r7, r8, r9, lr}
   16b4c:	sub	sp, sp, #12
   16b50:	ldr	r9, [r3, r2]
   16b54:	mov	r6, r0
   16b58:	mov	r5, r1
   16b5c:	movne	r4, #0
   16b60:	moveq	r4, #1
   16b64:	ldr	r3, [r9]
   16b68:	str	r3, [sp, #4]
   16b6c:	beq	16c38 <strspn@plt+0x4ecc>
   16b70:	str	r4, [r1]
   16b74:	bl	11b50 <__errno_location@plt>
   16b78:	mov	r7, r0
   16b7c:	str	r4, [r0]
   16b80:	b	16b90 <strspn@plt+0x4e24>
   16b84:	ldr	r0, [r5]
   16b88:	cmp	r0, #0
   16b8c:	bne	16c30 <strspn@plt+0x4ec4>
   16b90:	ldr	r0, [r6]
   16b94:	bl	11cc4 <readdir64@plt>
   16b98:	subs	r4, r0, #0
   16b9c:	beq	16c1c <strspn@plt+0x4eb0>
   16ba0:	bl	11ad8 <__ctype_b_loc@plt>
   16ba4:	ldrb	r3, [r4, #19]
   16ba8:	lsl	r3, r3, #1
   16bac:	ldr	r2, [r0]
   16bb0:	ldrh	r3, [r2, r3]
   16bb4:	tst	r3, #2048	; 0x800
   16bb8:	beq	16b84 <strspn@plt+0x4e18>
   16bbc:	add	r4, r4, #19
   16bc0:	mov	r1, sp
   16bc4:	mov	r2, #10
   16bc8:	mov	r0, r4
   16bcc:	bl	118b0 <strtol@plt>
   16bd0:	str	r0, [r5]
   16bd4:	ldr	r3, [r7]
   16bd8:	cmp	r3, #0
   16bdc:	bne	16c00 <strspn@plt+0x4e94>
   16be0:	ldr	r3, [sp]
   16be4:	cmp	r4, r3
   16be8:	beq	16c00 <strspn@plt+0x4e94>
   16bec:	cmp	r3, #0
   16bf0:	beq	16b88 <strspn@plt+0x4e1c>
   16bf4:	ldrsb	r3, [r3]
   16bf8:	cmp	r3, #0
   16bfc:	beq	16b88 <strspn@plt+0x4e1c>
   16c00:	mvn	r0, #0
   16c04:	ldr	r2, [sp, #4]
   16c08:	ldr	r3, [r9]
   16c0c:	cmp	r2, r3
   16c10:	bne	16c40 <strspn@plt+0x4ed4>
   16c14:	add	sp, sp, #12
   16c18:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16c1c:	ldr	r3, [r7]
   16c20:	cmp	r3, #0
   16c24:	moveq	r0, #1
   16c28:	beq	16c04 <strspn@plt+0x4e98>
   16c2c:	b	16c00 <strspn@plt+0x4e94>
   16c30:	mov	r0, #0
   16c34:	b	16c04 <strspn@plt+0x4e98>
   16c38:	mvn	r0, #21
   16c3c:	b	16c04 <strspn@plt+0x4e98>
   16c40:	bl	11994 <__stack_chk_fail@plt>
   16c44:			; <UNDEFINED> instruction: 0x000154b4
   16c48:			; <UNDEFINED> instruction: 0x000001bc
   16c4c:	push	{r4, lr}
   16c50:	mov	r0, #1
   16c54:	mov	r1, #16
   16c58:	bl	11874 <calloc@plt>
   16c5c:	subs	r4, r0, #0
   16c60:	beq	16c84 <strspn@plt+0x4f18>
   16c64:	ldr	r0, [pc, #40]	; 16c94 <strspn@plt+0x4f28>
   16c68:	add	r0, pc, r0
   16c6c:	bl	11a54 <opendir@plt>
   16c70:	cmp	r0, #0
   16c74:	str	r0, [r4]
   16c78:	beq	16c84 <strspn@plt+0x4f18>
   16c7c:	mov	r0, r4
   16c80:	pop	{r4, pc}
   16c84:	mov	r0, r4
   16c88:	bl	11904 <free@plt>
   16c8c:	mov	r0, #0
   16c90:	pop	{r4, pc}
   16c94:	andeq	r4, r0, ip, lsr #28
   16c98:	push	{r4, lr}
   16c9c:	subs	r4, r0, #0
   16ca0:	beq	16cb4 <strspn@plt+0x4f48>
   16ca4:	ldr	r0, [r4]
   16ca8:	cmp	r0, #0
   16cac:	beq	16cb4 <strspn@plt+0x4f48>
   16cb0:	bl	11d3c <closedir@plt>
   16cb4:	mov	r0, r4
   16cb8:	pop	{r4, lr}
   16cbc:	b	11904 <free@plt>
   16cc0:	ldrb	r3, [r0, #12]
   16cc4:	adds	r2, r1, #0
   16cc8:	str	r1, [r0, #4]
   16ccc:	movne	r2, #1
   16cd0:	bfi	r3, r2, #0, #1
   16cd4:	strb	r3, [r0, #12]
   16cd8:	bx	lr
   16cdc:	ldrb	r3, [r0, #12]
   16ce0:	str	r1, [r0, #8]
   16ce4:	orr	r3, r3, #2
   16ce8:	strb	r3, [r0, #12]
   16cec:	bx	lr
   16cf0:	ldr	r3, [pc, #612]	; 16f5c <strspn@plt+0x51f0>
   16cf4:	cmp	r1, #0
   16cf8:	cmpne	r0, #0
   16cfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d00:	sub	sp, sp, #8576	; 0x2180
   16d04:	ldr	r2, [pc, #596]	; 16f60 <strspn@plt+0x51f4>
   16d08:	sub	sp, sp, #20
   16d0c:	add	r3, pc, r3
   16d10:	mov	r4, r0
   16d14:	str	r1, [sp, #12]
   16d18:	add	r1, sp, #8192	; 0x2000
   16d1c:	ldr	r2, [r3, r2]
   16d20:	movne	r5, #0
   16d24:	moveq	r5, #1
   16d28:	ldr	r3, [r2]
   16d2c:	str	r2, [sp, #20]
   16d30:	str	r3, [r1, #396]	; 0x18c
   16d34:	beq	16f50 <strspn@plt+0x51e4>
   16d38:	ldr	ip, [pc, #548]	; 16f64 <strspn@plt+0x51f8>
   16d3c:	movw	sl, #56976	; 0xde90
   16d40:	ldr	r7, [pc, #544]	; 16f68 <strspn@plt+0x51fc>
   16d44:	movt	sl, #65535	; 0xffff
   16d48:	add	ip, pc, ip
   16d4c:	str	ip, [sp, #16]
   16d50:	ldr	ip, [pc, #532]	; 16f6c <strspn@plt+0x5200>
   16d54:	add	r7, pc, r7
   16d58:	ldr	r9, [pc, #528]	; 16f70 <strspn@plt+0x5204>
   16d5c:	add	ip, pc, ip
   16d60:	str	ip, [sp, #28]
   16d64:	ldr	ip, [sp, #12]
   16d68:	add	r9, pc, r9
   16d6c:	ldr	r8, [pc, #512]	; 16f74 <strspn@plt+0x5208>
   16d70:	str	r5, [ip]
   16d74:	add	r8, pc, r8
   16d78:	bl	11b50 <__errno_location@plt>
   16d7c:	str	r0, [sp, #24]
   16d80:	str	r5, [r0]
   16d84:	ldr	r0, [r4]
   16d88:	bl	11cc4 <readdir64@plt>
   16d8c:	subs	r5, r0, #0
   16d90:	beq	16f18 <strspn@plt+0x51ac>
   16d94:	bl	11ad8 <__ctype_b_loc@plt>
   16d98:	ldrb	r3, [r5, #19]
   16d9c:	lsl	r3, r3, #1
   16da0:	ldr	r2, [r0]
   16da4:	ldrh	r3, [r2, r3]
   16da8:	tst	r3, #2048	; 0x800
   16dac:	beq	16d84 <strspn@plt+0x5018>
   16db0:	add	fp, sp, #396	; 0x18c
   16db4:	mov	r1, #8192	; 0x2000
   16db8:	mov	r3, r1
   16dbc:	add	r5, r5, #19
   16dc0:	str	r7, [sp]
   16dc4:	mov	r0, fp
   16dc8:	str	r5, [sp, #4]
   16dcc:	mov	r2, #1
   16dd0:	bl	11d54 <__snprintf_chk@plt>
   16dd4:	ldrb	r3, [r4, #12]
   16dd8:	tst	r3, #2
   16ddc:	bne	16ed4 <strspn@plt+0x5168>
   16de0:	tst	r3, #1
   16de4:	beq	16e60 <strspn@plt+0x50f4>
   16de8:	ldr	r0, [r4]
   16dec:	bl	11cdc <dirfd@plt>
   16df0:	str	r8, [sp]
   16df4:	mov	r1, r9
   16df8:	mov	r2, fp
   16dfc:	mov	r3, #524288	; 0x80000
   16e00:	bl	190f8 <strspn@plt+0x738c>
   16e04:	subs	r6, r0, #0
   16e08:	beq	16d84 <strspn@plt+0x5018>
   16e0c:	mov	r2, r6
   16e10:	mov	r1, #8192	; 0x2000
   16e14:	mov	r0, fp
   16e18:	bl	11910 <fgets@plt>
   16e1c:	add	r1, sp, #8576	; 0x2180
   16e20:	add	r1, r1, #16
   16e24:	str	r0, [r1, sl]
   16e28:	mov	r0, r6
   16e2c:	add	r6, sp, #140	; 0x8c
   16e30:	bl	11c40 <fclose@plt>
   16e34:	mov	r0, fp
   16e38:	ldr	r1, [sp, #16]
   16e3c:	mov	r2, r6
   16e40:	bl	11ca0 <sscanf@plt>
   16e44:	cmp	r0, #1
   16e48:	bne	16d84 <strspn@plt+0x5018>
   16e4c:	mov	r0, r6
   16e50:	ldr	r1, [r4, #4]
   16e54:	bl	118a4 <strcmp@plt>
   16e58:	cmp	r0, #0
   16e5c:	bne	16d84 <strspn@plt+0x5018>
   16e60:	add	ip, sp, #8576	; 0x2180
   16e64:	movw	r4, #56976	; 0xde90
   16e68:	add	ip, ip, #16
   16e6c:	movt	r4, #65535	; 0xffff
   16e70:	add	r1, sp, #32
   16e74:	mov	r0, r5
   16e78:	mov	r2, #10
   16e7c:	mov	r3, #0
   16e80:	str	r3, [ip, r4]
   16e84:	bl	118b0 <strtol@plt>
   16e88:	ldr	ip, [sp, #12]
   16e8c:	str	r0, [ip]
   16e90:	ldr	ip, [sp, #24]
   16e94:	ldr	r0, [ip]
   16e98:	cmp	r0, #0
   16e9c:	rsbne	r0, r0, #0
   16ea0:	bne	16f2c <strspn@plt+0x51c0>
   16ea4:	add	r1, sp, #8576	; 0x2180
   16ea8:	add	r1, r1, #16
   16eac:	ldr	r3, [r1, r4]
   16eb0:	cmp	r5, r3
   16eb4:	mvneq	r0, #0
   16eb8:	beq	16f2c <strspn@plt+0x51c0>
   16ebc:	cmp	r3, #0
   16ec0:	beq	16f2c <strspn@plt+0x51c0>
   16ec4:	ldrsb	r0, [r3]
   16ec8:	subs	r0, r0, #0
   16ecc:	mvnne	r0, #0
   16ed0:	b	16f2c <strspn@plt+0x51c0>
   16ed4:	ldr	r0, [r4]
   16ed8:	add	r6, sp, #80	; 0x50
   16edc:	bl	11cdc <dirfd@plt>
   16ee0:	mov	r2, #0
   16ee4:	sub	r3, r6, #48	; 0x30
   16ee8:	str	r2, [sp]
   16eec:	ldr	r1, [sp, #28]
   16ef0:	mov	r2, fp
   16ef4:	bl	190cc <strspn@plt+0x7360>
   16ef8:	cmp	r0, #0
   16efc:	bne	16d84 <strspn@plt+0x5018>
   16f00:	ldr	r3, [r6, #-24]	; 0xffffffe8
   16f04:	ldr	r2, [r4, #8]
   16f08:	cmp	r2, r3
   16f0c:	bne	16d84 <strspn@plt+0x5018>
   16f10:	ldrb	r3, [r4, #12]
   16f14:	b	16de0 <strspn@plt+0x5074>
   16f18:	ldr	ip, [sp, #24]
   16f1c:	ldr	r3, [ip]
   16f20:	cmp	r3, #0
   16f24:	moveq	r0, #1
   16f28:	mvnne	r0, #0
   16f2c:	ldr	ip, [sp, #20]
   16f30:	add	r3, sp, #8192	; 0x2000
   16f34:	ldr	r2, [r3, #396]	; 0x18c
   16f38:	ldr	r3, [ip]
   16f3c:	cmp	r2, r3
   16f40:	bne	16f58 <strspn@plt+0x51ec>
   16f44:	add	sp, sp, #8576	; 0x2180
   16f48:	add	sp, sp, #20
   16f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f50:	mvn	r0, #21
   16f54:	b	16f2c <strspn@plt+0x51c0>
   16f58:	bl	11994 <__stack_chk_fail@plt>
   16f5c:	andeq	r5, r1, ip, ror #5
   16f60:			; <UNDEFINED> instruction: 0x000001bc
   16f64:	andeq	r4, r0, ip, asr sp
   16f68:	andeq	r4, r0, r8, asr #26
   16f6c:	andeq	r4, r0, r8, lsr sp
   16f70:	andeq	r4, r0, ip, lsr #26
   16f74:	andeq	r4, r0, r4, ror #12
   16f78:	ldr	r1, [pc, #4]	; 16f84 <strspn@plt+0x5218>
   16f7c:	add	r1, pc, r1
   16f80:	b	168d8 <strspn@plt+0x4b6c>
   16f84:	andeq	r4, r0, r8, lsr fp
   16f88:	ldr	r1, [pc, #4]	; 16f94 <strspn@plt+0x5228>
   16f8c:	add	r1, pc, r1
   16f90:	b	168d8 <strspn@plt+0x4b6c>
   16f94:	andeq	r4, r0, r0, lsr fp
   16f98:	cmp	r0, #0
   16f9c:	mov	r3, #0
   16fa0:	str	r3, [r1]
   16fa4:	bxeq	lr
   16fa8:	ldrb	r2, [r0]
   16fac:	cmp	r2, #47	; 0x2f
   16fb0:	bne	16ff8 <strspn@plt+0x528c>
   16fb4:	ldrsb	r3, [r0, #1]
   16fb8:	cmp	r3, #47	; 0x2f
   16fbc:	bne	17000 <strspn@plt+0x5294>
   16fc0:	mov	r3, r0
   16fc4:	b	16fe4 <strspn@plt+0x5278>
   16fc8:	ldrb	r2, [r3, #1]
   16fcc:	mov	r3, r0
   16fd0:	cmp	r2, #47	; 0x2f
   16fd4:	bne	16ff8 <strspn@plt+0x528c>
   16fd8:	ldrsb	r2, [r0, #1]
   16fdc:	cmp	r2, #47	; 0x2f
   16fe0:	bne	17000 <strspn@plt+0x5294>
   16fe4:	cmn	r3, #1
   16fe8:	add	r0, r0, #1
   16fec:	bne	16fc8 <strspn@plt+0x525c>
   16ff0:	mov	r0, #0
   16ff4:	bx	lr
   16ff8:	cmp	r2, #0
   16ffc:	beq	16ff0 <strspn@plt+0x5284>
   17000:	mov	r3, #1
   17004:	str	r3, [r1]
   17008:	ldrsb	r3, [r0, #1]
   1700c:	cmp	r3, #47	; 0x2f
   17010:	cmpne	r3, #0
   17014:	bxeq	lr
   17018:	mov	r3, #2
   1701c:	str	r3, [r1]
   17020:	ldrb	r2, [r0, r3]
   17024:	add	r3, r3, #1
   17028:	cmp	r2, #47	; 0x2f
   1702c:	cmpne	r2, #0
   17030:	bne	1701c <strspn@plt+0x52b0>
   17034:	bx	lr
   17038:	push	{r3, r4, r5, r6, r7, lr}
   1703c:	mov	r7, r1
   17040:	ldrb	r3, [r0]
   17044:	cmp	r3, #0
   17048:	beq	170c0 <strspn@plt+0x5354>
   1704c:	mov	r4, #0
   17050:	mov	r5, r0
   17054:	mov	r6, r4
   17058:	b	17088 <strspn@plt+0x531c>
   1705c:	cmp	r3, #92	; 0x5c
   17060:	mov	r0, r7
   17064:	mov	r1, r3
   17068:	beq	170b0 <strspn@plt+0x5344>
   1706c:	bl	11b20 <strchr@plt>
   17070:	cmp	r0, #0
   17074:	bne	170b8 <strspn@plt+0x534c>
   17078:	ldrb	r3, [r5, #1]!
   1707c:	add	r4, r4, #1
   17080:	cmp	r3, #0
   17084:	beq	170a8 <strspn@plt+0x533c>
   17088:	cmp	r6, #0
   1708c:	sxtb	r3, r3
   17090:	beq	1705c <strspn@plt+0x52f0>
   17094:	ldrb	r3, [r5, #1]!
   17098:	mov	r6, #0
   1709c:	add	r4, r4, #1
   170a0:	cmp	r3, #0
   170a4:	bne	17088 <strspn@plt+0x531c>
   170a8:	rsb	r0, r6, r4
   170ac:	pop	{r3, r4, r5, r6, r7, pc}
   170b0:	mov	r6, #1
   170b4:	b	17078 <strspn@plt+0x530c>
   170b8:	mov	r0, r4
   170bc:	pop	{r3, r4, r5, r6, r7, pc}
   170c0:	mov	r0, r3
   170c4:	pop	{r3, r4, r5, r6, r7, pc}
   170c8:	ldr	r3, [pc, #224]	; 171b0 <strspn@plt+0x5444>
   170cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   170d0:	mov	r6, r0
   170d4:	ldr	r0, [pc, #216]	; 171b4 <strspn@plt+0x5448>
   170d8:	add	r3, pc, r3
   170dc:	sub	sp, sp, #12
   170e0:	mov	r4, #0
   170e4:	mov	r9, r1
   170e8:	mov	r5, r2
   170ec:	ldr	r8, [r3, r0]
   170f0:	str	r4, [sp]
   170f4:	ldr	r3, [r8]
   170f8:	str	r3, [sp, #4]
   170fc:	bl	11b50 <__errno_location@plt>
   17100:	cmp	r6, r4
   17104:	mov	r7, r0
   17108:	str	r4, [r0]
   1710c:	beq	1711c <strspn@plt+0x53b0>
   17110:	ldrsb	r3, [r6]
   17114:	cmp	r3, r4
   17118:	bne	17134 <strspn@plt+0x53c8>
   1711c:	ldr	r1, [pc, #148]	; 171b8 <strspn@plt+0x544c>
   17120:	mov	r2, r9
   17124:	mov	r3, r6
   17128:	mov	r0, #1
   1712c:	add	r1, pc, r1
   17130:	bl	11c70 <errx@plt>
   17134:	mov	r3, r4
   17138:	mov	r2, r5
   1713c:	mov	r0, r6
   17140:	mov	r1, sp
   17144:	bl	11970 <__strtoull_internal@plt>
   17148:	ldr	r3, [r7]
   1714c:	cmp	r3, r4
   17150:	bne	1718c <strspn@plt+0x5420>
   17154:	ldr	r3, [sp]
   17158:	cmp	r6, r3
   1715c:	beq	1711c <strspn@plt+0x53b0>
   17160:	cmp	r3, r4
   17164:	beq	17174 <strspn@plt+0x5408>
   17168:	ldrsb	r3, [r3]
   1716c:	cmp	r3, r4
   17170:	bne	1711c <strspn@plt+0x53b0>
   17174:	ldr	r2, [sp, #4]
   17178:	ldr	r3, [r8]
   1717c:	cmp	r2, r3
   17180:	bne	171ac <strspn@plt+0x5440>
   17184:	add	sp, sp, #12
   17188:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1718c:	cmp	r3, #34	; 0x22
   17190:	bne	1711c <strspn@plt+0x53b0>
   17194:	ldr	r1, [pc, #32]	; 171bc <strspn@plt+0x5450>
   17198:	mov	r2, r9
   1719c:	mov	r3, r6
   171a0:	mov	r0, #1
   171a4:	add	r1, pc, r1
   171a8:	bl	119d0 <err@plt>
   171ac:	bl	11994 <__stack_chk_fail@plt>
   171b0:	andeq	r4, r1, r0, lsr #30
   171b4:			; <UNDEFINED> instruction: 0x000001bc
   171b8:	muleq	r0, r8, r9
   171bc:	andeq	r4, r0, r0, lsr #18
   171c0:	ldr	r3, [pc, #596]	; 1741c <strspn@plt+0x56b0>
   171c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   171c8:	add	r3, pc, r3
   171cc:	subs	r6, r0, #0
   171d0:	ldr	r0, [pc, #584]	; 17420 <strspn@plt+0x56b4>
   171d4:	mov	r8, r1
   171d8:	mov	r1, r3
   171dc:	sub	sp, sp, #20
   171e0:	mov	r9, r2
   171e4:	ldr	sl, [r1, r0]
   171e8:	mov	r2, #0
   171ec:	mov	r3, #0
   171f0:	ldr	r1, [sl]
   171f4:	strd	r2, [r8]
   171f8:	str	r1, [sp, #12]
   171fc:	beq	172e4 <strspn@plt+0x5578>
   17200:	ldrb	r5, [r6]
   17204:	cmp	r5, #0
   17208:	beq	172e4 <strspn@plt+0x5578>
   1720c:	str	r6, [sp, #8]
   17210:	bl	11ad8 <__ctype_b_loc@plt>
   17214:	mov	r3, r6
   17218:	ldr	r1, [r0]
   1721c:	b	17230 <strspn@plt+0x54c4>
   17220:	add	r2, r3, #1
   17224:	str	r2, [sp, #8]
   17228:	ldrb	r5, [r3, #1]
   1722c:	mov	r3, r2
   17230:	lsl	r2, r5, #1
   17234:	ldrh	r4, [r1, r2]
   17238:	and	r4, r4, #8192	; 0x2000
   1723c:	uxth	r4, r4
   17240:	cmp	r4, #0
   17244:	bne	17220 <strspn@plt+0x54b4>
   17248:	cmp	r5, #45	; 0x2d
   1724c:	beq	172e4 <strspn@plt+0x5578>
   17250:	add	r5, sp, #16
   17254:	str	r4, [r5, #-8]!
   17258:	bl	11b50 <__errno_location@plt>
   1725c:	mov	r2, r4
   17260:	mov	r1, r5
   17264:	mov	r3, r4
   17268:	mov	r7, r0
   1726c:	mov	r0, r6
   17270:	str	r4, [r7]
   17274:	bl	11970 <__strtoull_internal@plt>
   17278:	mov	r5, r1
   1727c:	ldr	r1, [sp, #8]
   17280:	mov	r4, r0
   17284:	cmp	r1, r6
   17288:	beq	172e4 <strspn@plt+0x5578>
   1728c:	ldr	r3, [r7]
   17290:	cmp	r3, #0
   17294:	bne	172c8 <strspn@plt+0x555c>
   17298:	cmp	r1, #0
   1729c:	beq	173cc <strspn@plt+0x5660>
   172a0:	ldrb	r0, [r1]
   172a4:	cmp	r0, #0
   172a8:	bne	172ec <strspn@plt+0x5580>
   172ac:	strd	r4, [r8]
   172b0:	ldr	r2, [sp, #12]
   172b4:	ldr	r3, [sl]
   172b8:	cmp	r2, r3
   172bc:	bne	17418 <strspn@plt+0x56ac>
   172c0:	add	sp, sp, #20
   172c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   172c8:	subs	r2, r4, #1
   172cc:	mvn	r6, #2
   172d0:	sbc	r3, r5, #0
   172d4:	mvn	r7, #0
   172d8:	cmp	r3, r7
   172dc:	cmpeq	r2, r6
   172e0:	bls	17298 <strspn@plt+0x552c>
   172e4:	mvn	r0, #0
   172e8:	b	172b0 <strspn@plt+0x5544>
   172ec:	ldrb	r2, [r1, #1]
   172f0:	sxtb	r3, r2
   172f4:	cmp	r3, #105	; 0x69
   172f8:	beq	173d4 <strspn@plt+0x5668>
   172fc:	cmp	r3, #66	; 0x42
   17300:	beq	173b0 <strspn@plt+0x5644>
   17304:	cmp	r2, #0
   17308:	bne	172e4 <strspn@plt+0x5578>
   1730c:	mov	r6, #1024	; 0x400
   17310:	ldr	r7, [pc, #268]	; 17424 <strspn@plt+0x56b8>
   17314:	sxtb	r3, r0
   17318:	str	r3, [sp, #4]
   1731c:	add	r7, pc, r7
   17320:	mov	r1, r3
   17324:	mov	r0, r7
   17328:	bl	11b20 <strchr@plt>
   1732c:	ldr	r3, [sp, #4]
   17330:	cmp	r0, #0
   17334:	rsbne	fp, r7, r0
   17338:	addne	fp, fp, #1
   1733c:	beq	173f0 <strspn@plt+0x5684>
   17340:	cmp	fp, #0
   17344:	beq	173a0 <strspn@plt+0x5634>
   17348:	asr	r7, r6, #31
   1734c:	mvn	r0, #0
   17350:	mvn	r1, #0
   17354:	mov	r2, r6
   17358:	mov	r3, r7
   1735c:	bl	194e8 <strspn@plt+0x777c>
   17360:	cmp	r1, r5
   17364:	cmpeq	r0, r4
   17368:	bcc	173c4 <strspn@plt+0x5658>
   1736c:	sub	ip, fp, #1
   17370:	mov	r3, #0
   17374:	b	17388 <strspn@plt+0x561c>
   17378:	cmp	r1, r5
   1737c:	cmpeq	r0, r4
   17380:	add	r3, r3, #1
   17384:	bcc	173c4 <strspn@plt+0x5658>
   17388:	mul	r2, r4, r7
   1738c:	cmp	r3, ip
   17390:	mla	r2, r6, r5, r2
   17394:	umull	r4, r5, r4, r6
   17398:	add	r5, r2, r5
   1739c:	bne	17378 <strspn@plt+0x560c>
   173a0:	mov	r0, #0
   173a4:	cmp	r9, #0
   173a8:	strne	fp, [r9]
   173ac:	b	172ac <strspn@plt+0x5540>
   173b0:	ldrsb	r3, [r1, #2]
   173b4:	cmp	r3, #0
   173b8:	bne	172e4 <strspn@plt+0x5578>
   173bc:	mov	r6, #1000	; 0x3e8
   173c0:	b	17310 <strspn@plt+0x55a4>
   173c4:	mvn	r0, #1
   173c8:	b	173a4 <strspn@plt+0x5638>
   173cc:	mov	r0, r1
   173d0:	b	172ac <strspn@plt+0x5540>
   173d4:	ldrsb	r3, [r1, #2]
   173d8:	cmp	r3, #66	; 0x42
   173dc:	bne	172e4 <strspn@plt+0x5578>
   173e0:	ldrsb	r3, [r1, #3]
   173e4:	cmp	r3, #0
   173e8:	beq	1730c <strspn@plt+0x55a0>
   173ec:	b	172e4 <strspn@plt+0x5578>
   173f0:	ldr	r7, [pc, #48]	; 17428 <strspn@plt+0x56bc>
   173f4:	mov	r1, r3
   173f8:	add	r7, pc, r7
   173fc:	mov	r0, r7
   17400:	bl	11b20 <strchr@plt>
   17404:	cmp	r0, #0
   17408:	beq	172e4 <strspn@plt+0x5578>
   1740c:	rsb	r7, r7, r0
   17410:	add	fp, r7, #1
   17414:	b	17340 <strspn@plt+0x55d4>
   17418:	bl	11994 <__stack_chk_fail@plt>
   1741c:	andeq	r4, r1, r0, lsr lr
   17420:			; <UNDEFINED> instruction: 0x000001bc
   17424:			; <UNDEFINED> instruction: 0x000047b4
   17428:	andeq	r4, r0, r4, ror #13
   1742c:	mov	r2, #0
   17430:	b	171c0 <strspn@plt+0x5454>
   17434:	push	{r4, r5, r6, lr}
   17438:	subs	r6, r0, #0
   1743c:	beq	174c0 <strspn@plt+0x5754>
   17440:	ldrb	r4, [r6]
   17444:	cmp	r4, #0
   17448:	beq	174c8 <strspn@plt+0x575c>
   1744c:	bl	11ad8 <__ctype_b_loc@plt>
   17450:	mov	r3, r6
   17454:	ldr	r5, [r0]
   17458:	b	17474 <strspn@plt+0x5708>
   1745c:	cmn	r3, #1
   17460:	beq	174b0 <strspn@plt+0x5744>
   17464:	ldrb	r4, [r3, #1]
   17468:	mov	r3, r1
   1746c:	cmp	r4, #0
   17470:	beq	174b8 <strspn@plt+0x574c>
   17474:	lsl	r4, r4, #1
   17478:	mov	ip, r3
   1747c:	add	r1, r3, #1
   17480:	ldrh	r2, [r5, r4]
   17484:	tst	r2, #2048	; 0x800
   17488:	bne	1745c <strspn@plt+0x56f0>
   1748c:	cmp	ip, #0
   17490:	cmpne	ip, r6
   17494:	movls	r0, #0
   17498:	movhi	r0, #1
   1749c:	popls	{r4, r5, r6, pc}
   174a0:	ldrsb	r0, [ip]
   174a4:	rsbs	r0, r0, #1
   174a8:	movcc	r0, #0
   174ac:	pop	{r4, r5, r6, pc}
   174b0:	mov	r0, #0
   174b4:	pop	{r4, r5, r6, pc}
   174b8:	mov	ip, r1
   174bc:	b	1748c <strspn@plt+0x5720>
   174c0:	mov	r0, r6
   174c4:	pop	{r4, r5, r6, pc}
   174c8:	mov	r0, r4
   174cc:	pop	{r4, r5, r6, pc}
   174d0:	cmp	r1, #0
   174d4:	push	{r4, r5}
   174d8:	sub	r4, r1, #1
   174dc:	beq	17548 <strspn@plt+0x57dc>
   174e0:	ldrb	r1, [r0]
   174e4:	cmp	r1, #0
   174e8:	beq	17548 <strspn@plt+0x57dc>
   174ec:	sxtb	r1, r1
   174f0:	sxtb	r2, r2
   174f4:	cmp	r1, r2
   174f8:	beq	17534 <strspn@plt+0x57c8>
   174fc:	add	r1, r0, #1
   17500:	mov	r3, #0
   17504:	b	17520 <strspn@plt+0x57b4>
   17508:	ldrb	r0, [r1], #1
   1750c:	cmp	r0, #0
   17510:	sxtb	ip, r0
   17514:	beq	17534 <strspn@plt+0x57c8>
   17518:	cmp	ip, r2
   1751c:	beq	1753c <strspn@plt+0x57d0>
   17520:	cmp	r3, r4
   17524:	mov	r5, r1
   17528:	add	r3, r3, #1
   1752c:	bne	17508 <strspn@plt+0x579c>
   17530:	mov	r0, #0
   17534:	pop	{r4, r5}
   17538:	bx	lr
   1753c:	mov	r0, r5
   17540:	pop	{r4, r5}
   17544:	bx	lr
   17548:	mov	r0, r1
   1754c:	b	17534 <strspn@plt+0x57c8>
   17550:	ldr	r3, [pc, #228]	; 1763c <strspn@plt+0x58d0>
   17554:	ldr	r2, [pc, #228]	; 17640 <strspn@plt+0x58d4>
   17558:	add	r3, pc, r3
   1755c:	push	{r4, r6, r7, r8, r9, lr}
   17560:	subs	r6, r0, #0
   17564:	ldr	r7, [r3, r2]
   17568:	mov	r0, r3
   1756c:	sub	sp, sp, #8
   17570:	mov	r4, #0
   17574:	mov	r8, r1
   17578:	ldr	r3, [r7]
   1757c:	str	r4, [sp]
   17580:	str	r3, [sp, #4]
   17584:	beq	17594 <strspn@plt+0x5828>
   17588:	ldrsb	r3, [r6]
   1758c:	cmp	r3, r4
   17590:	bne	175bc <strspn@plt+0x5850>
   17594:	bl	11b50 <__errno_location@plt>
   17598:	ldr	r3, [r0]
   1759c:	cmp	r3, #0
   175a0:	bne	175e8 <strspn@plt+0x587c>
   175a4:	ldr	r1, [pc, #152]	; 17644 <strspn@plt+0x58d8>
   175a8:	mov	r2, r8
   175ac:	mov	r3, r6
   175b0:	mov	r0, #1
   175b4:	add	r1, pc, r1
   175b8:	bl	11c70 <errx@plt>
   175bc:	bl	11b50 <__errno_location@plt>
   175c0:	mov	r3, r4
   175c4:	mov	r1, sp
   175c8:	mov	r2, #10
   175cc:	mov	r9, r0
   175d0:	str	r4, [r0]
   175d4:	mov	r0, r6
   175d8:	bl	11ce8 <__strtoll_internal@plt>
   175dc:	ldr	r3, [r9]
   175e0:	cmp	r3, r4
   175e4:	beq	17600 <strspn@plt+0x5894>
   175e8:	ldr	r1, [pc, #88]	; 17648 <strspn@plt+0x58dc>
   175ec:	mov	r2, r8
   175f0:	mov	r3, r6
   175f4:	mov	r0, #1
   175f8:	add	r1, pc, r1
   175fc:	bl	119d0 <err@plt>
   17600:	ldr	r3, [sp]
   17604:	cmp	r6, r3
   17608:	beq	175a4 <strspn@plt+0x5838>
   1760c:	cmp	r3, #0
   17610:	beq	17620 <strspn@plt+0x58b4>
   17614:	ldrsb	r3, [r3]
   17618:	cmp	r3, #0
   1761c:	bne	175a4 <strspn@plt+0x5838>
   17620:	ldr	r2, [sp, #4]
   17624:	ldr	r3, [r7]
   17628:	cmp	r2, r3
   1762c:	bne	17638 <strspn@plt+0x58cc>
   17630:	add	sp, sp, #8
   17634:	pop	{r4, r6, r7, r8, r9, pc}
   17638:	bl	11994 <__stack_chk_fail@plt>
   1763c:	andeq	r4, r1, r0, lsr #21
   17640:			; <UNDEFINED> instruction: 0x000001bc
   17644:	andeq	r4, r0, r0, lsl r5
   17648:	andeq	r4, r0, ip, asr #9
   1764c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17650:	mov	r8, r0
   17654:	mov	r9, r1
   17658:	bl	17550 <strspn@plt+0x57e4>
   1765c:	mvn	r4, #0
   17660:	mov	r5, #0
   17664:	adds	r6, r0, #-2147483648	; 0x80000000
   17668:	adc	r7, r1, #0
   1766c:	cmp	r7, r5
   17670:	cmpeq	r6, r4
   17674:	popls	{r3, r4, r5, r6, r7, r8, r9, pc}
   17678:	ldr	r1, [pc, #16]	; 17690 <strspn@plt+0x5924>
   1767c:	mov	r2, r9
   17680:	mov	r3, r8
   17684:	mov	r0, #1
   17688:	add	r1, pc, r1
   1768c:	bl	11c70 <errx@plt>
   17690:	andeq	r4, r0, ip, lsr r4
   17694:	push	{r3, r4, r5, lr}
   17698:	mov	r4, r0
   1769c:	mov	r5, r1
   176a0:	bl	1764c <strspn@plt+0x58e0>
   176a4:	add	ip, r0, #32768	; 0x8000
   176a8:	cmp	ip, #65536	; 0x10000
   176ac:	bcs	176b8 <strspn@plt+0x594c>
   176b0:	sxth	r0, r0
   176b4:	pop	{r3, r4, r5, pc}
   176b8:	ldr	r1, [pc, #16]	; 176d0 <strspn@plt+0x5964>
   176bc:	mov	r2, r5
   176c0:	mov	r3, r4
   176c4:	mov	r0, #1
   176c8:	add	r1, pc, r1
   176cc:	bl	11c70 <errx@plt>
   176d0:	strdeq	r4, [r0], -ip
   176d4:	mov	r2, #10
   176d8:	b	170c8 <strspn@plt+0x535c>
   176dc:	push	{r3, r4, r5, r6, r7, lr}
   176e0:	mov	r6, r0
   176e4:	mov	r7, r1
   176e8:	bl	176d4 <strspn@plt+0x5968>
   176ec:	mvn	r4, #0
   176f0:	mov	r5, #0
   176f4:	cmp	r1, r5
   176f8:	cmpeq	r0, r4
   176fc:	popls	{r3, r4, r5, r6, r7, pc}
   17700:	ldr	r1, [pc, #16]	; 17718 <strspn@plt+0x59ac>
   17704:	mov	r2, r7
   17708:	mov	r3, r6
   1770c:	mov	r0, #1
   17710:	add	r1, pc, r1
   17714:	bl	11c70 <errx@plt>
   17718:			; <UNDEFINED> instruction: 0x000043b4
   1771c:	push	{r3, r4, r5, lr}
   17720:	mov	r4, r0
   17724:	mov	r5, r1
   17728:	bl	176dc <strspn@plt+0x5970>
   1772c:	cmp	r0, #65536	; 0x10000
   17730:	bcs	1773c <strspn@plt+0x59d0>
   17734:	uxth	r0, r0
   17738:	pop	{r3, r4, r5, pc}
   1773c:	ldr	r1, [pc, #16]	; 17754 <strspn@plt+0x59e8>
   17740:	mov	r2, r5
   17744:	mov	r3, r4
   17748:	mov	r0, #1
   1774c:	add	r1, pc, r1
   17750:	bl	11c70 <errx@plt>
   17754:	andeq	r4, r0, r8, ror r3
   17758:	mov	r2, #16
   1775c:	b	170c8 <strspn@plt+0x535c>
   17760:	ldr	r3, [pc, #216]	; 17840 <strspn@plt+0x5ad4>
   17764:	push	{r4, r5, r6, r7, r8, lr}
   17768:	subs	r4, r0, #0
   1776c:	ldr	r0, [pc, #208]	; 17844 <strspn@plt+0x5ad8>
   17770:	add	r3, pc, r3
   17774:	sub	sp, sp, #8
   17778:	mov	r5, #0
   1777c:	mov	r7, r1
   17780:	ldr	r6, [r3, r0]
   17784:	str	r5, [sp]
   17788:	ldr	r3, [r6]
   1778c:	str	r3, [sp, #4]
   17790:	beq	177a0 <strspn@plt+0x5a34>
   17794:	ldrsb	r3, [r4]
   17798:	cmp	r3, r5
   1779c:	bne	177c8 <strspn@plt+0x5a5c>
   177a0:	bl	11b50 <__errno_location@plt>
   177a4:	ldr	r3, [r0]
   177a8:	cmp	r3, #0
   177ac:	bne	177ec <strspn@plt+0x5a80>
   177b0:	ldr	r1, [pc, #144]	; 17848 <strspn@plt+0x5adc>
   177b4:	mov	r2, r7
   177b8:	mov	r3, r4
   177bc:	mov	r0, #1
   177c0:	add	r1, pc, r1
   177c4:	bl	11c70 <errx@plt>
   177c8:	bl	11b50 <__errno_location@plt>
   177cc:	mov	r1, sp
   177d0:	mov	r8, r0
   177d4:	str	r5, [r0]
   177d8:	mov	r0, r4
   177dc:	bl	11bec <strtod@plt>
   177e0:	ldr	r3, [r8]
   177e4:	cmp	r3, r5
   177e8:	beq	17804 <strspn@plt+0x5a98>
   177ec:	ldr	r1, [pc, #88]	; 1784c <strspn@plt+0x5ae0>
   177f0:	mov	r2, r7
   177f4:	mov	r3, r4
   177f8:	mov	r0, #1
   177fc:	add	r1, pc, r1
   17800:	bl	119d0 <err@plt>
   17804:	ldr	r3, [sp]
   17808:	cmp	r4, r3
   1780c:	beq	177b0 <strspn@plt+0x5a44>
   17810:	cmp	r3, #0
   17814:	beq	17824 <strspn@plt+0x5ab8>
   17818:	ldrsb	r3, [r3]
   1781c:	cmp	r3, #0
   17820:	bne	177b0 <strspn@plt+0x5a44>
   17824:	ldr	r2, [sp, #4]
   17828:	ldr	r3, [r6]
   1782c:	cmp	r2, r3
   17830:	bne	1783c <strspn@plt+0x5ad0>
   17834:	add	sp, sp, #8
   17838:	pop	{r4, r5, r6, r7, r8, pc}
   1783c:	bl	11994 <__stack_chk_fail@plt>
   17840:	andeq	r4, r1, r8, lsl #17
   17844:			; <UNDEFINED> instruction: 0x000001bc
   17848:	andeq	r4, r0, r4, lsl #6
   1784c:	andeq	r4, r0, r8, asr #5
   17850:	ldr	r3, [pc, #220]	; 17934 <strspn@plt+0x5bc8>
   17854:	push	{r4, r5, r6, r7, r8, lr}
   17858:	subs	r4, r0, #0
   1785c:	ldr	r0, [pc, #212]	; 17938 <strspn@plt+0x5bcc>
   17860:	add	r3, pc, r3
   17864:	sub	sp, sp, #8
   17868:	mov	r5, #0
   1786c:	mov	r7, r1
   17870:	ldr	r6, [r3, r0]
   17874:	str	r5, [sp]
   17878:	ldr	r3, [r6]
   1787c:	str	r3, [sp, #4]
   17880:	beq	17890 <strspn@plt+0x5b24>
   17884:	ldrsb	r3, [r4]
   17888:	cmp	r3, r5
   1788c:	bne	178b8 <strspn@plt+0x5b4c>
   17890:	bl	11b50 <__errno_location@plt>
   17894:	ldr	r3, [r0]
   17898:	cmp	r3, #0
   1789c:	bne	178e0 <strspn@plt+0x5b74>
   178a0:	ldr	r1, [pc, #148]	; 1793c <strspn@plt+0x5bd0>
   178a4:	mov	r2, r7
   178a8:	mov	r3, r4
   178ac:	mov	r0, #1
   178b0:	add	r1, pc, r1
   178b4:	bl	11c70 <errx@plt>
   178b8:	bl	11b50 <__errno_location@plt>
   178bc:	mov	r1, sp
   178c0:	mov	r2, #10
   178c4:	mov	r8, r0
   178c8:	str	r5, [r0]
   178cc:	mov	r0, r4
   178d0:	bl	118b0 <strtol@plt>
   178d4:	ldr	r3, [r8]
   178d8:	cmp	r3, r5
   178dc:	beq	178f8 <strspn@plt+0x5b8c>
   178e0:	ldr	r1, [pc, #88]	; 17940 <strspn@plt+0x5bd4>
   178e4:	mov	r2, r7
   178e8:	mov	r3, r4
   178ec:	mov	r0, #1
   178f0:	add	r1, pc, r1
   178f4:	bl	119d0 <err@plt>
   178f8:	ldr	r3, [sp]
   178fc:	cmp	r4, r3
   17900:	beq	178a0 <strspn@plt+0x5b34>
   17904:	cmp	r3, #0
   17908:	beq	17918 <strspn@plt+0x5bac>
   1790c:	ldrsb	r3, [r3]
   17910:	cmp	r3, #0
   17914:	bne	178a0 <strspn@plt+0x5b34>
   17918:	ldr	r2, [sp, #4]
   1791c:	ldr	r3, [r6]
   17920:	cmp	r2, r3
   17924:	bne	17930 <strspn@plt+0x5bc4>
   17928:	add	sp, sp, #8
   1792c:	pop	{r4, r5, r6, r7, r8, pc}
   17930:	bl	11994 <__stack_chk_fail@plt>
   17934:	muleq	r1, r8, r7
   17938:			; <UNDEFINED> instruction: 0x000001bc
   1793c:	andeq	r4, r0, r4, lsl r2
   17940:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   17944:	ldr	r3, [pc, #220]	; 17a28 <strspn@plt+0x5cbc>
   17948:	push	{r4, r5, r6, r7, r8, lr}
   1794c:	subs	r4, r0, #0
   17950:	ldr	r0, [pc, #212]	; 17a2c <strspn@plt+0x5cc0>
   17954:	add	r3, pc, r3
   17958:	sub	sp, sp, #8
   1795c:	mov	r5, #0
   17960:	mov	r7, r1
   17964:	ldr	r6, [r3, r0]
   17968:	str	r5, [sp]
   1796c:	ldr	r3, [r6]
   17970:	str	r3, [sp, #4]
   17974:	beq	17984 <strspn@plt+0x5c18>
   17978:	ldrsb	r3, [r4]
   1797c:	cmp	r3, r5
   17980:	bne	179ac <strspn@plt+0x5c40>
   17984:	bl	11b50 <__errno_location@plt>
   17988:	ldr	r3, [r0]
   1798c:	cmp	r3, #0
   17990:	bne	179d4 <strspn@plt+0x5c68>
   17994:	ldr	r1, [pc, #148]	; 17a30 <strspn@plt+0x5cc4>
   17998:	mov	r2, r7
   1799c:	mov	r3, r4
   179a0:	mov	r0, #1
   179a4:	add	r1, pc, r1
   179a8:	bl	11c70 <errx@plt>
   179ac:	bl	11b50 <__errno_location@plt>
   179b0:	mov	r1, sp
   179b4:	mov	r2, #10
   179b8:	mov	r8, r0
   179bc:	str	r5, [r0]
   179c0:	mov	r0, r4
   179c4:	bl	11b08 <strtoul@plt>
   179c8:	ldr	r3, [r8]
   179cc:	cmp	r3, r5
   179d0:	beq	179ec <strspn@plt+0x5c80>
   179d4:	ldr	r1, [pc, #88]	; 17a34 <strspn@plt+0x5cc8>
   179d8:	mov	r2, r7
   179dc:	mov	r3, r4
   179e0:	mov	r0, #1
   179e4:	add	r1, pc, r1
   179e8:	bl	119d0 <err@plt>
   179ec:	ldr	r3, [sp]
   179f0:	cmp	r4, r3
   179f4:	beq	17994 <strspn@plt+0x5c28>
   179f8:	cmp	r3, #0
   179fc:	beq	17a0c <strspn@plt+0x5ca0>
   17a00:	ldrsb	r3, [r3]
   17a04:	cmp	r3, #0
   17a08:	bne	17994 <strspn@plt+0x5c28>
   17a0c:	ldr	r2, [sp, #4]
   17a10:	ldr	r3, [r6]
   17a14:	cmp	r2, r3
   17a18:	bne	17a24 <strspn@plt+0x5cb8>
   17a1c:	add	sp, sp, #8
   17a20:	pop	{r4, r5, r6, r7, r8, pc}
   17a24:	bl	11994 <__stack_chk_fail@plt>
   17a28:	andeq	r4, r1, r4, lsr #13
   17a2c:			; <UNDEFINED> instruction: 0x000001bc
   17a30:	andeq	r4, r0, r0, lsr #2
   17a34:	andeq	r4, r0, r0, ror #1
   17a38:	ldr	ip, [pc, #132]	; 17ac4 <strspn@plt+0x5d58>
   17a3c:	push	{r4, r5, r6, lr}
   17a40:	add	ip, pc, ip
   17a44:	ldr	lr, [pc, #124]	; 17ac8 <strspn@plt+0x5d5c>
   17a48:	sub	sp, sp, #16
   17a4c:	mov	r6, r1
   17a50:	mov	r5, r0
   17a54:	mov	r1, sp
   17a58:	ldr	r4, [ip, lr]
   17a5c:	ldr	ip, [r4]
   17a60:	str	ip, [sp, #12]
   17a64:	bl	1742c <strspn@plt+0x56c0>
   17a68:	cmp	r0, #0
   17a6c:	bne	17a8c <strspn@plt+0x5d20>
   17a70:	ldr	r2, [sp, #12]
   17a74:	ldr	r3, [r4]
   17a78:	ldrd	r0, [sp]
   17a7c:	cmp	r2, r3
   17a80:	bne	17ac0 <strspn@plt+0x5d54>
   17a84:	add	sp, sp, #16
   17a88:	pop	{r4, r5, r6, pc}
   17a8c:	bl	11b50 <__errno_location@plt>
   17a90:	mov	r2, r6
   17a94:	ldr	r3, [r0]
   17a98:	mov	r0, #1
   17a9c:	cmp	r3, #0
   17aa0:	mov	r3, r5
   17aa4:	beq	17ab4 <strspn@plt+0x5d48>
   17aa8:	ldr	r1, [pc, #28]	; 17acc <strspn@plt+0x5d60>
   17aac:	add	r1, pc, r1
   17ab0:	bl	119d0 <err@plt>
   17ab4:	ldr	r1, [pc, #20]	; 17ad0 <strspn@plt+0x5d64>
   17ab8:	add	r1, pc, r1
   17abc:	bl	11c70 <errx@plt>
   17ac0:	bl	11994 <__stack_chk_fail@plt>
   17ac4:			; <UNDEFINED> instruction: 0x000145b8
   17ac8:			; <UNDEFINED> instruction: 0x000001bc
   17acc:	andeq	r4, r0, r8, lsl r0
   17ad0:	andeq	r4, r0, ip
   17ad4:	push	{r4, lr}
   17ad8:	mov	r4, r1
   17adc:	mov	r1, r2
   17ae0:	bl	17760 <strspn@plt+0x59f4>
   17ae4:	vldr	d7, [pc, #28]	; 17b08 <strspn@plt+0x5d9c>
   17ae8:	vcvt.s32.f64	s11, d0
   17aec:	vcvt.f64.s32	d6, s11
   17af0:	vstr	s11, [r4]
   17af4:	vsub.f64	d0, d0, d6
   17af8:	vmul.f64	d0, d0, d7
   17afc:	vcvt.s32.f64	s0, d0
   17b00:	vstr	s0, [r4, #4]
   17b04:	pop	{r4, pc}
   17b08:	andeq	r0, r0, r0
   17b0c:	smlawbmi	lr, r0, r4, r8
   17b10:	and	r3, r0, #61440	; 0xf000
   17b14:	cmp	r3, #16384	; 0x4000
   17b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   17b1c:	moveq	r3, #100	; 0x64
   17b20:	beq	17b98 <strspn@plt+0x5e2c>
   17b24:	cmp	r3, #40960	; 0xa000
   17b28:	moveq	r3, #108	; 0x6c
   17b2c:	beq	17b98 <strspn@plt+0x5e2c>
   17b30:	cmp	r3, #8192	; 0x2000
   17b34:	moveq	r3, #99	; 0x63
   17b38:	beq	17b98 <strspn@plt+0x5e2c>
   17b3c:	cmp	r3, #24576	; 0x6000
   17b40:	moveq	r3, #98	; 0x62
   17b44:	beq	17b98 <strspn@plt+0x5e2c>
   17b48:	cmp	r3, #49152	; 0xc000
   17b4c:	moveq	r3, #115	; 0x73
   17b50:	beq	17b98 <strspn@plt+0x5e2c>
   17b54:	cmp	r3, #4096	; 0x1000
   17b58:	moveq	r3, #112	; 0x70
   17b5c:	beq	17b98 <strspn@plt+0x5e2c>
   17b60:	cmp	r3, #32768	; 0x8000
   17b64:	beq	17b94 <strspn@plt+0x5e28>
   17b68:	mov	r4, #9
   17b6c:	mov	r3, #8
   17b70:	mov	r6, #7
   17b74:	mov	r7, #6
   17b78:	mov	r2, #5
   17b7c:	mov	r8, #4
   17b80:	mov	r9, #3
   17b84:	mov	ip, #2
   17b88:	mov	sl, #1
   17b8c:	mov	fp, #0
   17b90:	b	17bc4 <strspn@plt+0x5e58>
   17b94:	mov	r3, #45	; 0x2d
   17b98:	strb	r3, [r1]
   17b9c:	mov	r4, #10
   17ba0:	mov	r3, #9
   17ba4:	mov	r6, #8
   17ba8:	mov	r7, #7
   17bac:	mov	r2, #6
   17bb0:	mov	r8, #5
   17bb4:	mov	r9, #4
   17bb8:	mov	ip, #3
   17bbc:	mov	sl, #2
   17bc0:	mov	fp, #1
   17bc4:	tst	r0, #256	; 0x100
   17bc8:	add	ip, r1, ip
   17bcc:	moveq	r5, #45	; 0x2d
   17bd0:	movne	r5, #114	; 0x72
   17bd4:	tst	r0, #128	; 0x80
   17bd8:	strb	r5, [r1, fp]
   17bdc:	moveq	r5, #45	; 0x2d
   17be0:	movne	r5, #119	; 0x77
   17be4:	tst	r0, #2048	; 0x800
   17be8:	strb	r5, [r1, sl]
   17bec:	beq	17c88 <strspn@plt+0x5f1c>
   17bf0:	tst	r0, #64	; 0x40
   17bf4:	moveq	r5, #83	; 0x53
   17bf8:	movne	r5, #115	; 0x73
   17bfc:	tst	r0, #32
   17c00:	strb	r5, [ip]
   17c04:	add	r2, r1, r2
   17c08:	moveq	ip, #45	; 0x2d
   17c0c:	movne	ip, #114	; 0x72
   17c10:	tst	r0, #16
   17c14:	strb	ip, [r1, r9]
   17c18:	moveq	ip, #45	; 0x2d
   17c1c:	movne	ip, #119	; 0x77
   17c20:	tst	r0, #1024	; 0x400
   17c24:	strb	ip, [r1, r8]
   17c28:	beq	17ca8 <strspn@plt+0x5f3c>
   17c2c:	tst	r0, #8
   17c30:	moveq	ip, #83	; 0x53
   17c34:	movne	ip, #115	; 0x73
   17c38:	tst	r0, #4
   17c3c:	strb	ip, [r2]
   17c40:	add	r3, r1, r3
   17c44:	moveq	r2, #45	; 0x2d
   17c48:	movne	r2, #114	; 0x72
   17c4c:	tst	r0, #2
   17c50:	strb	r2, [r1, r7]
   17c54:	moveq	r2, #45	; 0x2d
   17c58:	movne	r2, #119	; 0x77
   17c5c:	tst	r0, #512	; 0x200
   17c60:	strb	r2, [r1, r6]
   17c64:	beq	17c98 <strspn@plt+0x5f2c>
   17c68:	tst	r0, #1
   17c6c:	moveq	r2, #84	; 0x54
   17c70:	movne	r2, #116	; 0x74
   17c74:	strb	r2, [r3]
   17c78:	mov	r3, #0
   17c7c:	strb	r3, [r1, r4]
   17c80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   17c84:	bx	lr
   17c88:	tst	r0, #64	; 0x40
   17c8c:	moveq	r5, #45	; 0x2d
   17c90:	movne	r5, #120	; 0x78
   17c94:	b	17bfc <strspn@plt+0x5e90>
   17c98:	tst	r0, #1
   17c9c:	moveq	r2, #45	; 0x2d
   17ca0:	movne	r2, #120	; 0x78
   17ca4:	b	17c74 <strspn@plt+0x5f08>
   17ca8:	tst	r0, #8
   17cac:	moveq	ip, #45	; 0x2d
   17cb0:	movne	ip, #120	; 0x78
   17cb4:	b	17c38 <strspn@plt+0x5ecc>
   17cb8:	ldr	r1, [pc, #580]	; 17f04 <strspn@plt+0x6198>
   17cbc:	tst	r0, #2
   17cc0:	ldr	ip, [pc, #576]	; 17f08 <strspn@plt+0x619c>
   17cc4:	add	r1, pc, r1
   17cc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ccc:	sub	sp, sp, #100	; 0x64
   17cd0:	ldr	r6, [r1, ip]
   17cd4:	addeq	r7, sp, #52	; 0x34
   17cd8:	addne	lr, sp, #53	; 0x35
   17cdc:	addne	r7, sp, #52	; 0x34
   17ce0:	moveq	lr, r7
   17ce4:	mov	ip, #10
   17ce8:	ldr	r1, [r6]
   17cec:	str	r1, [sp, #92]	; 0x5c
   17cf0:	movne	r1, #32
   17cf4:	strbne	r1, [sp, #52]	; 0x34
   17cf8:	mov	r1, #1
   17cfc:	sub	r9, ip, #32
   17d00:	rsb	r8, ip, #32
   17d04:	lsl	r5, r1, r9
   17d08:	lsl	r4, r1, ip
   17d0c:	orr	r5, r5, r1, lsr r8
   17d10:	cmp	r3, r5
   17d14:	cmpeq	r2, r4
   17d18:	bcc	17e84 <strspn@plt+0x6118>
   17d1c:	add	ip, ip, #10
   17d20:	cmp	ip, #70	; 0x46
   17d24:	bne	17cfc <strspn@plt+0x5f90>
   17d28:	mov	r1, #60	; 0x3c
   17d2c:	movw	r5, #26215	; 0x6667
   17d30:	movt	r5, #26214	; 0x6666
   17d34:	ldr	r8, [pc, #464]	; 17f0c <strspn@plt+0x61a0>
   17d38:	mov	fp, #1
   17d3c:	smull	sl, r9, r5, r1
   17d40:	add	r8, pc, r8
   17d44:	str	r8, [sp, #36]	; 0x24
   17d48:	sub	r8, r1, #32
   17d4c:	asr	r4, r1, #31
   17d50:	lsl	r5, fp, r8
   17d54:	str	r4, [sp, #44]	; 0x2c
   17d58:	lsl	r4, fp, r1
   17d5c:	subs	r4, r4, #1
   17d60:	str	r9, [sp, #40]	; 0x28
   17d64:	rsb	r9, r1, #32
   17d68:	ldr	sl, [sp, #40]	; 0x28
   17d6c:	orr	r5, r5, fp, lsr r9
   17d70:	ldr	fp, [sp, #44]	; 0x2c
   17d74:	sbc	r5, r5, #0
   17d78:	tst	r0, #1
   17d7c:	lsr	r1, r2, r1
   17d80:	rsb	fp, fp, sl, asr #2
   17d84:	ldr	sl, [sp, #36]	; 0x24
   17d88:	orr	r1, r1, r3, lsl r9
   17d8c:	and	r5, r5, r3
   17d90:	orr	r8, r1, r3, lsr r8
   17d94:	and	r4, r4, r2
   17d98:	ldrb	r0, [sl, fp]
   17d9c:	add	r3, lr, #1
   17da0:	strb	r0, [lr]
   17da4:	bne	17e68 <strspn@plt+0x60fc>
   17da8:	orrs	fp, r4, r5
   17dac:	mov	r2, #0
   17db0:	strb	r2, [r3]
   17db4:	beq	17e9c <strspn@plt+0x6130>
   17db8:	sub	lr, ip, #20
   17dbc:	sub	ip, ip, #52	; 0x34
   17dc0:	rsb	r3, lr, #32
   17dc4:	lsr	r0, r4, lr
   17dc8:	orr	r0, r0, r5, lsl r3
   17dcc:	lsr	r1, r5, lr
   17dd0:	orr	r0, r0, r5, lsr ip
   17dd4:	mov	r2, #100	; 0x64
   17dd8:	adds	r0, r0, #50	; 0x32
   17ddc:	mov	r3, #0
   17de0:	adc	r1, r1, #0
   17de4:	bl	194e8 <strspn@plt+0x777c>
   17de8:	mov	r4, r0
   17dec:	mov	r5, r1
   17df0:	cmp	r5, #0
   17df4:	cmpeq	r4, #10
   17df8:	addeq	r8, r8, #1
   17dfc:	beq	17e9c <strspn@plt+0x6130>
   17e00:	orrs	r2, r4, r5
   17e04:	beq	17e9c <strspn@plt+0x6130>
   17e08:	bl	11cac <localeconv@plt>
   17e0c:	cmp	r0, #0
   17e10:	beq	17ee8 <strspn@plt+0x617c>
   17e14:	ldr	r3, [r0]
   17e18:	cmp	r3, #0
   17e1c:	beq	17ef8 <strspn@plt+0x618c>
   17e20:	ldrsb	r2, [r3]
   17e24:	cmp	r2, #0
   17e28:	ldreq	r3, [pc, #224]	; 17f10 <strspn@plt+0x61a4>
   17e2c:	addeq	r3, pc, r3
   17e30:	add	r9, sp, #60	; 0x3c
   17e34:	ldr	ip, [pc, #216]	; 17f14 <strspn@plt+0x61a8>
   17e38:	mov	r1, #32
   17e3c:	str	r3, [sp, #8]
   17e40:	add	ip, pc, ip
   17e44:	str	r8, [sp, #4]
   17e48:	mov	r0, r9
   17e4c:	strd	r4, [sp, #16]
   17e50:	mov	r3, r1
   17e54:	str	r7, [sp, #24]
   17e58:	mov	r2, #1
   17e5c:	str	ip, [sp]
   17e60:	bl	11d54 <__snprintf_chk@plt>
   17e64:	b	17ec8 <strspn@plt+0x615c>
   17e68:	cmp	r0, #66	; 0x42
   17e6c:	addne	r3, lr, #3
   17e70:	movne	r1, #105	; 0x69
   17e74:	movne	r2, #66	; 0x42
   17e78:	strbne	r1, [lr, #1]
   17e7c:	strbne	r2, [lr, #2]
   17e80:	b	17da8 <strspn@plt+0x603c>
   17e84:	subs	r1, ip, #10
   17e88:	strbeq	r1, [lr, #1]
   17e8c:	moveq	r3, #66	; 0x42
   17e90:	moveq	r8, r2
   17e94:	strbeq	r3, [lr]
   17e98:	bne	17d2c <strspn@plt+0x5fc0>
   17e9c:	ldr	r3, [pc, #116]	; 17f18 <strspn@plt+0x61ac>
   17ea0:	add	r9, sp, #60	; 0x3c
   17ea4:	mov	r1, #32
   17ea8:	str	r8, [sp, #4]
   17eac:	add	r3, pc, r3
   17eb0:	str	r7, [sp, #8]
   17eb4:	str	r3, [sp]
   17eb8:	mov	r0, r9
   17ebc:	mov	r3, r1
   17ec0:	mov	r2, #1
   17ec4:	bl	11d54 <__snprintf_chk@plt>
   17ec8:	mov	r0, r9
   17ecc:	bl	11b98 <__strdup@plt>
   17ed0:	ldr	r2, [sp, #92]	; 0x5c
   17ed4:	ldr	r3, [r6]
   17ed8:	cmp	r2, r3
   17edc:	bne	17ef4 <strspn@plt+0x6188>
   17ee0:	add	sp, sp, #100	; 0x64
   17ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ee8:	ldr	r3, [pc, #44]	; 17f1c <strspn@plt+0x61b0>
   17eec:	add	r3, pc, r3
   17ef0:	b	17e30 <strspn@plt+0x60c4>
   17ef4:	bl	11994 <__stack_chk_fail@plt>
   17ef8:	ldr	r3, [pc, #32]	; 17f20 <strspn@plt+0x61b4>
   17efc:	add	r3, pc, r3
   17f00:	b	17e30 <strspn@plt+0x60c4>
   17f04:	andeq	r4, r1, r4, lsr r3
   17f08:			; <UNDEFINED> instruction: 0x000001bc
   17f0c:	andeq	r3, r0, r8, lsr #27
   17f10:	andeq	r3, r0, r4, lsl #8
   17f14:			; <UNDEFINED> instruction: 0x00003cb0
   17f18:	andeq	r3, r0, r0, asr ip
   17f1c:	andeq	r3, r0, r4, asr #6
   17f20:	andeq	r3, r0, r4, lsr r3
   17f24:	cmp	r0, #0
   17f28:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17f2c:	mov	r8, r1
   17f30:	mov	sl, r2
   17f34:	mov	r9, r3
   17f38:	beq	17ff4 <strspn@plt+0x6288>
   17f3c:	ldrb	r5, [r0]
   17f40:	cmp	r5, #0
   17f44:	beq	17ff4 <strspn@plt+0x6288>
   17f48:	cmp	r2, #0
   17f4c:	cmpne	r1, #0
   17f50:	movne	ip, #0
   17f54:	moveq	ip, #1
   17f58:	beq	17ff4 <strspn@plt+0x6288>
   17f5c:	cmp	r3, #0
   17f60:	movne	r4, r0
   17f64:	movne	r6, ip
   17f68:	bne	17f7c <strspn@plt+0x6210>
   17f6c:	b	17ff4 <strspn@plt+0x6288>
   17f70:	ldrb	r5, [r4, #1]!
   17f74:	cmp	r5, #0
   17f78:	beq	17fec <strspn@plt+0x6280>
   17f7c:	cmp	sl, r6
   17f80:	bls	17ffc <strspn@plt+0x6290>
   17f84:	cmp	ip, #0
   17f88:	ldrsb	r7, [r4, #1]
   17f8c:	moveq	ip, r4
   17f90:	cmp	r5, #44	; 0x2c
   17f94:	mov	r0, ip
   17f98:	moveq	r5, r4
   17f9c:	movne	r5, #0
   17fa0:	cmp	r7, #0
   17fa4:	addeq	r5, r4, #1
   17fa8:	cmp	r5, #0
   17fac:	rsb	r1, ip, r5
   17fb0:	beq	17fe4 <strspn@plt+0x6278>
   17fb4:	cmp	ip, r5
   17fb8:	bcs	17ff4 <strspn@plt+0x6288>
   17fbc:	blx	r9
   17fc0:	mov	ip, #0
   17fc4:	add	r3, r6, #1
   17fc8:	cmn	r0, #1
   17fcc:	beq	17ff4 <strspn@plt+0x6288>
   17fd0:	str	r0, [r8, r6, lsl #2]
   17fd4:	mov	r6, r3
   17fd8:	ldrsb	r2, [r5]
   17fdc:	cmp	r2, ip
   17fe0:	beq	18004 <strspn@plt+0x6298>
   17fe4:	cmn	r4, #1
   17fe8:	bne	17f70 <strspn@plt+0x6204>
   17fec:	mov	r0, r6
   17ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17ff4:	mvn	r0, #0
   17ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17ffc:	mvn	r0, #1
   18000:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18004:	mov	r6, r3
   18008:	b	17fec <strspn@plt+0x6280>
   1800c:	cmp	r0, #0
   18010:	push	{r4, lr}
   18014:	mov	r4, r3
   18018:	beq	18090 <strspn@plt+0x6324>
   1801c:	ldrb	ip, [r0]
   18020:	cmp	ip, #0
   18024:	beq	18090 <strspn@plt+0x6324>
   18028:	cmp	r3, #0
   1802c:	beq	18090 <strspn@plt+0x6324>
   18030:	ldr	r3, [r3]
   18034:	cmp	r3, #0
   18038:	blt	18090 <strspn@plt+0x6324>
   1803c:	cmp	r3, r2
   18040:	bhi	18090 <strspn@plt+0x6324>
   18044:	cmp	ip, #43	; 0x2b
   18048:	lsleq	ip, r3, #2
   1804c:	addeq	r0, r0, #1
   18050:	movne	ip, #0
   18054:	strne	ip, [r4]
   18058:	movne	r3, ip
   1805c:	add	r1, r1, ip
   18060:	rsb	r2, r3, r2
   18064:	ldr	r3, [sp, #8]
   18068:	bl	17f24 <strspn@plt+0x61b8>
   1806c:	subs	r3, r0, #0
   18070:	ble	18088 <strspn@plt+0x631c>
   18074:	ldr	r2, [r4]
   18078:	mov	r0, r3
   1807c:	add	r3, r2, r3
   18080:	str	r3, [r4]
   18084:	pop	{r4, pc}
   18088:	mov	r0, r3
   1808c:	pop	{r4, pc}
   18090:	mvn	r0, #0
   18094:	pop	{r4, pc}
   18098:	cmp	r2, #0
   1809c:	cmpne	r0, #0
   180a0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   180a4:	mov	r4, r0
   180a8:	mov	r7, r2
   180ac:	movne	r3, #0
   180b0:	moveq	r3, #1
   180b4:	mov	r9, r1
   180b8:	beq	18154 <strspn@plt+0x63e8>
   180bc:	cmp	r1, #0
   180c0:	beq	18154 <strspn@plt+0x63e8>
   180c4:	mov	r6, r0
   180c8:	mov	r8, #1
   180cc:	ldrb	r5, [r6], #1
   180d0:	cmp	r5, #0
   180d4:	beq	18144 <strspn@plt+0x63d8>
   180d8:	cmp	r5, #44	; 0x2c
   180dc:	ldrsb	r0, [r4, #1]
   180e0:	moveq	r5, r4
   180e4:	movne	r5, #0
   180e8:	cmp	r3, #0
   180ec:	moveq	r3, r4
   180f0:	cmp	r0, #0
   180f4:	mov	r0, r3
   180f8:	moveq	r5, r6
   180fc:	cmp	r5, #0
   18100:	rsb	r1, r3, r5
   18104:	beq	1813c <strspn@plt+0x63d0>
   18108:	cmp	r3, r5
   1810c:	bcs	1814c <strspn@plt+0x63e0>
   18110:	blx	r7
   18114:	mov	r3, #0
   18118:	cmp	r0, #0
   1811c:	and	r2, r0, #7
   18120:	poplt	{r3, r4, r5, r6, r7, r8, r9, pc}
   18124:	ldrb	r1, [r9, r0, asr #3]
   18128:	orr	r2, r1, r8, lsl r2
   1812c:	strb	r2, [r9, r0, asr #3]
   18130:	ldrsb	r2, [r5]
   18134:	cmp	r2, r3
   18138:	beq	18144 <strspn@plt+0x63d8>
   1813c:	adds	r4, r4, #1
   18140:	bne	180cc <strspn@plt+0x6360>
   18144:	mov	r0, #0
   18148:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1814c:	mvn	r0, #0
   18150:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   18154:	mvn	r0, #21
   18158:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1815c:	cmp	r2, #0
   18160:	cmpne	r0, #0
   18164:	push	{r4, r5, r6, r7, r8, lr}
   18168:	movne	r3, #0
   1816c:	moveq	r3, #1
   18170:	mov	r4, r0
   18174:	mov	r8, r2
   18178:	mov	r7, r1
   1817c:	beq	18210 <strspn@plt+0x64a4>
   18180:	cmp	r1, #0
   18184:	beq	18210 <strspn@plt+0x64a4>
   18188:	mov	r6, r0
   1818c:	ldrb	r5, [r6], #1
   18190:	cmp	r5, #0
   18194:	beq	18200 <strspn@plt+0x6494>
   18198:	cmp	r5, #44	; 0x2c
   1819c:	ldrsb	r0, [r4, #1]
   181a0:	moveq	r5, r4
   181a4:	movne	r5, #0
   181a8:	cmp	r3, #0
   181ac:	moveq	r3, r4
   181b0:	cmp	r0, #0
   181b4:	mov	r0, r3
   181b8:	moveq	r5, r6
   181bc:	cmp	r5, #0
   181c0:	rsb	r1, r3, r5
   181c4:	beq	181f8 <strspn@plt+0x648c>
   181c8:	cmp	r3, r5
   181cc:	bcs	18208 <strspn@plt+0x649c>
   181d0:	blx	r8
   181d4:	mov	r3, #0
   181d8:	cmp	r0, #0
   181dc:	poplt	{r4, r5, r6, r7, r8, pc}
   181e0:	ldr	r2, [r7]
   181e4:	orr	r0, r2, r0
   181e8:	str	r0, [r7]
   181ec:	ldrsb	r2, [r5]
   181f0:	cmp	r2, r3
   181f4:	beq	18200 <strspn@plt+0x6494>
   181f8:	adds	r4, r4, #1
   181fc:	bne	1818c <strspn@plt+0x6420>
   18200:	mov	r0, #0
   18204:	pop	{r4, r5, r6, r7, r8, pc}
   18208:	mvn	r0, #0
   1820c:	pop	{r4, r5, r6, r7, r8, pc}
   18210:	mvn	r0, #21
   18214:	pop	{r4, r5, r6, r7, r8, pc}
   18218:	ldr	ip, [pc, #380]	; 1839c <strspn@plt+0x6630>
   1821c:	push	{r4, r5, r6, r7, r8, r9, lr}
   18220:	subs	r4, r0, #0
   18224:	ldr	r0, [pc, #372]	; 183a0 <strspn@plt+0x6634>
   18228:	add	ip, pc, ip
   1822c:	mov	r6, r2
   18230:	sub	sp, sp, #12
   18234:	mov	r2, ip
   18238:	mov	r8, #0
   1823c:	ldr	r7, [ip, r0]
   18240:	mov	r9, r1
   18244:	str	r8, [sp]
   18248:	ldr	r2, [r7]
   1824c:	str	r2, [sp, #4]
   18250:	beq	182c0 <strspn@plt+0x6554>
   18254:	str	r3, [r1]
   18258:	str	r3, [r6]
   1825c:	bl	11b50 <__errno_location@plt>
   18260:	str	r8, [r0]
   18264:	mov	r5, r0
   18268:	ldrsb	r3, [r4]
   1826c:	cmp	r3, #58	; 0x3a
   18270:	beq	182dc <strspn@plt+0x6570>
   18274:	mov	r0, r4
   18278:	mov	r2, #10
   1827c:	mov	r1, sp
   18280:	bl	118b0 <strtol@plt>
   18284:	str	r0, [r9]
   18288:	str	r0, [r6]
   1828c:	ldr	r0, [r5]
   18290:	cmp	r0, #0
   18294:	bne	18390 <strspn@plt+0x6624>
   18298:	ldr	r3, [sp]
   1829c:	cmp	r3, #0
   182a0:	beq	18390 <strspn@plt+0x6624>
   182a4:	cmp	r4, r3
   182a8:	beq	18390 <strspn@plt+0x6624>
   182ac:	ldrsb	r2, [r3]
   182b0:	cmp	r2, #58	; 0x3a
   182b4:	beq	18328 <strspn@plt+0x65bc>
   182b8:	cmp	r2, #45	; 0x2d
   182bc:	beq	18338 <strspn@plt+0x65cc>
   182c0:	mov	r0, #0
   182c4:	ldr	r2, [sp, #4]
   182c8:	ldr	r3, [r7]
   182cc:	cmp	r2, r3
   182d0:	bne	18398 <strspn@plt+0x662c>
   182d4:	add	sp, sp, #12
   182d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   182dc:	add	r4, r4, #1
   182e0:	mov	r1, sp
   182e4:	mov	r2, #10
   182e8:	mov	r0, r4
   182ec:	bl	118b0 <strtol@plt>
   182f0:	str	r0, [r6]
   182f4:	ldr	r3, [r5]
   182f8:	cmp	r3, #0
   182fc:	bne	18390 <strspn@plt+0x6624>
   18300:	ldr	r3, [sp]
   18304:	cmp	r3, #0
   18308:	beq	18390 <strspn@plt+0x6624>
   1830c:	ldrsb	r2, [r3]
   18310:	cmp	r2, #0
   18314:	bne	18390 <strspn@plt+0x6624>
   18318:	cmp	r4, r3
   1831c:	movne	r0, #0
   18320:	mvneq	r0, #0
   18324:	b	182c4 <strspn@plt+0x6558>
   18328:	ldrsb	r2, [r3, #1]
   1832c:	cmp	r2, #0
   18330:	streq	r0, [r6]
   18334:	beq	182c4 <strspn@plt+0x6558>
   18338:	add	r4, r3, #1
   1833c:	mov	ip, #0
   18340:	mov	r1, sp
   18344:	mov	r2, #10
   18348:	mov	r0, r4
   1834c:	str	ip, [r5]
   18350:	str	ip, [sp]
   18354:	bl	118b0 <strtol@plt>
   18358:	str	r0, [r6]
   1835c:	ldr	r3, [r5]
   18360:	cmp	r3, #0
   18364:	bne	18390 <strspn@plt+0x6624>
   18368:	ldr	r2, [sp]
   1836c:	cmp	r2, #0
   18370:	beq	18390 <strspn@plt+0x6624>
   18374:	ldrsb	r3, [r2]
   18378:	cmp	r3, #0
   1837c:	bne	18390 <strspn@plt+0x6624>
   18380:	cmp	r4, r2
   18384:	movne	r0, #0
   18388:	mvneq	r0, #0
   1838c:	b	182c4 <strspn@plt+0x6558>
   18390:	mvn	r0, #0
   18394:	b	182c4 <strspn@plt+0x6558>
   18398:	bl	11994 <__stack_chk_fail@plt>
   1839c:	ldrdeq	r3, [r1], -r0
   183a0:			; <UNDEFINED> instruction: 0x000001bc
   183a4:	rsbs	r2, r0, #1
   183a8:	push	{r4, r5, r6, lr}
   183ac:	movcc	r2, #0
   183b0:	rsbs	r3, r1, #1
   183b4:	mov	r5, r0
   183b8:	mov	r4, r1
   183bc:	movcc	r3, #0
   183c0:	ands	ip, r2, r3
   183c4:	bne	18430 <strspn@plt+0x66c4>
   183c8:	orrs	r3, r2, r3
   183cc:	bne	18438 <strspn@plt+0x66cc>
   183d0:	bl	118a4 <strcmp@plt>
   183d4:	cmp	r0, #0
   183d8:	beq	18430 <strspn@plt+0x66c4>
   183dc:	mov	r0, r5
   183e0:	bl	11b14 <strlen@plt>
   183e4:	mov	r6, r0
   183e8:	mov	r0, r4
   183ec:	bl	11b14 <strlen@plt>
   183f0:	cmp	r6, #0
   183f4:	beq	18408 <strspn@plt+0x669c>
   183f8:	sub	r3, r6, #1
   183fc:	ldrsb	r2, [r5, r3]
   18400:	cmp	r2, #47	; 0x2f
   18404:	moveq	r6, r3
   18408:	cmp	r0, #0
   1840c:	beq	18420 <strspn@plt+0x66b4>
   18410:	sub	r3, r0, #1
   18414:	ldrsb	r2, [r4, r3]
   18418:	cmp	r2, #47	; 0x2f
   1841c:	moveq	r0, r3
   18420:	cmp	r6, r0
   18424:	beq	18440 <strspn@plt+0x66d4>
   18428:	mov	r0, #0
   1842c:	pop	{r4, r5, r6, pc}
   18430:	mov	r0, #1
   18434:	pop	{r4, r5, r6, pc}
   18438:	mov	r0, ip
   1843c:	pop	{r4, r5, r6, pc}
   18440:	mov	r0, r5
   18444:	mov	r1, r4
   18448:	mov	r2, r6
   1844c:	bl	11d18 <strncmp@plt>
   18450:	rsbs	r0, r0, #1
   18454:	movcc	r0, #0
   18458:	pop	{r4, r5, r6, pc}
   1845c:	ldr	r3, [pc, #248]	; 1855c <strspn@plt+0x67f0>
   18460:	cmp	r0, #0
   18464:	cmpne	r1, #0
   18468:	ldr	r2, [pc, #240]	; 18560 <strspn@plt+0x67f4>
   1846c:	add	r3, pc, r3
   18470:	push	{r4, r5, r6, r7, r8, r9, lr}
   18474:	sub	sp, sp, #20
   18478:	ldr	r9, [r3, r2]
   1847c:	mov	r6, r1
   18480:	addne	r8, sp, #4
   18484:	addne	r7, sp, #8
   18488:	ldr	r3, [r9]
   1848c:	str	r3, [sp, #12]
   18490:	bne	184d8 <strspn@plt+0x676c>
   18494:	b	18550 <strspn@plt+0x67e4>
   18498:	cmp	r4, r3
   1849c:	bne	18550 <strspn@plt+0x67e4>
   184a0:	mov	r0, r5
   184a4:	mov	r1, r6
   184a8:	mov	r2, r4
   184ac:	bl	11d18 <strncmp@plt>
   184b0:	cmp	r0, #0
   184b4:	bne	18550 <strspn@plt+0x67e4>
   184b8:	adds	r6, r6, r4
   184bc:	moveq	r3, #0
   184c0:	movne	r3, #1
   184c4:	adds	r0, r5, r4
   184c8:	moveq	r3, #0
   184cc:	andne	r3, r3, #1
   184d0:	cmp	r3, #0
   184d4:	beq	18550 <strspn@plt+0x67e4>
   184d8:	mov	r1, r8
   184dc:	bl	16f98 <strspn@plt+0x522c>
   184e0:	mov	r1, r7
   184e4:	mov	r5, r0
   184e8:	mov	r0, r6
   184ec:	bl	16f98 <strspn@plt+0x522c>
   184f0:	ldr	r4, [sp, #4]
   184f4:	ldr	r3, [sp, #8]
   184f8:	mov	r6, r0
   184fc:	adds	r0, r3, r4
   18500:	beq	18534 <strspn@plt+0x67c8>
   18504:	cmp	r0, #1
   18508:	bne	18498 <strspn@plt+0x672c>
   1850c:	cmp	r5, #0
   18510:	beq	18520 <strspn@plt+0x67b4>
   18514:	ldrsb	r2, [r5]
   18518:	cmp	r2, #47	; 0x2f
   1851c:	beq	18538 <strspn@plt+0x67cc>
   18520:	cmp	r6, #0
   18524:	beq	18498 <strspn@plt+0x672c>
   18528:	ldrsb	r2, [r6]
   1852c:	cmp	r2, #47	; 0x2f
   18530:	bne	18498 <strspn@plt+0x672c>
   18534:	mov	r0, #1
   18538:	ldr	r2, [sp, #12]
   1853c:	ldr	r3, [r9]
   18540:	cmp	r2, r3
   18544:	bne	18558 <strspn@plt+0x67ec>
   18548:	add	sp, sp, #20
   1854c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18550:	mov	r0, #0
   18554:	b	18538 <strspn@plt+0x67cc>
   18558:	bl	11994 <__stack_chk_fail@plt>
   1855c:	andeq	r3, r1, ip, lsl #23
   18560:			; <UNDEFINED> instruction: 0x000001bc
   18564:	rsbs	r3, r0, #1
   18568:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1856c:	movcc	r3, #0
   18570:	rsbs	r4, r1, #1
   18574:	mov	r7, r1
   18578:	mov	r6, r2
   1857c:	mov	sl, r0
   18580:	movcc	r4, #0
   18584:	tst	r3, r4
   18588:	bne	185ec <strspn@plt+0x6880>
   1858c:	cmp	r3, #0
   18590:	bne	18604 <strspn@plt+0x6898>
   18594:	cmp	r4, #0
   18598:	bne	18614 <strspn@plt+0x68a8>
   1859c:	bl	11b14 <strlen@plt>
   185a0:	mvn	r3, r0
   185a4:	cmp	r6, r3
   185a8:	mov	r5, r0
   185ac:	bhi	185fc <strspn@plt+0x6890>
   185b0:	add	r9, r0, r6
   185b4:	add	r0, r9, #1
   185b8:	bl	11a6c <malloc@plt>
   185bc:	subs	r8, r0, #0
   185c0:	beq	1861c <strspn@plt+0x68b0>
   185c4:	mov	r1, sl
   185c8:	mov	r2, r5
   185cc:	bl	11964 <memcpy@plt>
   185d0:	add	r0, r8, r5
   185d4:	mov	r1, r7
   185d8:	mov	r2, r6
   185dc:	bl	11964 <memcpy@plt>
   185e0:	strb	r4, [r8, r9]
   185e4:	mov	r0, r8
   185e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   185ec:	mov	r0, #1
   185f0:	mov	r1, r0
   185f4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   185f8:	b	11874 <calloc@plt>
   185fc:	mov	r0, r4
   18600:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18604:	mov	r0, r1
   18608:	mov	r1, r2
   1860c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18610:	b	119c4 <__strndup@plt>
   18614:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18618:	b	11b98 <__strdup@plt>
   1861c:	mov	r0, r8
   18620:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18624:	push	{r3, r4, r5, lr}
   18628:	subs	r4, r1, #0
   1862c:	mov	r5, r0
   18630:	beq	18650 <strspn@plt+0x68e4>
   18634:	mov	r0, r4
   18638:	bl	11b14 <strlen@plt>
   1863c:	mov	r1, r4
   18640:	mov	r2, r0
   18644:	mov	r0, r5
   18648:	pop	{r3, r4, r5, lr}
   1864c:	b	18564 <strspn@plt+0x67f8>
   18650:	mov	r2, r4
   18654:	mov	r0, r5
   18658:	mov	r1, r4
   1865c:	pop	{r3, r4, r5, lr}
   18660:	b	18564 <strspn@plt+0x67f8>
   18664:	push	{r1, r2, r3}
   18668:	mov	r1, #1
   1866c:	push	{r4, r5, lr}
   18670:	sub	sp, sp, #16
   18674:	ldr	lr, [pc, #124]	; 186f8 <strspn@plt+0x698c>
   18678:	add	ip, sp, #32
   1867c:	ldr	r4, [pc, #120]	; 186fc <strspn@plt+0x6990>
   18680:	mov	r5, r0
   18684:	add	lr, pc, lr
   18688:	mov	r3, ip
   1868c:	ldr	r2, [sp, #28]
   18690:	add	r0, sp, #8
   18694:	ldr	r4, [lr, r4]
   18698:	str	ip, [sp, #4]
   1869c:	ldr	ip, [r4]
   186a0:	str	ip, [sp, #12]
   186a4:	bl	11b8c <__vasprintf_chk@plt>
   186a8:	subs	r2, r0, #0
   186ac:	blt	186ec <strspn@plt+0x6980>
   186b0:	mov	r0, r5
   186b4:	ldr	r1, [sp, #8]
   186b8:	bl	18564 <strspn@plt+0x67f8>
   186bc:	mov	r5, r0
   186c0:	ldr	r0, [sp, #8]
   186c4:	bl	11904 <free@plt>
   186c8:	mov	r0, r5
   186cc:	ldr	r2, [sp, #12]
   186d0:	ldr	r3, [r4]
   186d4:	cmp	r2, r3
   186d8:	bne	186f4 <strspn@plt+0x6988>
   186dc:	add	sp, sp, #16
   186e0:	pop	{r4, r5, lr}
   186e4:	add	sp, sp, #12
   186e8:	bx	lr
   186ec:	mov	r0, #0
   186f0:	b	186cc <strspn@plt+0x6960>
   186f4:	bl	11994 <__stack_chk_fail@plt>
   186f8:	andeq	r3, r1, r4, ror r9
   186fc:			; <UNDEFINED> instruction: 0x000001bc
   18700:	ldr	ip, [pc, #372]	; 1887c <strspn@plt+0x6b10>
   18704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18708:	mov	r6, r0
   1870c:	ldr	r0, [pc, #364]	; 18880 <strspn@plt+0x6b14>
   18710:	add	ip, pc, ip
   18714:	ldr	r4, [r6]
   18718:	mov	r9, r3
   1871c:	sub	sp, sp, #12
   18720:	mov	r7, r1
   18724:	ldr	r5, [ip, r0]
   18728:	mov	r8, r2
   1872c:	ldrsb	ip, [r4]
   18730:	ldr	r3, [r5]
   18734:	cmp	ip, #0
   18738:	moveq	r0, ip
   1873c:	str	r3, [sp, #4]
   18740:	beq	187f0 <strspn@plt+0x6a84>
   18744:	mov	r0, r4
   18748:	mov	r1, r2
   1874c:	bl	11d6c <strspn@plt>
   18750:	ldrb	sl, [r4, r0]
   18754:	add	r4, r4, r0
   18758:	cmp	sl, #0
   1875c:	beq	1886c <strspn@plt+0x6b00>
   18760:	cmp	r9, #0
   18764:	beq	18808 <strspn@plt+0x6a9c>
   18768:	sxtb	r9, sl
   1876c:	ldr	r0, [pc, #272]	; 18884 <strspn@plt+0x6b18>
   18770:	mov	r1, r9
   18774:	add	r0, pc, r0
   18778:	bl	11b20 <strchr@plt>
   1877c:	cmp	r0, #0
   18780:	beq	1882c <strspn@plt+0x6ac0>
   18784:	add	fp, r4, #1
   18788:	mov	r1, sp
   1878c:	mov	r3, #0
   18790:	strb	sl, [sp]
   18794:	mov	r0, fp
   18798:	strb	r3, [sp, #1]
   1879c:	bl	17038 <strspn@plt+0x52cc>
   187a0:	add	r3, r4, r0
   187a4:	str	r0, [r7]
   187a8:	ldrb	r3, [r3, #1]
   187ac:	cmp	r3, #0
   187b0:	beq	1886c <strspn@plt+0x6b00>
   187b4:	sxtb	r3, r3
   187b8:	cmp	r9, r3
   187bc:	bne	1886c <strspn@plt+0x6b00>
   187c0:	add	r0, r0, #2
   187c4:	add	r7, r4, r0
   187c8:	ldrb	r1, [r4, r0]
   187cc:	cmp	r1, #0
   187d0:	beq	187e8 <strspn@plt+0x6a7c>
   187d4:	mov	r0, r8
   187d8:	sxtb	r1, r1
   187dc:	bl	11b20 <strchr@plt>
   187e0:	cmp	r0, #0
   187e4:	beq	1886c <strspn@plt+0x6b00>
   187e8:	mov	r0, fp
   187ec:	str	r7, [r6]
   187f0:	ldr	r2, [sp, #4]
   187f4:	ldr	r3, [r5]
   187f8:	cmp	r2, r3
   187fc:	bne	18878 <strspn@plt+0x6b0c>
   18800:	add	sp, sp, #12
   18804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18808:	mov	r0, r4
   1880c:	mov	r1, r8
   18810:	bl	118c8 <strcspn@plt>
   18814:	mov	r3, r0
   18818:	mov	r0, r4
   1881c:	add	r4, r4, r3
   18820:	str	r3, [r7]
   18824:	str	r4, [r6]
   18828:	b	187f0 <strspn@plt+0x6a84>
   1882c:	mov	r1, r8
   18830:	mov	r0, r4
   18834:	bl	17038 <strspn@plt+0x52cc>
   18838:	str	r0, [r7]
   1883c:	add	r7, r4, r0
   18840:	ldrb	r1, [r4, r0]
   18844:	cmp	r1, #0
   18848:	beq	18860 <strspn@plt+0x6af4>
   1884c:	mov	r0, r8
   18850:	sxtb	r1, r1
   18854:	bl	11b20 <strchr@plt>
   18858:	cmp	r0, #0
   1885c:	beq	18824 <strspn@plt+0x6ab8>
   18860:	str	r7, [r6]
   18864:	mov	r0, r4
   18868:	b	187f0 <strspn@plt+0x6a84>
   1886c:	str	r4, [r6]
   18870:	mov	r0, #0
   18874:	b	187f0 <strspn@plt+0x6a84>
   18878:	bl	11994 <__stack_chk_fail@plt>
   1887c:	andeq	r3, r1, r8, ror #17
   18880:			; <UNDEFINED> instruction: 0x000001bc
   18884:	muleq	r0, r0, r3
   18888:	push	{r4, lr}
   1888c:	mov	r4, r0
   18890:	b	1889c <strspn@plt+0x6b30>
   18894:	cmp	r0, #10
   18898:	beq	188b4 <strspn@plt+0x6b48>
   1889c:	mov	r0, r4
   188a0:	bl	11bd4 <fgetc@plt>
   188a4:	cmn	r0, #1
   188a8:	bne	18894 <strspn@plt+0x6b28>
   188ac:	mov	r0, #1
   188b0:	pop	{r4, pc}
   188b4:	mov	r0, #0
   188b8:	pop	{r4, pc}
   188bc:	push	{r3, lr}
   188c0:	subs	r3, r0, #0
   188c4:	beq	188d4 <strspn@plt+0x6b68>
   188c8:	bl	11b20 <strchr@plt>
   188cc:	subs	r3, r0, #0
   188d0:	addne	r3, r3, #1
   188d4:	mov	r0, r3
   188d8:	pop	{r3, pc}
   188dc:	push	{r4, r5, r6, lr}
   188e0:	mov	r4, r1
   188e4:	mov	r5, r2
   188e8:	mov	r6, r0
   188ec:	bl	11c04 <__sched_cpualloc@plt>
   188f0:	cmp	r0, #0
   188f4:	popeq	{r4, r5, r6, pc}
   188f8:	cmp	r4, #0
   188fc:	addne	r3, r6, #31
   18900:	lsrne	r3, r3, #5
   18904:	lslne	r3, r3, #2
   18908:	strne	r3, [r4]
   1890c:	cmp	r5, #0
   18910:	addne	r6, r6, #31
   18914:	bicne	r6, r6, #31
   18918:	strne	r6, [r5]
   1891c:	pop	{r4, r5, r6, pc}
   18920:	b	11ba4 <__sched_cpufree@plt>
   18924:	ldr	r3, [pc, #212]	; 18a00 <strspn@plt+0x6c94>
   18928:	mov	r0, #2048	; 0x800
   1892c:	ldr	ip, [pc, #208]	; 18a04 <strspn@plt+0x6c98>
   18930:	mov	r2, #0
   18934:	add	r3, pc, r3
   18938:	push	{r4, r5, r6, r7, r8, r9, lr}
   1893c:	sub	sp, sp, #12
   18940:	ldr	r9, [r3, ip]
   18944:	mov	r1, sp
   18948:	ldr	r3, [r9]
   1894c:	str	r3, [sp, #4]
   18950:	bl	188dc <strspn@plt+0x6b70>
   18954:	subs	r4, r0, #0
   18958:	movne	r5, #10
   1895c:	movne	r6, #2048	; 0x800
   18960:	bne	189a4 <strspn@plt+0x6c38>
   18964:	b	189f4 <strspn@plt+0x6c88>
   18968:	bl	11b50 <__errno_location@plt>
   1896c:	ldr	r3, [r0]
   18970:	cmp	r3, #22
   18974:	bne	189d0 <strspn@plt+0x6c64>
   18978:	subs	r5, r5, #1
   1897c:	beq	189d0 <strspn@plt+0x6c64>
   18980:	lsl	r6, r6, #1
   18984:	mov	r0, r4
   18988:	bl	18920 <strspn@plt+0x6bb4>
   1898c:	mov	r1, sp
   18990:	mov	r0, r6
   18994:	mov	r2, #0
   18998:	bl	188dc <strspn@plt+0x6b70>
   1899c:	subs	r4, r0, #0
   189a0:	beq	189f4 <strspn@plt+0x6c88>
   189a4:	mov	r1, #0
   189a8:	ldr	r2, [sp]
   189ac:	mov	r0, r4
   189b0:	bl	11bb0 <memset@plt>
   189b4:	mov	r0, #242	; 0xf2
   189b8:	mov	r1, #0
   189bc:	ldr	r2, [sp]
   189c0:	mov	r3, r4
   189c4:	bl	11af0 <syscall@plt>
   189c8:	subs	r8, r0, #0
   189cc:	blt	18968 <strspn@plt+0x6bfc>
   189d0:	mov	r0, r4
   189d4:	bl	18920 <strspn@plt+0x6bb4>
   189d8:	lsl	r0, r8, #3
   189dc:	ldr	r2, [sp, #4]
   189e0:	ldr	r3, [r9]
   189e4:	cmp	r2, r3
   189e8:	bne	189fc <strspn@plt+0x6c90>
   189ec:	add	sp, sp, #12
   189f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   189f4:	mvn	r0, #0
   189f8:	b	189dc <strspn@plt+0x6c70>
   189fc:	bl	11994 <__stack_chk_fail@plt>
   18a00:	andeq	r3, r1, r4, asr #13
   18a04:			; <UNDEFINED> instruction: 0x000001bc
   18a08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a0c:	lsls	r5, r3, #3
   18a10:	sub	sp, sp, #28
   18a14:	mov	r7, r1
   18a18:	mov	r6, r2
   18a1c:	str	r0, [sp, #20]
   18a20:	beq	18bac <strspn@plt+0x6e40>
   18a24:	ldr	r9, [pc, #396]	; 18bb8 <strspn@plt+0x6e4c>
   18a28:	mov	r1, #0
   18a2c:	ldr	r8, [pc, #392]	; 18bbc <strspn@plt+0x6e50>
   18a30:	mov	r4, r1
   18a34:	ldr	sl, [pc, #388]	; 18bc0 <strspn@plt+0x6e54>
   18a38:	add	r9, pc, r9
   18a3c:	add	r8, pc, r8
   18a40:	mov	fp, r0
   18a44:	add	sl, pc, sl
   18a48:	b	18ab0 <strspn@plt+0x6d44>
   18a4c:	str	r9, [sp]
   18a50:	mov	r0, fp
   18a54:	str	r4, [sp, #4]
   18a58:	mov	r1, r7
   18a5c:	mov	r2, #1
   18a60:	mvn	r3, #0
   18a64:	bl	11d54 <__snprintf_chk@plt>
   18a68:	cmp	r0, #0
   18a6c:	blt	18b50 <strspn@plt+0x6de4>
   18a70:	add	r3, r0, #1
   18a74:	cmp	r3, r7
   18a78:	bhi	18b50 <strspn@plt+0x6de4>
   18a7c:	cmp	r7, r0
   18a80:	add	fp, fp, r0
   18a84:	mov	r1, #1
   18a88:	movls	r3, #0
   18a8c:	movhi	r3, #1
   18a90:	cmp	r0, #0
   18a94:	movle	r3, #0
   18a98:	cmp	r3, #0
   18a9c:	rsbne	r7, r0, r7
   18aa0:	moveq	r7, r3
   18aa4:	add	r4, r4, #1
   18aa8:	cmp	r5, r4
   18aac:	bls	18b94 <strspn@plt+0x6e28>
   18ab0:	cmp	r5, r4
   18ab4:	bls	18aa4 <strspn@plt+0x6d38>
   18ab8:	lsr	r2, r4, #5
   18abc:	and	r3, r4, #31
   18ac0:	ldr	r2, [r6, r2, lsl #2]
   18ac4:	lsr	r3, r2, r3
   18ac8:	tst	r3, #1
   18acc:	beq	18aa4 <strspn@plt+0x6d38>
   18ad0:	add	lr, r4, #1
   18ad4:	cmp	r5, lr
   18ad8:	bls	18a4c <strspn@plt+0x6ce0>
   18adc:	lsr	r2, lr, #5
   18ae0:	and	r3, lr, #31
   18ae4:	ldr	r2, [r6, r2, lsl #2]
   18ae8:	lsr	r3, r2, r3
   18aec:	tst	r3, #1
   18af0:	movne	r3, lr
   18af4:	beq	18a4c <strspn@plt+0x6ce0>
   18af8:	rsb	r2, r4, r3
   18afc:	add	r3, r3, #1
   18b00:	cmp	r5, r3
   18b04:	and	r0, r3, #31
   18b08:	lsr	r1, r3, #5
   18b0c:	bhi	18b5c <strspn@plt+0x6df0>
   18b10:	cmp	r2, #0
   18b14:	beq	18a4c <strspn@plt+0x6ce0>
   18b18:	cmp	r2, #1
   18b1c:	beq	18b70 <strspn@plt+0x6e04>
   18b20:	add	lr, r2, r4
   18b24:	str	r4, [sp, #4]
   18b28:	str	r8, [sp]
   18b2c:	mov	r0, fp
   18b30:	str	lr, [sp, #8]
   18b34:	mov	r1, r7
   18b38:	mov	r2, #1
   18b3c:	mvn	r3, #0
   18b40:	mov	r4, lr
   18b44:	bl	11d54 <__snprintf_chk@plt>
   18b48:	cmp	r0, #0
   18b4c:	bge	18a70 <strspn@plt+0x6d04>
   18b50:	mov	r0, #0
   18b54:	add	sp, sp, #28
   18b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18b5c:	ldr	r1, [r6, r1, lsl #2]
   18b60:	lsr	r1, r1, r0
   18b64:	tst	r1, #1
   18b68:	bne	18af8 <strspn@plt+0x6d8c>
   18b6c:	b	18b10 <strspn@plt+0x6da4>
   18b70:	str	r4, [sp, #4]
   18b74:	mov	r0, fp
   18b78:	str	sl, [sp]
   18b7c:	mov	r1, r7
   18b80:	str	lr, [sp, #8]
   18b84:	mvn	r3, #0
   18b88:	mov	r4, lr
   18b8c:	bl	11d54 <__snprintf_chk@plt>
   18b90:	b	18a68 <strspn@plt+0x6cfc>
   18b94:	rsb	r1, r1, #0
   18b98:	ldr	r0, [sp, #20]
   18b9c:	mov	r3, #0
   18ba0:	strb	r3, [fp, r1]
   18ba4:	add	sp, sp, #28
   18ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18bac:	mov	r1, r5
   18bb0:	ldr	fp, [sp, #20]
   18bb4:	b	18b98 <strspn@plt+0x6e2c>
   18bb8:	ldrdeq	r3, [r0], -r4
   18bbc:	ldrdeq	r3, [r0], -r8
   18bc0:	andeq	r3, r0, r4, asr #1
   18bc4:	lsl	r3, r3, #3
   18bc8:	subs	ip, r3, #4
   18bcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   18bd0:	bmi	18ce0 <strspn@plt+0x6f74>
   18bd4:	cmp	r1, #0
   18bd8:	mov	r9, r0
   18bdc:	beq	18ce0 <strspn@plt+0x6f74>
   18be0:	sub	r7, r3, #1
   18be4:	sub	r6, r3, #2
   18be8:	sub	r5, r3, #3
   18bec:	mov	r8, #0
   18bf0:	b	18c0c <strspn@plt+0x6ea0>
   18bf4:	rsb	r4, r9, r0
   18bf8:	sub	r7, r7, #4
   18bfc:	cmp	r4, r1
   18c00:	sub	r6, r6, #4
   18c04:	sub	r5, r5, #4
   18c08:	beq	18cc4 <strspn@plt+0x6f58>
   18c0c:	cmp	r3, ip
   18c10:	lsrhi	sl, ip, #5
   18c14:	andhi	r4, ip, #31
   18c18:	movls	r4, #0
   18c1c:	ldrhi	sl, [r2, sl, lsl #2]
   18c20:	lsrhi	r4, sl, r4
   18c24:	andhi	r4, r4, #1
   18c28:	cmp	r3, r5
   18c2c:	bls	18c48 <strspn@plt+0x6edc>
   18c30:	lsr	fp, r5, #5
   18c34:	and	sl, r5, #31
   18c38:	ldr	fp, [r2, fp, lsl #2]
   18c3c:	lsr	sl, fp, sl
   18c40:	tst	sl, #1
   18c44:	orrne	r4, r4, #2
   18c48:	cmp	r6, r3
   18c4c:	bcs	18c68 <strspn@plt+0x6efc>
   18c50:	lsr	fp, r6, #5
   18c54:	and	sl, r6, #31
   18c58:	ldr	fp, [r2, fp, lsl #2]
   18c5c:	lsr	sl, fp, sl
   18c60:	tst	sl, #1
   18c64:	orrne	r4, r4, #4
   18c68:	cmp	r3, r7
   18c6c:	bls	18c88 <strspn@plt+0x6f1c>
   18c70:	lsr	fp, r7, #5
   18c74:	and	sl, r7, #31
   18c78:	ldr	fp, [r2, fp, lsl #2]
   18c7c:	lsr	sl, fp, sl
   18c80:	tst	sl, #1
   18c84:	orrne	r4, r4, #8
   18c88:	sxtb	r4, r4
   18c8c:	adds	sl, r4, #0
   18c90:	movne	sl, #1
   18c94:	cmp	r8, #0
   18c98:	movne	sl, #0
   18c9c:	cmp	sl, #0
   18ca0:	movne	r8, r0
   18ca4:	cmp	r4, #9
   18ca8:	addls	r4, r4, #48	; 0x30
   18cac:	addhi	r4, r4, #87	; 0x57
   18cb0:	add	r0, r0, #1
   18cb4:	subs	ip, ip, #4
   18cb8:	uxtb	r4, r4
   18cbc:	strb	r4, [r0, #-1]
   18cc0:	bpl	18bf4 <strspn@plt+0x6e88>
   18cc4:	cmp	r8, #0
   18cc8:	mov	r3, #0
   18ccc:	strb	r3, [r0]
   18cd0:	movne	r0, r8
   18cd4:	beq	18ce8 <strspn@plt+0x6f7c>
   18cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   18cdc:	bx	lr
   18ce0:	mov	r3, #0
   18ce4:	strb	r3, [r0]
   18ce8:	sub	r0, r0, #1
   18cec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   18cf0:	bx	lr
   18cf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18cf8:	sub	sp, sp, #12
   18cfc:	mov	r9, r0
   18d00:	mov	r8, r1
   18d04:	mov	r5, r2
   18d08:	bl	11b14 <strlen@plt>
   18d0c:	cmp	r0, #1
   18d10:	sub	r4, r0, #1
   18d14:	add	r4, r9, r4
   18d18:	ble	18d38 <strspn@plt+0x6fcc>
   18d1c:	ldr	r1, [pc, #364]	; 18e90 <strspn@plt+0x7124>
   18d20:	mov	r0, r9
   18d24:	mov	r2, #2
   18d28:	add	r1, pc, r1
   18d2c:	bl	1197c <memcmp@plt>
   18d30:	cmp	r0, #0
   18d34:	addeq	r9, r9, #2
   18d38:	mov	r0, r8
   18d3c:	mov	r1, #0
   18d40:	mov	r2, r5
   18d44:	bl	11bb0 <memset@plt>
   18d48:	cmp	r9, r4
   18d4c:	bhi	18e78 <strspn@plt+0x710c>
   18d50:	bl	11ab4 <__ctype_tolower_loc@plt>
   18d54:	mov	ip, #1
   18d58:	lsl	r2, r5, #3
   18d5c:	mov	r7, #2
   18d60:	mov	r1, ip
   18d64:	mov	r6, #3
   18d68:	mov	r5, #0
   18d6c:	ldr	sl, [r0]
   18d70:	str	sl, [sp]
   18d74:	ldrb	r0, [r4]
   18d78:	ldr	sl, [sp]
   18d7c:	sxtb	r3, r0
   18d80:	cmp	r3, #44	; 0x2c
   18d84:	ldrbeq	r0, [r4, #-1]
   18d88:	subeq	r4, r4, #1
   18d8c:	sxtbeq	r3, r0
   18d90:	sxtb	r0, r0
   18d94:	sub	r3, r3, #48	; 0x30
   18d98:	sxth	r0, r0
   18d9c:	cmp	r3, #9
   18da0:	ldr	r0, [sl, r0, lsl #2]
   18da4:	bls	18db8 <strspn@plt+0x704c>
   18da8:	sub	r3, r0, #97	; 0x61
   18dac:	cmp	r3, #5
   18db0:	bhi	18e84 <strspn@plt+0x7118>
   18db4:	sub	r3, r0, #87	; 0x57
   18db8:	sxtb	r0, r3
   18dbc:	cmn	r0, #1
   18dc0:	beq	18e7c <strspn@plt+0x7110>
   18dc4:	tst	r3, #1
   18dc8:	beq	18dec <strspn@plt+0x7080>
   18dcc:	cmp	r5, r2
   18dd0:	bcs	18dec <strspn@plt+0x7080>
   18dd4:	lsr	r0, r5, #5
   18dd8:	and	fp, r5, #31
   18ddc:	str	fp, [sp, #4]
   18de0:	ldr	sl, [r8, r0, lsl #2]
   18de4:	orr	sl, sl, r1, lsl fp
   18de8:	str	sl, [r8, r0, lsl #2]
   18dec:	tst	r3, #2
   18df0:	beq	18e14 <strspn@plt+0x70a8>
   18df4:	cmp	r2, ip
   18df8:	bls	18e14 <strspn@plt+0x70a8>
   18dfc:	lsr	r0, ip, #5
   18e00:	and	sl, ip, #31
   18e04:	str	sl, [sp, #4]
   18e08:	ldr	fp, [r8, r0, lsl #2]
   18e0c:	orr	fp, fp, r1, lsl sl
   18e10:	str	fp, [r8, r0, lsl #2]
   18e14:	tst	r3, #4
   18e18:	beq	18e3c <strspn@plt+0x70d0>
   18e1c:	cmp	r2, r7
   18e20:	bls	18e3c <strspn@plt+0x70d0>
   18e24:	lsr	r0, r7, #5
   18e28:	and	fp, r7, #31
   18e2c:	str	fp, [sp, #4]
   18e30:	ldr	sl, [r8, r0, lsl #2]
   18e34:	orr	sl, sl, r1, lsl fp
   18e38:	str	sl, [r8, r0, lsl #2]
   18e3c:	tst	r3, #8
   18e40:	beq	18e5c <strspn@plt+0x70f0>
   18e44:	cmp	r2, r6
   18e48:	lsrhi	r3, r6, #5
   18e4c:	andhi	r0, r6, #31
   18e50:	ldrhi	fp, [r8, r3, lsl #2]
   18e54:	orrhi	r0, fp, r1, lsl r0
   18e58:	strhi	r0, [r8, r3, lsl #2]
   18e5c:	sub	r4, r4, #1
   18e60:	add	r5, r5, #4
   18e64:	cmp	r9, r4
   18e68:	add	r6, r6, #4
   18e6c:	add	r7, r7, #4
   18e70:	add	ip, ip, #4
   18e74:	bls	18d74 <strspn@plt+0x7008>
   18e78:	mov	r0, #0
   18e7c:	add	sp, sp, #12
   18e80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e84:	mvn	r0, #0
   18e88:	add	sp, sp, #12
   18e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e90:	strdeq	r2, [r0], -r8
   18e94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18e98:	sub	sp, sp, #52	; 0x34
   18e9c:	ldr	lr, [pc, #540]	; 190c0 <strspn@plt+0x7354>
   18ea0:	mov	r5, r3
   18ea4:	ldr	ip, [pc, #536]	; 190c4 <strspn@plt+0x7358>
   18ea8:	mov	r4, r1
   18eac:	add	lr, pc, lr
   18eb0:	mov	r1, #0
   18eb4:	mov	r8, r0
   18eb8:	mov	r7, #1
   18ebc:	ldr	ip, [lr, ip]
   18ec0:	mov	r3, lr
   18ec4:	mov	r0, r4
   18ec8:	lsl	r6, r2, #3
   18ecc:	str	r1, [sp, #4]
   18ed0:	add	sl, sp, #31
   18ed4:	str	ip, [sp, #20]
   18ed8:	ldr	ip, [pc, #488]	; 190c8 <strspn@plt+0x735c>
   18edc:	add	ip, pc, ip
   18ee0:	str	ip, [sp, #8]
   18ee4:	add	ip, sp, #32
   18ee8:	str	ip, [sp, #16]
   18eec:	ldr	ip, [sp, #20]
   18ef0:	ldr	r3, [ip]
   18ef4:	str	r3, [sp, #44]	; 0x2c
   18ef8:	bl	11bb0 <memset@plt>
   18efc:	str	sl, [sp, #12]
   18f00:	mov	r0, r8
   18f04:	mov	r1, #44	; 0x2c
   18f08:	bl	188bc <strspn@plt+0x6b50>
   18f0c:	cmp	r8, #0
   18f10:	mov	fp, r0
   18f14:	beq	190a8 <strspn@plt+0x733c>
   18f18:	mov	r0, r8
   18f1c:	ldr	r1, [sp, #8]
   18f20:	add	r2, sp, #32
   18f24:	ldr	r3, [sp, #12]
   18f28:	bl	11ca0 <sscanf@plt>
   18f2c:	cmp	r0, #0
   18f30:	str	r0, [sp, #4]
   18f34:	ble	19064 <strspn@plt+0x72f8>
   18f38:	ldr	sl, [sp, #32]
   18f3c:	mov	r0, r8
   18f40:	mov	r1, #45	; 0x2d
   18f44:	str	r7, [sp, #40]	; 0x28
   18f48:	str	sl, [sp, #36]	; 0x24
   18f4c:	bl	188bc <strspn@plt+0x6b50>
   18f50:	mov	r1, #44	; 0x2c
   18f54:	mov	r9, r0
   18f58:	mov	r0, r8
   18f5c:	bl	188bc <strspn@plt+0x6b50>
   18f60:	cmp	r9, #0
   18f64:	mov	r8, r0
   18f68:	beq	18f88 <strspn@plt+0x721c>
   18f6c:	rsbs	ip, r0, #1
   18f70:	movcc	ip, #0
   18f74:	cmp	r9, r0
   18f78:	movcs	r2, ip
   18f7c:	orrcc	r2, ip, #1
   18f80:	cmp	r2, #0
   18f84:	bne	19004 <strspn@plt+0x7298>
   18f88:	mov	r1, sl
   18f8c:	mov	r3, sl
   18f90:	ldr	r0, [sp, #40]	; 0x28
   18f94:	b	18fc0 <strspn@plt+0x7254>
   18f98:	cmp	r6, r3
   18f9c:	bls	18fe4 <strspn@plt+0x7278>
   18fa0:	lsr	r2, r3, #5
   18fa4:	and	ip, r3, #31
   18fa8:	add	r3, r3, r0
   18fac:	ldr	r8, [r4, r2, lsl #2]
   18fb0:	cmp	r3, r1
   18fb4:	orr	ip, r8, r7, lsl ip
   18fb8:	str	ip, [r4, r2, lsl #2]
   18fbc:	bhi	18fdc <strspn@plt+0x7270>
   18fc0:	cmp	r5, #0
   18fc4:	bne	18f98 <strspn@plt+0x722c>
   18fc8:	cmp	r6, r3
   18fcc:	bhi	18fa0 <strspn@plt+0x7234>
   18fd0:	add	r3, r3, r0
   18fd4:	cmp	r3, r1
   18fd8:	bls	18fc0 <strspn@plt+0x7254>
   18fdc:	mov	r8, fp
   18fe0:	b	18f00 <strspn@plt+0x7194>
   18fe4:	mov	r0, #2
   18fe8:	ldr	ip, [sp, #20]
   18fec:	ldr	r2, [sp, #44]	; 0x2c
   18ff0:	ldr	r3, [ip]
   18ff4:	cmp	r2, r3
   18ff8:	bne	190bc <strspn@plt+0x7350>
   18ffc:	add	sp, sp, #52	; 0x34
   19000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19004:	mov	r0, r9
   19008:	ldr	r1, [sp, #8]
   1900c:	add	r2, sp, #36	; 0x24
   19010:	ldr	r3, [sp, #12]
   19014:	str	ip, [sp]
   19018:	bl	11ca0 <sscanf@plt>
   1901c:	cmp	r0, #0
   19020:	str	r0, [sp, #4]
   19024:	ble	19064 <strspn@plt+0x72f8>
   19028:	mov	r0, r9
   1902c:	mov	r1, #58	; 0x3a
   19030:	bl	188bc <strspn@plt+0x6b50>
   19034:	ldr	ip, [sp]
   19038:	subs	r3, r0, #0
   1903c:	beq	19054 <strspn@plt+0x72e8>
   19040:	cmp	r8, r3
   19044:	movls	r3, ip
   19048:	orrhi	r3, ip, #1
   1904c:	cmp	r3, #0
   19050:	bne	1906c <strspn@plt+0x7300>
   19054:	ldr	r1, [sp, #36]	; 0x24
   19058:	ldr	r3, [sp, #32]
   1905c:	cmp	r3, r1
   19060:	bls	18f90 <strspn@plt+0x7224>
   19064:	mov	r0, #1
   19068:	b	18fe8 <strspn@plt+0x727c>
   1906c:	ldr	r1, [sp, #8]
   19070:	add	r2, sp, #40	; 0x28
   19074:	ldr	r3, [sp, #12]
   19078:	bl	11ca0 <sscanf@plt>
   1907c:	cmp	r0, #0
   19080:	str	r0, [sp, #4]
   19084:	ble	19064 <strspn@plt+0x72f8>
   19088:	ldr	r3, [sp, #40]	; 0x28
   1908c:	cmp	r3, #0
   19090:	beq	19064 <strspn@plt+0x72f8>
   19094:	ldr	r1, [sp, #36]	; 0x24
   19098:	ldr	r3, [sp, #32]
   1909c:	cmp	r3, r1
   190a0:	bls	18f90 <strspn@plt+0x7224>
   190a4:	b	19064 <strspn@plt+0x72f8>
   190a8:	ldr	r3, [sp, #4]
   190ac:	subs	r3, r3, #2
   190b0:	rsbs	r0, r3, #0
   190b4:	adcs	r0, r0, r3
   190b8:	b	18fe8 <strspn@plt+0x727c>
   190bc:	bl	11994 <__stack_chk_fail@plt>
   190c0:	andeq	r3, r1, ip, asr #2
   190c4:			; <UNDEFINED> instruction: 0x000001bc
   190c8:	andeq	r2, r0, r8, asr #24
   190cc:	ldr	ip, [sp]
   190d0:	mov	r1, r0
   190d4:	mov	r0, #3
   190d8:	cmp	ip, #0
   190dc:	movne	ip, #256	; 0x100
   190e0:	moveq	ip, #0
   190e4:	str	ip, [sp]
   190e8:	b	119dc <__fxstatat64@plt>
   190ec:	mov	r1, r2
   190f0:	mov	r2, r3
   190f4:	b	11934 <__openat64_2@plt>
   190f8:	push	{r4, lr}
   190fc:	ldr	r4, [sp, #8]
   19100:	bl	190ec <strspn@plt+0x7380>
   19104:	cmp	r0, #0
   19108:	blt	19118 <strspn@plt+0x73ac>
   1910c:	mov	r1, r4
   19110:	pop	{r4, lr}
   19114:	b	11868 <fdopen@plt>
   19118:	mov	r0, #0
   1911c:	pop	{r4, pc}
   19120:	mov	r1, r2
   19124:	mov	r2, r3
   19128:	ldr	r3, [sp]
   1912c:	b	11a84 <readlinkat@plt>
   19130:	eor	r1, r1, #-2147483648	; 0x80000000
   19134:	b	1913c <strspn@plt+0x73d0>
   19138:	eor	r3, r3, #-2147483648	; 0x80000000
   1913c:	push	{r4, r5, lr}
   19140:	lsl	r4, r1, #1
   19144:	lsl	r5, r3, #1
   19148:	teq	r4, r5
   1914c:	teqeq	r0, r2
   19150:	orrsne	ip, r4, r0
   19154:	orrsne	ip, r5, r2
   19158:	mvnsne	ip, r4, asr #21
   1915c:	mvnsne	ip, r5, asr #21
   19160:	beq	1934c <strspn@plt+0x75e0>
   19164:	lsr	r4, r4, #21
   19168:	rsbs	r5, r4, r5, lsr #21
   1916c:	rsblt	r5, r5, #0
   19170:	ble	19190 <strspn@plt+0x7424>
   19174:	add	r4, r4, r5
   19178:	eor	r2, r0, r2
   1917c:	eor	r3, r1, r3
   19180:	eor	r0, r2, r0
   19184:	eor	r1, r3, r1
   19188:	eor	r2, r0, r2
   1918c:	eor	r3, r1, r3
   19190:	cmp	r5, #54	; 0x36
   19194:	pophi	{r4, r5, pc}
   19198:	tst	r1, #-2147483648	; 0x80000000
   1919c:	lsl	r1, r1, #12
   191a0:	mov	ip, #1048576	; 0x100000
   191a4:	orr	r1, ip, r1, lsr #12
   191a8:	beq	191b4 <strspn@plt+0x7448>
   191ac:	rsbs	r0, r0, #0
   191b0:	rsc	r1, r1, #0
   191b4:	tst	r3, #-2147483648	; 0x80000000
   191b8:	lsl	r3, r3, #12
   191bc:	orr	r3, ip, r3, lsr #12
   191c0:	beq	191cc <strspn@plt+0x7460>
   191c4:	rsbs	r2, r2, #0
   191c8:	rsc	r3, r3, #0
   191cc:	teq	r4, r5
   191d0:	beq	19334 <strspn@plt+0x75c8>
   191d4:	sub	r4, r4, #1
   191d8:	rsbs	lr, r5, #32
   191dc:	blt	191f8 <strspn@plt+0x748c>
   191e0:	lsl	ip, r2, lr
   191e4:	adds	r0, r0, r2, lsr r5
   191e8:	adc	r1, r1, #0
   191ec:	adds	r0, r0, r3, lsl lr
   191f0:	adcs	r1, r1, r3, asr r5
   191f4:	b	19214 <strspn@plt+0x74a8>
   191f8:	sub	r5, r5, #32
   191fc:	add	lr, lr, #32
   19200:	cmp	r2, #1
   19204:	lsl	ip, r3, lr
   19208:	orrcs	ip, ip, #2
   1920c:	adds	r0, r0, r3, asr r5
   19210:	adcs	r1, r1, r3, asr #31
   19214:	and	r5, r1, #-2147483648	; 0x80000000
   19218:	bpl	19228 <strspn@plt+0x74bc>
   1921c:	rsbs	ip, ip, #0
   19220:	rscs	r0, r0, #0
   19224:	rsc	r1, r1, #0
   19228:	cmp	r1, #1048576	; 0x100000
   1922c:	bcc	1926c <strspn@plt+0x7500>
   19230:	cmp	r1, #2097152	; 0x200000
   19234:	bcc	19254 <strspn@plt+0x74e8>
   19238:	lsrs	r1, r1, #1
   1923c:	rrxs	r0, r0
   19240:	rrx	ip, ip
   19244:	add	r4, r4, #1
   19248:	lsl	r2, r4, #21
   1924c:	cmn	r2, #4194304	; 0x400000
   19250:	bcs	193ac <strspn@plt+0x7640>
   19254:	cmp	ip, #-2147483648	; 0x80000000
   19258:	lsrseq	ip, r0, #1
   1925c:	adcs	r0, r0, #0
   19260:	adc	r1, r1, r4, lsl #20
   19264:	orr	r1, r1, r5
   19268:	pop	{r4, r5, pc}
   1926c:	lsls	ip, ip, #1
   19270:	adcs	r0, r0, r0
   19274:	adc	r1, r1, r1
   19278:	tst	r1, #1048576	; 0x100000
   1927c:	sub	r4, r4, #1
   19280:	bne	19254 <strspn@plt+0x74e8>
   19284:	teq	r1, #0
   19288:	moveq	r1, r0
   1928c:	moveq	r0, #0
   19290:	clz	r3, r1
   19294:	addeq	r3, r3, #32
   19298:	sub	r3, r3, #11
   1929c:	subs	r2, r3, #32
   192a0:	bge	192c4 <strspn@plt+0x7558>
   192a4:	adds	r2, r2, #12
   192a8:	ble	192c0 <strspn@plt+0x7554>
   192ac:	add	ip, r2, #20
   192b0:	rsb	r2, r2, #12
   192b4:	lsl	r0, r1, ip
   192b8:	lsr	r1, r1, r2
   192bc:	b	192d4 <strspn@plt+0x7568>
   192c0:	add	r2, r2, #20
   192c4:	rsble	ip, r2, #32
   192c8:	lsl	r1, r1, r2
   192cc:	orrle	r1, r1, r0, lsr ip
   192d0:	lslle	r0, r0, r2
   192d4:	subs	r4, r4, r3
   192d8:	addge	r1, r1, r4, lsl #20
   192dc:	orrge	r1, r1, r5
   192e0:	popge	{r4, r5, pc}
   192e4:	mvn	r4, r4
   192e8:	subs	r4, r4, #31
   192ec:	bge	19328 <strspn@plt+0x75bc>
   192f0:	adds	r4, r4, #12
   192f4:	bgt	19310 <strspn@plt+0x75a4>
   192f8:	add	r4, r4, #20
   192fc:	rsb	r2, r4, #32
   19300:	lsr	r0, r0, r4
   19304:	orr	r0, r0, r1, lsl r2
   19308:	orr	r1, r5, r1, lsr r4
   1930c:	pop	{r4, r5, pc}
   19310:	rsb	r4, r4, #12
   19314:	rsb	r2, r4, #32
   19318:	lsr	r0, r0, r2
   1931c:	orr	r0, r0, r1, lsl r4
   19320:	mov	r1, r5
   19324:	pop	{r4, r5, pc}
   19328:	lsr	r0, r1, r4
   1932c:	mov	r1, r5
   19330:	pop	{r4, r5, pc}
   19334:	teq	r4, #0
   19338:	eor	r3, r3, #1048576	; 0x100000
   1933c:	eoreq	r1, r1, #1048576	; 0x100000
   19340:	addeq	r4, r4, #1
   19344:	subne	r5, r5, #1
   19348:	b	191d4 <strspn@plt+0x7468>
   1934c:	mvns	ip, r4, asr #21
   19350:	mvnsne	ip, r5, asr #21
   19354:	beq	193bc <strspn@plt+0x7650>
   19358:	teq	r4, r5
   1935c:	teqeq	r0, r2
   19360:	beq	19374 <strspn@plt+0x7608>
   19364:	orrs	ip, r4, r0
   19368:	moveq	r1, r3
   1936c:	moveq	r0, r2
   19370:	pop	{r4, r5, pc}
   19374:	teq	r1, r3
   19378:	movne	r1, #0
   1937c:	movne	r0, #0
   19380:	popne	{r4, r5, pc}
   19384:	lsrs	ip, r4, #21
   19388:	bne	1939c <strspn@plt+0x7630>
   1938c:	lsls	r0, r0, #1
   19390:	adcs	r1, r1, r1
   19394:	orrcs	r1, r1, #-2147483648	; 0x80000000
   19398:	pop	{r4, r5, pc}
   1939c:	adds	r4, r4, #4194304	; 0x400000
   193a0:	addcc	r1, r1, #1048576	; 0x100000
   193a4:	popcc	{r4, r5, pc}
   193a8:	and	r5, r1, #-2147483648	; 0x80000000
   193ac:	orr	r1, r5, #2130706432	; 0x7f000000
   193b0:	orr	r1, r1, #15728640	; 0xf00000
   193b4:	mov	r0, #0
   193b8:	pop	{r4, r5, pc}
   193bc:	mvns	ip, r4, asr #21
   193c0:	movne	r1, r3
   193c4:	movne	r0, r2
   193c8:	mvnseq	ip, r5, asr #21
   193cc:	movne	r3, r1
   193d0:	movne	r2, r0
   193d4:	orrs	r4, r0, r1, lsl #12
   193d8:	orrseq	r5, r2, r3, lsl #12
   193dc:	teqeq	r1, r3
   193e0:	orrne	r1, r1, #524288	; 0x80000
   193e4:	pop	{r4, r5, pc}
   193e8:	teq	r0, #0
   193ec:	moveq	r1, #0
   193f0:	bxeq	lr
   193f4:	push	{r4, r5, lr}
   193f8:	mov	r4, #1024	; 0x400
   193fc:	add	r4, r4, #50	; 0x32
   19400:	mov	r5, #0
   19404:	mov	r1, #0
   19408:	b	19284 <strspn@plt+0x7518>
   1940c:	teq	r0, #0
   19410:	moveq	r1, #0
   19414:	bxeq	lr
   19418:	push	{r4, r5, lr}
   1941c:	mov	r4, #1024	; 0x400
   19420:	add	r4, r4, #50	; 0x32
   19424:	ands	r5, r0, #-2147483648	; 0x80000000
   19428:	rsbmi	r0, r0, #0
   1942c:	mov	r1, #0
   19430:	b	19284 <strspn@plt+0x7518>
   19434:	lsls	r2, r0, #1
   19438:	asr	r1, r2, #3
   1943c:	rrx	r1, r1
   19440:	lsl	r0, r2, #28
   19444:	andsne	r3, r2, #-16777216	; 0xff000000
   19448:	teqne	r3, #-16777216	; 0xff000000
   1944c:	eorne	r1, r1, #939524096	; 0x38000000
   19450:	bxne	lr
   19454:	teq	r2, #0
   19458:	teqne	r3, #-16777216	; 0xff000000
   1945c:	bxeq	lr
   19460:	push	{r4, r5, lr}
   19464:	mov	r4, #896	; 0x380
   19468:	and	r5, r1, #-2147483648	; 0x80000000
   1946c:	bic	r1, r1, #-2147483648	; 0x80000000
   19470:	b	19284 <strspn@plt+0x7518>
   19474:	orrs	r2, r0, r1
   19478:	bxeq	lr
   1947c:	push	{r4, r5, lr}
   19480:	mov	r5, #0
   19484:	b	194a4 <strspn@plt+0x7738>
   19488:	orrs	r2, r0, r1
   1948c:	bxeq	lr
   19490:	push	{r4, r5, lr}
   19494:	ands	r5, r1, #-2147483648	; 0x80000000
   19498:	bpl	194a4 <strspn@plt+0x7738>
   1949c:	rsbs	r0, r0, #0
   194a0:	rsc	r1, r1, #0
   194a4:	mov	r4, #1024	; 0x400
   194a8:	add	r4, r4, #50	; 0x32
   194ac:	lsrs	ip, r1, #22
   194b0:	beq	19228 <strspn@plt+0x74bc>
   194b4:	mov	r2, #3
   194b8:	lsrs	ip, ip, #3
   194bc:	addne	r2, r2, #3
   194c0:	lsrs	ip, ip, #3
   194c4:	addne	r2, r2, #3
   194c8:	add	r2, r2, ip, lsr #3
   194cc:	rsb	r3, r2, #32
   194d0:	lsl	ip, r0, r3
   194d4:	lsr	r0, r0, r2
   194d8:	orr	r0, r0, r1, lsl r3
   194dc:	lsr	r1, r1, r2
   194e0:	add	r4, r4, r2
   194e4:	b	19228 <strspn@plt+0x74bc>
   194e8:	cmp	r3, #0
   194ec:	cmpeq	r2, #0
   194f0:	bne	19508 <strspn@plt+0x779c>
   194f4:	cmp	r1, #0
   194f8:	cmpeq	r0, #0
   194fc:	mvnne	r1, #0
   19500:	mvnne	r0, #0
   19504:	b	19524 <strspn@plt+0x77b8>
   19508:	sub	sp, sp, #8
   1950c:	push	{sp, lr}
   19510:	bl	19570 <strspn@plt+0x7804>
   19514:	ldr	lr, [sp, #4]
   19518:	add	sp, sp, #8
   1951c:	pop	{r2, r3}
   19520:	bx	lr
   19524:	push	{r1, lr}
   19528:	mov	r0, #8
   1952c:	bl	11880 <raise@plt>
   19530:	pop	{r1, pc}
   19534:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19538:	mov	r8, r2
   1953c:	mov	r6, r0
   19540:	mov	r7, r1
   19544:	mov	sl, r3
   19548:	ldr	r9, [sp, #32]
   1954c:	bl	195ac <strspn@plt+0x7840>
   19550:	umull	r4, r5, r8, r0
   19554:	mul	r8, r8, r1
   19558:	mla	r2, r0, sl, r8
   1955c:	add	r5, r2, r5
   19560:	subs	r4, r6, r4
   19564:	sbc	r5, r7, r5
   19568:	strd	r4, [r9]
   1956c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19570:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   19574:	mov	r8, r2
   19578:	mov	r6, r0
   1957c:	mov	r7, r1
   19580:	mov	r5, r3
   19584:	ldr	r9, [sp, #32]
   19588:	bl	19a38 <strspn@plt+0x7ccc>
   1958c:	mul	r3, r0, r5
   19590:	umull	r4, r5, r0, r8
   19594:	mla	r8, r8, r1, r3
   19598:	add	r5, r8, r5
   1959c:	subs	r4, r6, r4
   195a0:	sbc	r5, r7, r5
   195a4:	strd	r4, [r9]
   195a8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   195ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   195b0:	rsbs	r4, r0, #0
   195b4:	rsc	r5, r1, #0
   195b8:	cmp	r1, #0
   195bc:	mvn	r6, #0
   195c0:	sub	sp, sp, #12
   195c4:	movge	r4, r0
   195c8:	movge	r5, r1
   195cc:	movge	r6, #0
   195d0:	cmp	r3, #0
   195d4:	blt	1980c <strspn@plt+0x7aa0>
   195d8:	cmp	r3, #0
   195dc:	mov	sl, r4
   195e0:	mov	ip, r5
   195e4:	mov	r0, r2
   195e8:	mov	r1, r3
   195ec:	mov	r8, r2
   195f0:	mov	r7, r4
   195f4:	mov	r9, r5
   195f8:	bne	196f0 <strspn@plt+0x7984>
   195fc:	cmp	r2, r5
   19600:	bls	1972c <strspn@plt+0x79c0>
   19604:	clz	r3, r2
   19608:	cmp	r3, #0
   1960c:	rsbne	r2, r3, #32
   19610:	lslne	r8, r0, r3
   19614:	lsrne	r2, r4, r2
   19618:	lslne	r7, r4, r3
   1961c:	orrne	r9, r2, r5, lsl r3
   19620:	lsr	r4, r8, #16
   19624:	uxth	sl, r8
   19628:	mov	r1, r4
   1962c:	mov	r0, r9
   19630:	bl	19e68 <strspn@plt+0x80fc>
   19634:	mov	r1, r4
   19638:	mov	fp, r0
   1963c:	mov	r0, r9
   19640:	bl	1a054 <strspn@plt+0x82e8>
   19644:	mul	r0, sl, fp
   19648:	lsr	r2, r7, #16
   1964c:	orr	r1, r2, r1, lsl #16
   19650:	cmp	r0, r1
   19654:	bls	19678 <strspn@plt+0x790c>
   19658:	adds	r1, r1, r8
   1965c:	sub	r3, fp, #1
   19660:	bcs	19674 <strspn@plt+0x7908>
   19664:	cmp	r0, r1
   19668:	subhi	fp, fp, #2
   1966c:	addhi	r1, r1, r8
   19670:	bhi	19678 <strspn@plt+0x790c>
   19674:	mov	fp, r3
   19678:	rsb	r9, r0, r1
   1967c:	mov	r1, r4
   19680:	uxth	r7, r7
   19684:	mov	r0, r9
   19688:	bl	19e68 <strspn@plt+0x80fc>
   1968c:	mov	r1, r4
   19690:	mov	r5, r0
   19694:	mov	r0, r9
   19698:	bl	1a054 <strspn@plt+0x82e8>
   1969c:	mul	sl, sl, r5
   196a0:	orr	r1, r7, r1, lsl #16
   196a4:	cmp	sl, r1
   196a8:	bls	196c8 <strspn@plt+0x795c>
   196ac:	adds	r8, r1, r8
   196b0:	sub	r3, r5, #1
   196b4:	bcs	196c4 <strspn@plt+0x7958>
   196b8:	cmp	sl, r8
   196bc:	subhi	r5, r5, #2
   196c0:	bhi	196c8 <strspn@plt+0x795c>
   196c4:	mov	r5, r3
   196c8:	orr	r3, r5, fp, lsl #16
   196cc:	mov	r4, #0
   196d0:	cmp	r6, #0
   196d4:	mov	r0, r3
   196d8:	mov	r1, r4
   196dc:	beq	196e8 <strspn@plt+0x797c>
   196e0:	rsbs	r0, r0, #0
   196e4:	rsc	r1, r1, #0
   196e8:	add	sp, sp, #12
   196ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   196f0:	cmp	r3, r5
   196f4:	movhi	r4, #0
   196f8:	movhi	r3, r4
   196fc:	bhi	196d0 <strspn@plt+0x7964>
   19700:	clz	r5, r1
   19704:	cmp	r5, #0
   19708:	bne	198f8 <strspn@plt+0x7b8c>
   1970c:	cmp	r1, ip
   19710:	cmpcs	r2, sl
   19714:	movhi	r4, #0
   19718:	movls	r4, #1
   1971c:	movls	r3, #1
   19720:	movls	r4, r5
   19724:	movhi	r3, r4
   19728:	b	196d0 <strspn@plt+0x7964>
   1972c:	cmp	r2, #0
   19730:	bne	19744 <strspn@plt+0x79d8>
   19734:	mov	r1, r2
   19738:	mov	r0, #1
   1973c:	bl	19e68 <strspn@plt+0x80fc>
   19740:	mov	r8, r0
   19744:	clz	r3, r8
   19748:	cmp	r3, #0
   1974c:	bne	1981c <strspn@plt+0x7ab0>
   19750:	rsb	r9, r8, r9
   19754:	lsr	r5, r8, #16
   19758:	uxth	sl, r8
   1975c:	mov	r4, #1
   19760:	mov	r1, r5
   19764:	mov	r0, r9
   19768:	bl	19e68 <strspn@plt+0x80fc>
   1976c:	mov	r1, r5
   19770:	mov	fp, r0
   19774:	mov	r0, r9
   19778:	bl	1a054 <strspn@plt+0x82e8>
   1977c:	mul	r0, sl, fp
   19780:	lsr	r2, r7, #16
   19784:	orr	r1, r2, r1, lsl #16
   19788:	cmp	r0, r1
   1978c:	bls	197ac <strspn@plt+0x7a40>
   19790:	adds	r1, r1, r8
   19794:	sub	r3, fp, #1
   19798:	bcs	19a18 <strspn@plt+0x7cac>
   1979c:	cmp	r0, r1
   197a0:	subhi	fp, fp, #2
   197a4:	addhi	r1, r1, r8
   197a8:	bls	19a18 <strspn@plt+0x7cac>
   197ac:	rsb	r2, r0, r1
   197b0:	mov	r1, r5
   197b4:	str	r2, [sp]
   197b8:	uxth	r7, r7
   197bc:	mov	r0, r2
   197c0:	bl	19e68 <strspn@plt+0x80fc>
   197c4:	ldr	r2, [sp]
   197c8:	mov	r1, r5
   197cc:	mov	r9, r0
   197d0:	mov	r0, r2
   197d4:	bl	1a054 <strspn@plt+0x82e8>
   197d8:	mul	sl, sl, r9
   197dc:	orr	r1, r7, r1, lsl #16
   197e0:	cmp	sl, r1
   197e4:	bls	19804 <strspn@plt+0x7a98>
   197e8:	adds	r8, r1, r8
   197ec:	sub	r3, r9, #1
   197f0:	bcs	19800 <strspn@plt+0x7a94>
   197f4:	cmp	sl, r8
   197f8:	subhi	r9, r9, #2
   197fc:	bhi	19804 <strspn@plt+0x7a98>
   19800:	mov	r9, r3
   19804:	orr	r3, r9, fp, lsl #16
   19808:	b	196d0 <strspn@plt+0x7964>
   1980c:	mvn	r6, r6
   19810:	rsbs	r2, r2, #0
   19814:	rsc	r3, r3, #0
   19818:	b	195d8 <strspn@plt+0x786c>
   1981c:	lsl	r8, r8, r3
   19820:	rsb	fp, r3, #32
   19824:	lsr	r4, r9, fp
   19828:	lsr	fp, r7, fp
   1982c:	lsr	r5, r8, #16
   19830:	orr	fp, fp, r9, lsl r3
   19834:	mov	r0, r4
   19838:	lsl	r7, r7, r3
   1983c:	mov	r1, r5
   19840:	uxth	sl, r8
   19844:	bl	19e68 <strspn@plt+0x80fc>
   19848:	mov	r1, r5
   1984c:	mov	r3, r0
   19850:	mov	r0, r4
   19854:	str	r3, [sp]
   19858:	bl	1a054 <strspn@plt+0x82e8>
   1985c:	ldr	r3, [sp]
   19860:	lsr	r2, fp, #16
   19864:	mul	r0, sl, r3
   19868:	orr	r1, r2, r1, lsl #16
   1986c:	cmp	r0, r1
   19870:	bls	19890 <strspn@plt+0x7b24>
   19874:	adds	r1, r1, r8
   19878:	sub	r2, r3, #1
   1987c:	bcs	19a30 <strspn@plt+0x7cc4>
   19880:	cmp	r0, r1
   19884:	subhi	r3, r3, #2
   19888:	addhi	r1, r1, r8
   1988c:	bls	19a30 <strspn@plt+0x7cc4>
   19890:	rsb	r9, r0, r1
   19894:	mov	r1, r5
   19898:	str	r3, [sp]
   1989c:	uxth	fp, fp
   198a0:	mov	r0, r9
   198a4:	bl	19e68 <strspn@plt+0x80fc>
   198a8:	mov	r1, r5
   198ac:	mov	r4, r0
   198b0:	mov	r0, r9
   198b4:	bl	1a054 <strspn@plt+0x82e8>
   198b8:	mul	r9, sl, r4
   198bc:	ldr	r3, [sp]
   198c0:	orr	r1, fp, r1, lsl #16
   198c4:	cmp	r9, r1
   198c8:	bls	198ec <strspn@plt+0x7b80>
   198cc:	adds	r1, r1, r8
   198d0:	sub	r2, r4, #1
   198d4:	bcs	198e8 <strspn@plt+0x7b7c>
   198d8:	cmp	r9, r1
   198dc:	subhi	r4, r4, #2
   198e0:	addhi	r1, r1, r8
   198e4:	bhi	198ec <strspn@plt+0x7b80>
   198e8:	mov	r4, r2
   198ec:	rsb	r9, r9, r1
   198f0:	orr	r4, r4, r3, lsl #16
   198f4:	b	19760 <strspn@plt+0x79f4>
   198f8:	rsb	sl, r5, #32
   198fc:	lsl	r3, r2, r5
   19900:	lsr	r0, r2, sl
   19904:	lsr	r2, ip, sl
   19908:	orr	r4, r0, r1, lsl r5
   1990c:	lsr	sl, r7, sl
   19910:	mov	r0, r2
   19914:	orr	sl, sl, ip, lsl r5
   19918:	lsr	r9, r4, #16
   1991c:	str	r3, [sp, #4]
   19920:	str	r2, [sp]
   19924:	uxth	fp, r4
   19928:	mov	r1, r9
   1992c:	bl	19e68 <strspn@plt+0x80fc>
   19930:	ldr	r2, [sp]
   19934:	mov	r1, r9
   19938:	mov	r8, r0
   1993c:	mov	r0, r2
   19940:	bl	1a054 <strspn@plt+0x82e8>
   19944:	mul	r0, fp, r8
   19948:	lsr	r2, sl, #16
   1994c:	orr	r1, r2, r1, lsl #16
   19950:	cmp	r0, r1
   19954:	bls	19974 <strspn@plt+0x7c08>
   19958:	adds	r1, r1, r4
   1995c:	sub	r2, r8, #1
   19960:	bcs	19a28 <strspn@plt+0x7cbc>
   19964:	cmp	r0, r1
   19968:	subhi	r8, r8, #2
   1996c:	addhi	r1, r1, r4
   19970:	bls	19a28 <strspn@plt+0x7cbc>
   19974:	rsb	ip, r0, r1
   19978:	mov	r1, r9
   1997c:	str	ip, [sp]
   19980:	mov	r0, ip
   19984:	bl	19e68 <strspn@plt+0x80fc>
   19988:	ldr	ip, [sp]
   1998c:	mov	r1, r9
   19990:	mov	r2, r0
   19994:	mov	r0, ip
   19998:	str	r2, [sp]
   1999c:	bl	1a054 <strspn@plt+0x82e8>
   199a0:	ldr	r2, [sp]
   199a4:	uxth	ip, sl
   199a8:	mul	fp, fp, r2
   199ac:	orr	ip, ip, r1, lsl #16
   199b0:	cmp	fp, ip
   199b4:	bls	199d4 <strspn@plt+0x7c68>
   199b8:	adds	ip, ip, r4
   199bc:	sub	r1, r2, #1
   199c0:	bcs	19a20 <strspn@plt+0x7cb4>
   199c4:	cmp	fp, ip
   199c8:	subhi	r2, r2, #2
   199cc:	addhi	ip, ip, r4
   199d0:	bls	19a20 <strspn@plt+0x7cb4>
   199d4:	ldr	r0, [sp, #4]
   199d8:	orr	r1, r2, r8, lsl #16
   199dc:	rsb	fp, fp, ip
   199e0:	umull	r2, r3, r1, r0
   199e4:	cmp	fp, r3
   199e8:	bcc	19a0c <strspn@plt+0x7ca0>
   199ec:	movne	r4, #0
   199f0:	moveq	r4, #1
   199f4:	cmp	r2, r7, lsl r5
   199f8:	movls	r4, #0
   199fc:	andhi	r4, r4, #1
   19a00:	cmp	r4, #0
   19a04:	moveq	r3, r1
   19a08:	beq	196d0 <strspn@plt+0x7964>
   19a0c:	sub	r3, r1, #1
   19a10:	mov	r4, #0
   19a14:	b	196d0 <strspn@plt+0x7964>
   19a18:	mov	fp, r3
   19a1c:	b	197ac <strspn@plt+0x7a40>
   19a20:	mov	r2, r1
   19a24:	b	199d4 <strspn@plt+0x7c68>
   19a28:	mov	r8, r2
   19a2c:	b	19974 <strspn@plt+0x7c08>
   19a30:	mov	r3, r2
   19a34:	b	19890 <strspn@plt+0x7b24>
   19a38:	cmp	r3, #0
   19a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a40:	mov	r6, r0
   19a44:	sub	sp, sp, #12
   19a48:	mov	r5, r1
   19a4c:	mov	r7, r0
   19a50:	mov	r4, r2
   19a54:	mov	r8, r1
   19a58:	bne	19b38 <strspn@plt+0x7dcc>
   19a5c:	cmp	r2, r1
   19a60:	bls	19b74 <strspn@plt+0x7e08>
   19a64:	clz	r3, r2
   19a68:	cmp	r3, #0
   19a6c:	rsbne	r8, r3, #32
   19a70:	lslne	r4, r2, r3
   19a74:	lsrne	r8, r0, r8
   19a78:	lslne	r7, r0, r3
   19a7c:	orrne	r8, r8, r1, lsl r3
   19a80:	lsr	r5, r4, #16
   19a84:	uxth	sl, r4
   19a88:	mov	r1, r5
   19a8c:	mov	r0, r8
   19a90:	bl	19e68 <strspn@plt+0x80fc>
   19a94:	mov	r1, r5
   19a98:	mov	r9, r0
   19a9c:	mov	r0, r8
   19aa0:	bl	1a054 <strspn@plt+0x82e8>
   19aa4:	mul	r0, sl, r9
   19aa8:	lsr	r3, r7, #16
   19aac:	orr	r1, r3, r1, lsl #16
   19ab0:	cmp	r0, r1
   19ab4:	bls	19ad8 <strspn@plt+0x7d6c>
   19ab8:	adds	r1, r1, r4
   19abc:	sub	r2, r9, #1
   19ac0:	bcs	19ad4 <strspn@plt+0x7d68>
   19ac4:	cmp	r0, r1
   19ac8:	subhi	r9, r9, #2
   19acc:	addhi	r1, r1, r4
   19ad0:	bhi	19ad8 <strspn@plt+0x7d6c>
   19ad4:	mov	r9, r2
   19ad8:	rsb	r8, r0, r1
   19adc:	mov	r1, r5
   19ae0:	uxth	r7, r7
   19ae4:	mov	r0, r8
   19ae8:	bl	19e68 <strspn@plt+0x80fc>
   19aec:	mov	r1, r5
   19af0:	mov	r6, r0
   19af4:	mov	r0, r8
   19af8:	bl	1a054 <strspn@plt+0x82e8>
   19afc:	mul	sl, sl, r6
   19b00:	orr	r1, r7, r1, lsl #16
   19b04:	cmp	sl, r1
   19b08:	bls	19b24 <strspn@plt+0x7db8>
   19b0c:	adds	r4, r1, r4
   19b10:	sub	r3, r6, #1
   19b14:	bcs	19e20 <strspn@plt+0x80b4>
   19b18:	cmp	sl, r4
   19b1c:	subhi	r6, r6, #2
   19b20:	bls	19e20 <strspn@plt+0x80b4>
   19b24:	orr	r0, r6, r9, lsl #16
   19b28:	mov	r6, #0
   19b2c:	mov	r1, r6
   19b30:	add	sp, sp, #12
   19b34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b38:	cmp	r3, r1
   19b3c:	movhi	r6, #0
   19b40:	movhi	r0, r6
   19b44:	bhi	19b2c <strspn@plt+0x7dc0>
   19b48:	clz	r7, r3
   19b4c:	cmp	r7, #0
   19b50:	bne	19c50 <strspn@plt+0x7ee4>
   19b54:	cmp	r3, r1
   19b58:	cmpcs	r2, r6
   19b5c:	movhi	r6, #0
   19b60:	movls	r6, #1
   19b64:	movls	r0, #1
   19b68:	movls	r6, r7
   19b6c:	movhi	r0, r6
   19b70:	b	19b2c <strspn@plt+0x7dc0>
   19b74:	cmp	r2, #0
   19b78:	bne	19b8c <strspn@plt+0x7e20>
   19b7c:	mov	r1, r2
   19b80:	mov	r0, #1
   19b84:	bl	19e68 <strspn@plt+0x80fc>
   19b88:	mov	r4, r0
   19b8c:	clz	r3, r4
   19b90:	cmp	r3, #0
   19b94:	bne	19d4c <strspn@plt+0x7fe0>
   19b98:	rsb	r5, r4, r5
   19b9c:	lsr	r8, r4, #16
   19ba0:	uxth	sl, r4
   19ba4:	mov	r6, #1
   19ba8:	mov	r1, r8
   19bac:	mov	r0, r5
   19bb0:	bl	19e68 <strspn@plt+0x80fc>
   19bb4:	mov	r1, r8
   19bb8:	mov	r9, r0
   19bbc:	mov	r0, r5
   19bc0:	bl	1a054 <strspn@plt+0x82e8>
   19bc4:	mul	r0, sl, r9
   19bc8:	lsr	r3, r7, #16
   19bcc:	orr	r1, r3, r1, lsl #16
   19bd0:	cmp	r0, r1
   19bd4:	bls	19bf4 <strspn@plt+0x7e88>
   19bd8:	adds	r1, r1, r4
   19bdc:	sub	r2, r9, #1
   19be0:	bcs	19e28 <strspn@plt+0x80bc>
   19be4:	cmp	r0, r1
   19be8:	subhi	r9, r9, #2
   19bec:	addhi	r1, r1, r4
   19bf0:	bls	19e28 <strspn@plt+0x80bc>
   19bf4:	rsb	fp, r0, r1
   19bf8:	mov	r1, r8
   19bfc:	uxth	r7, r7
   19c00:	mov	r0, fp
   19c04:	bl	19e68 <strspn@plt+0x80fc>
   19c08:	mov	r1, r8
   19c0c:	mov	r5, r0
   19c10:	mov	r0, fp
   19c14:	bl	1a054 <strspn@plt+0x82e8>
   19c18:	mul	sl, sl, r5
   19c1c:	orr	r1, r7, r1, lsl #16
   19c20:	cmp	sl, r1
   19c24:	bls	19c40 <strspn@plt+0x7ed4>
   19c28:	adds	r4, r1, r4
   19c2c:	sub	r3, r5, #1
   19c30:	bcs	19e30 <strspn@plt+0x80c4>
   19c34:	cmp	sl, r4
   19c38:	subhi	r5, r5, #2
   19c3c:	bls	19e30 <strspn@plt+0x80c4>
   19c40:	orr	r0, r5, r9, lsl #16
   19c44:	mov	r1, r6
   19c48:	add	sp, sp, #12
   19c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c50:	rsb	r1, r7, #32
   19c54:	lsl	r0, r2, r7
   19c58:	lsr	r2, r2, r1
   19c5c:	lsr	fp, r5, r1
   19c60:	orr	r8, r2, r3, lsl r7
   19c64:	lsr	r1, r6, r1
   19c68:	str	r0, [sp, #4]
   19c6c:	orr	r5, r1, r5, lsl r7
   19c70:	lsr	r9, r8, #16
   19c74:	mov	r0, fp
   19c78:	uxth	sl, r8
   19c7c:	mov	r1, r9
   19c80:	bl	19e68 <strspn@plt+0x80fc>
   19c84:	mov	r1, r9
   19c88:	mov	r4, r0
   19c8c:	mov	r0, fp
   19c90:	bl	1a054 <strspn@plt+0x82e8>
   19c94:	mul	r0, sl, r4
   19c98:	lsr	ip, r5, #16
   19c9c:	orr	r1, ip, r1, lsl #16
   19ca0:	cmp	r0, r1
   19ca4:	bls	19cb8 <strspn@plt+0x7f4c>
   19ca8:	adds	r1, r1, r8
   19cac:	sub	r2, r4, #1
   19cb0:	bcc	19e4c <strspn@plt+0x80e0>
   19cb4:	mov	r4, r2
   19cb8:	rsb	ip, r0, r1
   19cbc:	mov	r1, r9
   19cc0:	str	ip, [sp]
   19cc4:	uxth	r5, r5
   19cc8:	mov	r0, ip
   19ccc:	bl	19e68 <strspn@plt+0x80fc>
   19cd0:	ldr	ip, [sp]
   19cd4:	mov	r1, r9
   19cd8:	mov	fp, r0
   19cdc:	mov	r0, ip
   19ce0:	bl	1a054 <strspn@plt+0x82e8>
   19ce4:	mul	sl, sl, fp
   19ce8:	orr	r1, r5, r1, lsl #16
   19cec:	cmp	sl, r1
   19cf0:	bls	19d04 <strspn@plt+0x7f98>
   19cf4:	adds	r1, r1, r8
   19cf8:	sub	r2, fp, #1
   19cfc:	bcc	19e38 <strspn@plt+0x80cc>
   19d00:	mov	fp, r2
   19d04:	ldr	r3, [sp, #4]
   19d08:	orr	r0, fp, r4, lsl #16
   19d0c:	rsb	sl, sl, r1
   19d10:	umull	r4, r5, r0, r3
   19d14:	cmp	sl, r5
   19d18:	bcc	19d38 <strspn@plt+0x7fcc>
   19d1c:	movne	r3, #0
   19d20:	moveq	r3, #1
   19d24:	cmp	r4, r6, lsl r7
   19d28:	movls	r6, #0
   19d2c:	andhi	r6, r3, #1
   19d30:	cmp	r6, #0
   19d34:	beq	19b2c <strspn@plt+0x7dc0>
   19d38:	mov	r6, #0
   19d3c:	sub	r0, r0, #1
   19d40:	mov	r1, r6
   19d44:	add	sp, sp, #12
   19d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d4c:	lsl	r4, r4, r3
   19d50:	rsb	r9, r3, #32
   19d54:	lsr	r2, r5, r9
   19d58:	lsr	r9, r6, r9
   19d5c:	lsr	r8, r4, #16
   19d60:	orr	r9, r9, r5, lsl r3
   19d64:	mov	r0, r2
   19d68:	lsl	r7, r6, r3
   19d6c:	mov	r1, r8
   19d70:	str	r2, [sp]
   19d74:	bl	19e68 <strspn@plt+0x80fc>
   19d78:	ldr	r2, [sp]
   19d7c:	mov	r1, r8
   19d80:	uxth	sl, r4
   19d84:	mov	fp, r0
   19d88:	mov	r0, r2
   19d8c:	bl	1a054 <strspn@plt+0x82e8>
   19d90:	mul	r0, sl, fp
   19d94:	lsr	r3, r9, #16
   19d98:	orr	r1, r3, r1, lsl #16
   19d9c:	cmp	r0, r1
   19da0:	bls	19dc0 <strspn@plt+0x8054>
   19da4:	adds	r1, r1, r4
   19da8:	sub	r3, fp, #1
   19dac:	bcs	19e60 <strspn@plt+0x80f4>
   19db0:	cmp	r0, r1
   19db4:	subhi	fp, fp, #2
   19db8:	addhi	r1, r1, r4
   19dbc:	bls	19e60 <strspn@plt+0x80f4>
   19dc0:	rsb	r5, r0, r1
   19dc4:	mov	r1, r8
   19dc8:	uxth	r9, r9
   19dcc:	mov	r0, r5
   19dd0:	bl	19e68 <strspn@plt+0x80fc>
   19dd4:	mov	r1, r8
   19dd8:	mov	r6, r0
   19ddc:	mov	r0, r5
   19de0:	bl	1a054 <strspn@plt+0x82e8>
   19de4:	mul	r5, sl, r6
   19de8:	orr	r1, r9, r1, lsl #16
   19dec:	cmp	r5, r1
   19df0:	bls	19e14 <strspn@plt+0x80a8>
   19df4:	adds	r1, r1, r4
   19df8:	sub	r3, r6, #1
   19dfc:	bcs	19e10 <strspn@plt+0x80a4>
   19e00:	cmp	r5, r1
   19e04:	subhi	r6, r6, #2
   19e08:	addhi	r1, r1, r4
   19e0c:	bhi	19e14 <strspn@plt+0x80a8>
   19e10:	mov	r6, r3
   19e14:	rsb	r5, r5, r1
   19e18:	orr	r6, r6, fp, lsl #16
   19e1c:	b	19ba8 <strspn@plt+0x7e3c>
   19e20:	mov	r6, r3
   19e24:	b	19b24 <strspn@plt+0x7db8>
   19e28:	mov	r9, r2
   19e2c:	b	19bf4 <strspn@plt+0x7e88>
   19e30:	mov	r5, r3
   19e34:	b	19c40 <strspn@plt+0x7ed4>
   19e38:	cmp	sl, r1
   19e3c:	subhi	fp, fp, #2
   19e40:	addhi	r1, r1, r8
   19e44:	bhi	19d04 <strspn@plt+0x7f98>
   19e48:	b	19d00 <strspn@plt+0x7f94>
   19e4c:	cmp	r0, r1
   19e50:	subhi	r4, r4, #2
   19e54:	addhi	r1, r1, r8
   19e58:	bhi	19cb8 <strspn@plt+0x7f4c>
   19e5c:	b	19cb4 <strspn@plt+0x7f48>
   19e60:	mov	fp, r3
   19e64:	b	19dc0 <strspn@plt+0x8054>
   19e68:	subs	r2, r1, #1
   19e6c:	bxeq	lr
   19e70:	bcc	1a048 <strspn@plt+0x82dc>
   19e74:	cmp	r0, r1
   19e78:	bls	1a02c <strspn@plt+0x82c0>
   19e7c:	tst	r1, r2
   19e80:	beq	1a038 <strspn@plt+0x82cc>
   19e84:	clz	r3, r0
   19e88:	clz	r2, r1
   19e8c:	sub	r3, r2, r3
   19e90:	rsbs	r3, r3, #31
   19e94:	addne	r3, r3, r3, lsl #1
   19e98:	mov	r2, #0
   19e9c:	addne	pc, pc, r3, lsl #2
   19ea0:	nop	{0}
   19ea4:	cmp	r0, r1, lsl #31
   19ea8:	adc	r2, r2, r2
   19eac:	subcs	r0, r0, r1, lsl #31
   19eb0:	cmp	r0, r1, lsl #30
   19eb4:	adc	r2, r2, r2
   19eb8:	subcs	r0, r0, r1, lsl #30
   19ebc:	cmp	r0, r1, lsl #29
   19ec0:	adc	r2, r2, r2
   19ec4:	subcs	r0, r0, r1, lsl #29
   19ec8:	cmp	r0, r1, lsl #28
   19ecc:	adc	r2, r2, r2
   19ed0:	subcs	r0, r0, r1, lsl #28
   19ed4:	cmp	r0, r1, lsl #27
   19ed8:	adc	r2, r2, r2
   19edc:	subcs	r0, r0, r1, lsl #27
   19ee0:	cmp	r0, r1, lsl #26
   19ee4:	adc	r2, r2, r2
   19ee8:	subcs	r0, r0, r1, lsl #26
   19eec:	cmp	r0, r1, lsl #25
   19ef0:	adc	r2, r2, r2
   19ef4:	subcs	r0, r0, r1, lsl #25
   19ef8:	cmp	r0, r1, lsl #24
   19efc:	adc	r2, r2, r2
   19f00:	subcs	r0, r0, r1, lsl #24
   19f04:	cmp	r0, r1, lsl #23
   19f08:	adc	r2, r2, r2
   19f0c:	subcs	r0, r0, r1, lsl #23
   19f10:	cmp	r0, r1, lsl #22
   19f14:	adc	r2, r2, r2
   19f18:	subcs	r0, r0, r1, lsl #22
   19f1c:	cmp	r0, r1, lsl #21
   19f20:	adc	r2, r2, r2
   19f24:	subcs	r0, r0, r1, lsl #21
   19f28:	cmp	r0, r1, lsl #20
   19f2c:	adc	r2, r2, r2
   19f30:	subcs	r0, r0, r1, lsl #20
   19f34:	cmp	r0, r1, lsl #19
   19f38:	adc	r2, r2, r2
   19f3c:	subcs	r0, r0, r1, lsl #19
   19f40:	cmp	r0, r1, lsl #18
   19f44:	adc	r2, r2, r2
   19f48:	subcs	r0, r0, r1, lsl #18
   19f4c:	cmp	r0, r1, lsl #17
   19f50:	adc	r2, r2, r2
   19f54:	subcs	r0, r0, r1, lsl #17
   19f58:	cmp	r0, r1, lsl #16
   19f5c:	adc	r2, r2, r2
   19f60:	subcs	r0, r0, r1, lsl #16
   19f64:	cmp	r0, r1, lsl #15
   19f68:	adc	r2, r2, r2
   19f6c:	subcs	r0, r0, r1, lsl #15
   19f70:	cmp	r0, r1, lsl #14
   19f74:	adc	r2, r2, r2
   19f78:	subcs	r0, r0, r1, lsl #14
   19f7c:	cmp	r0, r1, lsl #13
   19f80:	adc	r2, r2, r2
   19f84:	subcs	r0, r0, r1, lsl #13
   19f88:	cmp	r0, r1, lsl #12
   19f8c:	adc	r2, r2, r2
   19f90:	subcs	r0, r0, r1, lsl #12
   19f94:	cmp	r0, r1, lsl #11
   19f98:	adc	r2, r2, r2
   19f9c:	subcs	r0, r0, r1, lsl #11
   19fa0:	cmp	r0, r1, lsl #10
   19fa4:	adc	r2, r2, r2
   19fa8:	subcs	r0, r0, r1, lsl #10
   19fac:	cmp	r0, r1, lsl #9
   19fb0:	adc	r2, r2, r2
   19fb4:	subcs	r0, r0, r1, lsl #9
   19fb8:	cmp	r0, r1, lsl #8
   19fbc:	adc	r2, r2, r2
   19fc0:	subcs	r0, r0, r1, lsl #8
   19fc4:	cmp	r0, r1, lsl #7
   19fc8:	adc	r2, r2, r2
   19fcc:	subcs	r0, r0, r1, lsl #7
   19fd0:	cmp	r0, r1, lsl #6
   19fd4:	adc	r2, r2, r2
   19fd8:	subcs	r0, r0, r1, lsl #6
   19fdc:	cmp	r0, r1, lsl #5
   19fe0:	adc	r2, r2, r2
   19fe4:	subcs	r0, r0, r1, lsl #5
   19fe8:	cmp	r0, r1, lsl #4
   19fec:	adc	r2, r2, r2
   19ff0:	subcs	r0, r0, r1, lsl #4
   19ff4:	cmp	r0, r1, lsl #3
   19ff8:	adc	r2, r2, r2
   19ffc:	subcs	r0, r0, r1, lsl #3
   1a000:	cmp	r0, r1, lsl #2
   1a004:	adc	r2, r2, r2
   1a008:	subcs	r0, r0, r1, lsl #2
   1a00c:	cmp	r0, r1, lsl #1
   1a010:	adc	r2, r2, r2
   1a014:	subcs	r0, r0, r1, lsl #1
   1a018:	cmp	r0, r1
   1a01c:	adc	r2, r2, r2
   1a020:	subcs	r0, r0, r1
   1a024:	mov	r0, r2
   1a028:	bx	lr
   1a02c:	moveq	r0, #1
   1a030:	movne	r0, #0
   1a034:	bx	lr
   1a038:	clz	r2, r1
   1a03c:	rsb	r2, r2, #31
   1a040:	lsr	r0, r0, r2
   1a044:	bx	lr
   1a048:	cmp	r0, #0
   1a04c:	mvnne	r0, #0
   1a050:	b	19524 <strspn@plt+0x77b8>
   1a054:	cmp	r1, #0
   1a058:	beq	1a048 <strspn@plt+0x82dc>
   1a05c:	push	{r0, r1, lr}
   1a060:	bl	19e68 <strspn@plt+0x80fc>
   1a064:	pop	{r1, r2, lr}
   1a068:	mul	r3, r2, r0
   1a06c:	sub	r1, r1, r3
   1a070:	bx	lr
   1a074:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1a078:	mov	r7, r0
   1a07c:	ldr	r6, [pc, #76]	; 1a0d0 <strspn@plt+0x8364>
   1a080:	mov	r8, r1
   1a084:	ldr	r5, [pc, #72]	; 1a0d4 <strspn@plt+0x8368>
   1a088:	mov	r9, r2
   1a08c:	add	r6, pc, r6
   1a090:	bl	11848 <fdopen@plt-0x20>
   1a094:	add	r5, pc, r5
   1a098:	rsb	r6, r5, r6
   1a09c:	asrs	r6, r6, #2
   1a0a0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a0a4:	sub	r5, r5, #4
   1a0a8:	mov	r4, #0
   1a0ac:	add	r4, r4, #1
   1a0b0:	ldr	r3, [r5, #4]!
   1a0b4:	mov	r0, r7
   1a0b8:	mov	r1, r8
   1a0bc:	mov	r2, r9
   1a0c0:	blx	r3
   1a0c4:	cmp	r4, r6
   1a0c8:	bne	1a0ac <strspn@plt+0x8340>
   1a0cc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a0d0:	andeq	r1, r1, r4, ror #28
   1a0d4:	andeq	r1, r1, r8, asr lr
   1a0d8:	bx	lr
   1a0dc:	ldr	r3, [pc, #28]	; 1a100 <strspn@plt+0x8394>
   1a0e0:	mov	r1, #0
   1a0e4:	ldr	r2, [pc, #24]	; 1a104 <strspn@plt+0x8398>
   1a0e8:	add	r3, pc, r3
   1a0ec:	ldr	r3, [r3, r2]
   1a0f0:	cmp	r3, #0
   1a0f4:	ldrne	r2, [r3]
   1a0f8:	moveq	r2, r3
   1a0fc:	b	11b80 <__cxa_atexit@plt>
   1a100:	andeq	r1, r1, r0, lsl pc
   1a104:	andeq	r0, r0, r4, asr #3

Disassembly of section .fini:

0001a108 <.fini>:
   1a108:	push	{r3, lr}
   1a10c:	pop	{r3, pc}
