# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI.sv" \
"../../../../../../../Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
