{
  "candidate": "CVE-2020-24512",
  "description": "Observable timing discrepancy in some Intel(R) Processors may allow an authenticated user to potentially enable information disclosure via local access.",
  "ubuntu_description": "Travis Downs discovered that some Intel processors did not properly flush cache-lines for trivial-data values. This may allow an unauthorized user to infer the presence of these trivial-data-cache-lines via timing sidechannel attacks. A local attacker could use this to expose sensitive information.",
  "notes": {
    "sbeattie": "INTEL-TA-00464 no kernel component to this MCU update"
  },
  "priority": "medium",
  "cvss": {
    "intel": {
      "vector": "CVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:C/C:L/I:N/A:N",
      "score": 2.8,
      "severity": "LOW"
    },
    "nvd": {
      "vector": "CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:L/I:N/A:N",
      "score": 3.3,
      "severity": "LOW"
    }
  },
  "references": [
    "https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2020-24512",
    "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00464.html",
    "https://ubuntu.com/security/notices/USN-4985-1"
  ],
  "assigned_to": "amurray",
  "discovered_by": "Travis Downs",
  "public_date": "2021-06-09T19:15:00Z",
  "public_date_at_usn": "2021-06-08T00:00:00Z",
  "crd": "2021-06-08T00:00:00Z",
  "packages": [
    {
      "name": "intel-microcode",
      "status": "released",
      "note": "3.20210608.0ubuntu0.20.04.1"
    }
  ]
}
