{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504117135021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504117135022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 12:18:54 2017 " "Processing started: Wed Aug 30 12:18:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504117135022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117135022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117135022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504117141803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504117141804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/interconexion.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/interconexion.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion " "Found entity 1: interconexion" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "interconexion/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_irq_mapper " "Found entity 1: interconexion_irq_mapper" {  } { { "interconexion/synthesis/submodules/interconexion_irq_mapper.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0 " "Found entity 1: interconexion_mm_interconnect_0" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_avalon_st_adapter " "Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_mux_001 " "Found entity 1: interconexion_mm_interconnect_0_rsp_mux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152223 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_mux " "Found entity 1: interconexion_mm_interconnect_0_rsp_mux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_demux_001 " "Found entity 1: interconexion_mm_interconnect_0_rsp_demux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux_002 " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux_002" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux_001 " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_demux_001 " "Found entity 1: interconexion_mm_interconnect_0_cmd_demux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_demux " "Found entity 1: interconexion_mm_interconnect_0_cmd_demux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152270 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152270 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152270 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152270 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152304 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_007_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_007_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152308 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_007 " "Found entity 2: interconexion_mm_interconnect_0_router_007" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_006_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_006_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152309 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_006 " "Found entity 2: interconexion_mm_interconnect_0_router_006" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_005_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_005_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152310 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_005 " "Found entity 2: interconexion_mm_interconnect_0_router_005" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_004_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_004_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152311 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_004 " "Found entity 2: interconexion_mm_interconnect_0_router_004" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_002_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_002_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152313 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_002 " "Found entity 2: interconexion_mm_interconnect_0_router_002" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_001_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_001_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152314 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_001 " "Found entity 2: interconexion_mm_interconnect_0_router_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504117152315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152315 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router " "Found entity 2: interconexion_mm_interconnect_0_router" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "interconexion/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "interconexion/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_sdram_input_efifo_module " "Found entity 1: interconexion_sdram_input_efifo_module" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152352 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_sdram " "Found entity 2: interconexion_sdram" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_pio_0 " "Found entity 1: interconexion_pio_0" {  } { { "interconexion/synthesis/submodules/interconexion_pio_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios " "Found entity 1: interconexion_nios" {  } { { "interconexion/synthesis/submodules/interconexion_nios.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_test_bench " "Found entity 1: interconexion_nios_cpu_test_bench" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_register_bank_a_module " "Found entity 1: interconexion_nios_cpu_register_bank_a_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_nios_cpu_register_bank_b_module " "Found entity 2: interconexion_nios_cpu_register_bank_b_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconexion_nios_cpu_nios2_oci_debug " "Found entity 3: interconexion_nios_cpu_nios2_oci_debug" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconexion_nios_cpu_nios2_oci_break " "Found entity 4: interconexion_nios_cpu_nios2_oci_break" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconexion_nios_cpu_nios2_oci_xbrk " "Found entity 5: interconexion_nios_cpu_nios2_oci_xbrk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "6 interconexion_nios_cpu_nios2_oci_dbrk " "Found entity 6: interconexion_nios_cpu_nios2_oci_dbrk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "7 interconexion_nios_cpu_nios2_oci_itrace " "Found entity 7: interconexion_nios_cpu_nios2_oci_itrace" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "8 interconexion_nios_cpu_nios2_oci_td_mode " "Found entity 8: interconexion_nios_cpu_nios2_oci_td_mode" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "9 interconexion_nios_cpu_nios2_oci_dtrace " "Found entity 9: interconexion_nios_cpu_nios2_oci_dtrace" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "10 interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "11 interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "12 interconexion_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: interconexion_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "13 interconexion_nios_cpu_nios2_oci_fifo " "Found entity 13: interconexion_nios_cpu_nios2_oci_fifo" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "14 interconexion_nios_cpu_nios2_oci_pib " "Found entity 14: interconexion_nios_cpu_nios2_oci_pib" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "15 interconexion_nios_cpu_nios2_oci_im " "Found entity 15: interconexion_nios_cpu_nios2_oci_im" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "16 interconexion_nios_cpu_nios2_performance_monitors " "Found entity 16: interconexion_nios_cpu_nios2_performance_monitors" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "17 interconexion_nios_cpu_nios2_avalon_reg " "Found entity 17: interconexion_nios_cpu_nios2_avalon_reg" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "18 interconexion_nios_cpu_ociram_sp_ram_module " "Found entity 18: interconexion_nios_cpu_ociram_sp_ram_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "19 interconexion_nios_cpu_nios2_ocimem " "Found entity 19: interconexion_nios_cpu_nios2_ocimem" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "20 interconexion_nios_cpu_nios2_oci " "Found entity 20: interconexion_nios_cpu_nios2_oci" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""} { "Info" "ISGN_ENTITY_NAME" "21 interconexion_nios_cpu " "Found entity 21: interconexion_nios_cpu" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_wrapper " "Found entity 1: interconexion_nios_cpu_debug_slave_wrapper" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_tck " "Found entity 1: interconexion_nios_cpu_debug_slave_tck" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_sysclk " "Found entity 1: interconexion_nios_cpu_debug_slave_sysclk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_jtag_uart_0_sim_scfifo_w " "Found entity 1: interconexion_jtag_uart_0_sim_scfifo_w" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152437 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_jtag_uart_0_scfifo_w " "Found entity 2: interconexion_jtag_uart_0_scfifo_w" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152437 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconexion_jtag_uart_0_sim_scfifo_r " "Found entity 3: interconexion_jtag_uart_0_sim_scfifo_r" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152437 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconexion_jtag_uart_0_scfifo_r " "Found entity 4: interconexion_jtag_uart_0_scfifo_r" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152437 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconexion_jtag_uart_0 " "Found entity 5: interconexion_jtag_uart_0" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps " "Found entity 1: interconexion_hps" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_hps_io " "Found entity 1: interconexion_hps_hps_io" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_hps_io_border " "Found entity 1: interconexion_hps_hps_io_border" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_fpga_interfaces " "Found entity 1: interconexion_hps_fpga_interfaces" {  } { { "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117152541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152542 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(318) " "Verilog HDL or VHDL warning at interconexion_sdram.v(318): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504117152582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(328) " "Verilog HDL or VHDL warning at interconexion_sdram.v(328): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504117152583 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(338) " "Verilog HDL or VHDL warning at interconexion_sdram.v(338): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504117152583 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(682) " "Verilog HDL or VHDL warning at interconexion_sdram.v(682): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504117152584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interconexion " "Elaborating entity \"interconexion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504117152688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps interconexion_hps:hps " "Elaborating entity \"interconexion_hps\" for hierarchy \"interconexion_hps:hps\"" {  } { { "interconexion/synthesis/interconexion.v" "hps" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps_fpga_interfaces interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"interconexion_hps_fpga_interfaces\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "fpga_interfaces" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps_hps_io interconexion_hps:hps\|interconexion_hps_hps_io:hps_io " "Elaborating entity \"interconexion_hps_hps_io\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "hps_io" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps_hps_io_border interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border " "Elaborating entity \"interconexion_hps_hps_io_border\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io.v" "border" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504117152817 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1504117152818 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152823 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117152825 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152858 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1504117152861 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117152862 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1504117152867 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1504117152867 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504117152931 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504117152932 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152937 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1504117152943 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117152953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117153279 ""}  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117153279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117153318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117153318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153491 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1504117153492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117153526 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117153526 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117153526 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117153527 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117153527 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117153527 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_jtag_uart_0 interconexion_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"interconexion_jtag_uart_0\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\"" {  } { { "interconexion/synthesis/interconexion.v" "jtag_uart_0" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_jtag_uart_0_scfifo_w interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w " "Elaborating entity \"interconexion_jtag_uart_0_scfifo_w\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "the_interconexion_jtag_uart_0_scfifo_w" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117153913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "wfifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154296 ""}  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117154296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117154332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117154332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117154349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117154349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117154355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117154355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117154391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117154391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117154430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117154430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117154469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117154469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_jtag_uart_0_scfifo_r interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_r:the_interconexion_jtag_uart_0_scfifo_r " "Elaborating entity \"interconexion_jtag_uart_0_scfifo_r\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_r:the_interconexion_jtag_uart_0_scfifo_r\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "the_interconexion_jtag_uart_0_scfifo_r" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "interconexion_jtag_uart_0_alt_jtag_atlantic" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117154730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117154730 ""}  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117154730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios interconexion_nios:nios " "Elaborating entity \"interconexion_nios\" for hierarchy \"interconexion_nios:nios\"" {  } { { "interconexion/synthesis/interconexion.v" "nios" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu interconexion_nios:nios\|interconexion_nios_cpu:cpu " "Elaborating entity \"interconexion_nios_cpu\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios.v" "cpu" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_test_bench interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_test_bench:the_interconexion_nios_cpu_test_bench " "Elaborating entity \"interconexion_nios_cpu_test_bench\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_test_bench:the_interconexion_nios_cpu_test_bench\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_test_bench" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_register_bank_a_module interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a " "Elaborating entity \"interconexion_nios_cpu_register_bank_a_module\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_register_bank_a" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_altsyncram" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155284 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117155284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117155324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117155324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_register_bank_b_module interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_b_module:interconexion_nios_cpu_register_bank_b " "Elaborating entity \"interconexion_nios_cpu_register_bank_b_module\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_b_module:interconexion_nios_cpu_register_bank_b\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_register_bank_b" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci " "Elaborating entity \"interconexion_nios_cpu_nios2_oci\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_debug interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_debug\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_debug" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_altera_std_synchronizer" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155393 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117155393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_break interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_break:the_interconexion_nios_cpu_nios2_oci_break " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_break\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_break:the_interconexion_nios_cpu_nios2_oci_break\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_break" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_xbrk interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_xbrk:the_interconexion_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_xbrk\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_xbrk:the_interconexion_nios_cpu_nios2_oci_xbrk\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_xbrk" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_dbrk interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dbrk:the_interconexion_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_dbrk\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dbrk:the_interconexion_nios_cpu_nios2_oci_dbrk\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_dbrk" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_itrace interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_itrace:the_interconexion_nios_cpu_nios2_oci_itrace " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_itrace\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_itrace:the_interconexion_nios_cpu_nios2_oci_itrace\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_itrace" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_dtrace interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_dtrace\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_dtrace" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_td_mode interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace\|interconexion_nios_cpu_nios2_oci_td_mode:interconexion_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_td_mode\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace\|interconexion_nios_cpu_nios2_oci_td_mode:interconexion_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_fifo interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_fifo\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_fifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt:the_interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt:the_interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc:the_interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc:the_interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_fifo_cnt_inc interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_cnt_inc:the_interconexion_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_cnt_inc:the_interconexion_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_pib interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_pib:the_interconexion_nios_cpu_nios2_oci_pib " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_pib\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_pib:the_interconexion_nios_cpu_nios2_oci_pib\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_pib" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_im interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_im:the_interconexion_nios_cpu_nios2_oci_im " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_im\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_im:the_interconexion_nios_cpu_nios2_oci_im\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_im" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_avalon_reg interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_avalon_reg:the_interconexion_nios_cpu_nios2_avalon_reg " "Elaborating entity \"interconexion_nios_cpu_nios2_avalon_reg\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_avalon_reg:the_interconexion_nios_cpu_nios2_avalon_reg\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_avalon_reg" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_ocimem interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem " "Elaborating entity \"interconexion_nios_cpu_nios2_ocimem\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_ocimem" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_ociram_sp_ram_module interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram " "Elaborating entity \"interconexion_nios_cpu_ociram_sp_ram_module\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_ociram_sp_ram" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_altsyncram" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155628 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117155628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117155667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117155667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_debug_slave_wrapper interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper " "Elaborating entity \"interconexion_nios_cpu_debug_slave_wrapper\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_debug_slave_wrapper" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_debug_slave_tck interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_tck:the_interconexion_nios_cpu_debug_slave_tck " "Elaborating entity \"interconexion_nios_cpu_debug_slave_tck\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_tck:the_interconexion_nios_cpu_debug_slave_tck\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "the_interconexion_nios_cpu_debug_slave_tck" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_debug_slave_sysclk interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_sysclk:the_interconexion_nios_cpu_debug_slave_sysclk " "Elaborating entity \"interconexion_nios_cpu_debug_slave_sysclk\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_sysclk:the_interconexion_nios_cpu_debug_slave_sysclk\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "the_interconexion_nios_cpu_debug_slave_sysclk" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "interconexion_nios_cpu_debug_slave_phy" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117155772 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117155772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_pio_0 interconexion_pio_0:pio_0 " "Elaborating entity \"interconexion_pio_0\" for hierarchy \"interconexion_pio_0:pio_0\"" {  } { { "interconexion/synthesis/interconexion.v" "pio_0" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_sdram interconexion_sdram:sdram " "Elaborating entity \"interconexion_sdram\" for hierarchy \"interconexion_sdram:sdram\"" {  } { { "interconexion/synthesis/interconexion.v" "sdram" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117155975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_sdram_input_efifo_module interconexion_sdram:sdram\|interconexion_sdram_input_efifo_module:the_interconexion_sdram_input_efifo_module " "Elaborating entity \"interconexion_sdram_input_efifo_module\" for hierarchy \"interconexion_sdram:sdram\|interconexion_sdram_input_efifo_module:the_interconexion_sdram_input_efifo_module\"" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "the_interconexion_sdram_input_efifo_module" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0 interconexion_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"interconexion_mm_interconnect_0\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\"" {  } { { "interconexion/synthesis/interconexion.v" "mm_interconnect_0" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_data_master_translator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_data_master_agent" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_agent" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_agent" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_agent_rsp_fifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_agent_rdata_fifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router " "Elaborating entity \"interconexion_mm_interconnect_0_router\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router\|interconexion_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router\|interconexion_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"interconexion_mm_interconnect_0_router_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_001:router_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_001" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_001_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_001:router_001\|interconexion_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_001_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_001:router_001\|interconexion_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_002 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"interconexion_mm_interconnect_0_router_002\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_002" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_002_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002\|interconexion_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_002_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002\|interconexion_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_004 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"interconexion_mm_interconnect_0_router_004\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_004" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_004_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004\|interconexion_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_004_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004\|interconexion_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_005 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"interconexion_mm_interconnect_0_router_005\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_005" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_005_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005\|interconexion_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_005_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005\|interconexion_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_006 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"interconexion_mm_interconnect_0_router_006\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_006" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_006_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006\|interconexion_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_006_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006\|interconexion_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_007 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"interconexion_mm_interconnect_0_router_007\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_007:router_007\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_007" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_007_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_007:router_007\|interconexion_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_007_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_007:router_007\|interconexion_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_007.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_wr_limiter" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 4 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504117156814 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_demux interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_demux\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_demux" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_demux_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_demux_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_mux interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_mux\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_mux" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117156997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_mux_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_mux_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_mux_002 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_mux_002\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_rsp_demux_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"interconexion_mm_interconnect_0_rsp_demux_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_rsp_mux interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"interconexion_mm_interconnect_0_rsp_mux\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "rsp_mux" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_rsp_mux_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"interconexion_mm_interconnect_0_rsp_mux_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_wr_cmd_width_adapter" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157129 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504117157144 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504117157144 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_wr_rsp_width_adapter" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504117157185 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504117157186 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504117157186 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_avalon_st_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"interconexion_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_irq_mapper interconexion_irq_mapper:irq_mapper " "Elaborating entity \"interconexion_irq_mapper\" for hierarchy \"interconexion_irq_mapper:irq_mapper\"" {  } { { "interconexion/synthesis/interconexion.v" "irq_mapper" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "interconexion/synthesis/interconexion.v" "rst_controller" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "interconexion/synthesis/interconexion.v" "rst_controller_001" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117157264 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504117159896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.30.12:19:24 Progress: Loading sld1bdf8663/alt_sld_fab_wrapper_hw.tcl " "2017.08.30.12:19:24 Progress: Loading sld1bdf8663/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117164306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117166485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117166790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117167666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117167777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117167898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117168032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117168035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117168035 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504117172314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1bdf8663/alt_sld_fab.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117172532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117172609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117172610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117172660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117172734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117172790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117172790 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504117177320 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1504117177320 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1504117177320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117177454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504117177454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504117177454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504117177497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117177497 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1504117178121 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504117181026 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1504117181026 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504117181027 "|interconexion|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504117181027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117181360 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "779 " "779 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1504117184045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "interconexion_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"interconexion_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117184418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultiCore.map.smsg " "Generated suppressed messages file /home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultiCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117185071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "31 0 0 0 0 " "Adding 31 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504117408290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504117408290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4571 " "Implemented 4571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504117409031 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504117409031 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504117409031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4055 " "Implemented 4055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504117409031 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1504117409031 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1504117409031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504117409031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1305 " "Peak virtual memory: 1305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504117409094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 12:23:29 2017 " "Processing ended: Wed Aug 30 12:23:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504117409094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:35 " "Elapsed time: 00:04:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504117409094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:03 " "Total CPU time (on all processors): 00:05:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504117409094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504117409094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1504117413102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504117413103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 12:23:29 2017 " "Processing started: Wed Aug 30 12:23:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504117413103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504117413103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MultiCore -c MultiCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504117413103 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504117413160 ""}
{ "Info" "0" "" "Project  = MultiCore" {  } {  } 0 0 "Project  = MultiCore" 0 0 "Fitter" 0 0 1504117413161 ""}
{ "Info" "0" "" "Revision = MultiCore" {  } {  } 0 0 "Revision = MultiCore" 0 0 "Fitter" 0 0 1504117413161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1504117413501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1504117413502 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiCore 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MultiCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504117413535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504117413568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504117413568 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504117414091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504117414122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504117417589 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1504117417731 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1504117417862 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1504117417874 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1504117417874 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1504117434044 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1504117434967 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1504117434967 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 2348 global CLKCTRL_G8 " "clk_clk~inputCLKENA0 with 2348 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1504117434968 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1504117434968 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504117434968 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504117440060 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1504117440060 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504117440107 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/interconexion_nios_cpu.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/interconexion_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504117440120 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504117440125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1504117440129 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1504117440453 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1504117440453 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1504117440453 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1504117440453 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1504117440453 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1504117440453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440466 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440467 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440467 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504117440469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440469 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440470 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440470 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440471 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440471 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440471 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440472 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440472 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440472 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440473 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440473 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440473 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440474 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440474 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440474 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440475 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440475 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440475 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440476 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440476 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440476 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440477 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440477 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440478 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440478 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440478 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440479 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440479 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440479 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440480 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440480 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440480 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440481 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440481 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440481 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440482 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440482 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440482 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440483 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440483 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440483 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440484 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440484 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440485 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440485 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440486 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440486 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440486 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440487 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440487 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440487 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440488 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440488 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440488 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440489 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440489 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440489 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440490 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440490 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440490 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440490 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440491 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440491 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440491 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440492 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440492 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440492 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440493 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440493 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440494 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440494 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440494 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440495 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440495 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440495 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440496 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440496 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440496 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440496 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440497 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440497 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440497 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440498 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440498 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440498 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440499 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440499 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440499 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440500 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440500 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440500 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440501 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504117440501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117440501 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504117440501 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 clk_clk " "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504117440517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1504117440517 "|interconexion|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117440520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117440520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117440520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117440520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117440520 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1504117440520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1504117440615 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1504117440615 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117440626 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1504117440626 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1504117440627 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504117440627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1504117440627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504117440898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504117440899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1504117440901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504117440912 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1504117440986 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504117440986 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1504117440986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504117440987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1504117441008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1504117441009 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1504117441019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1504117442032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Block RAM " "Packed 40 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504117442043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O input buffer " "Packed 32 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504117442043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "86 I/O output buffer " "Packed 86 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504117442043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1504117442043 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504117442043 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504117442744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504117450756 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1504117453001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504117463658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504117473862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504117483585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504117483585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504117490452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1504117501207 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504117501207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1504117510698 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1504117510698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504117510700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.58 " "Total time spent on timing analysis during the Fitter is 3.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1504117516359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504117516528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504117521206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504117521211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504117525541 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504117540263 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1504117540631 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/giovanni/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504117540663 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1504117540663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultiCore.fit.smsg " "Generated suppressed messages file /home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultiCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1504117541131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 205 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 205 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3116 " "Peak virtual memory: 3116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504117543100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 12:25:43 2017 " "Processing ended: Wed Aug 30 12:25:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504117543100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504117543100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504117543100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504117543100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504117545981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504117545982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 12:25:45 2017 " "Processing started: Wed Aug 30 12:25:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504117545982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504117545982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MultiCore -c MultiCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504117545982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1504117549303 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504117557154 ""}
{ "Warning" "WPGMIO_ISW_UPDATE" "hps_isw_handoff/interconexion_hps/ " "The configuration of the Hard Processor Subsystem (HPS) within this design has changed.\nThe Preloader software that initializes the HPS requires an update.\nUsing hps_isw_handoff/interconexion_hps/, run the Preloader Support Package Generator to update your Preloader software" {  } {  } 0 11713 "The configuration of the Hard Processor Subsystem (HPS) within this design has changed.\nThe Preloader software that initializes the HPS requires an update.\nUsing %1!s!, run the Preloader Support Package Generator to update your Preloader software" 0 0 "Assembler" 0 -1 1504117559225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504117559332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 12:25:59 2017 " "Processing ended: Wed Aug 30 12:25:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504117559332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504117559332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504117559332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504117559332 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504117559729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504117563033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504117563034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 12:26:00 2017 " "Processing started: Wed Aug 30 12:26:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504117563034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117563034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MultiCore -c MultiCore " "Command: quartus_sta MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117563034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117563198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117564505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117564506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117564536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117564536 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504117565599 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117565599 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117565642 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/interconexion_nios_cpu.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/interconexion_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117565654 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117565658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117565689 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117565690 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117566034 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566049 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566049 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566049 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566049 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566050 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566066 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566067 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566067 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117566069 ""}
{ "Info" "ISTA_SDC_FOUND" "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc " "Reading SDC File: 'interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566070 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566070 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566071 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566071 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566071 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566072 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566072 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566072 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566072 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566073 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566073 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566073 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566074 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566074 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566074 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566074 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566075 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566075 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566075 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566076 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566076 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566076 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566077 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566077 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566077 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566077 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566078 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566078 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566078 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566079 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566079 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566079 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566079 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566080 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566080 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566080 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566081 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566081 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566081 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566081 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566082 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566082 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566082 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566083 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566083 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566083 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566083 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566084 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566084 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566084 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566085 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566085 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566085 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566085 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566086 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566086 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566086 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566087 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566087 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566087 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566087 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566088 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566088 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566088 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566089 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566089 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566089 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566090 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566090 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566090 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566090 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566091 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566091 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566091 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566091 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566092 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566092 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566092 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566093 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566093 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566093 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566093 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566094 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566094 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566094 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566094 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566095 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566095 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566095 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566096 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566096 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566096 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "interconexion_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at interconexion_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path interconexion_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at interconexion_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504117566096 ""}  } { { "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" "" { Text "/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566096 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 clk_clk " "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504117566111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566111 "|interconexion|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117566114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117566114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117566114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117566114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117566114 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566225 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566225 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117566234 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566234 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117566236 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117566251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.563 " "Worst-case setup slack is 2.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.563               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.601               0.000 altera_reserved_tck  " "   12.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.041 " "Worst-case recovery slack is 5.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.041               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.574               0.000 altera_reserved_tck  " "   14.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.965 " "Worst-case removal slack is 0.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 altera_reserved_tck  " "    0.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.063               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.025 " "Worst-case minimum pulse width slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 altera_reserved_tck  " "   15.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117566423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566423 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.524 ns " "Worst Case Available Settling Time: 62.524 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117566457 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117566457 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117566551 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117566848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567543 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117567543 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567571 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117567571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567601 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117567601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117567630 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117567630 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567671 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567672 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117567821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117567876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576427 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 clk_clk " "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504117576843 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576843 "|interconexion|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117576846 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117576846 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117576846 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117576846 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117576846 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576907 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576907 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117576916 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.560 " "Worst-case setup slack is 2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117576977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117576977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.560               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117576977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.628               0.000 altera_reserved_tck  " "   12.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117576977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117576977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117577002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.134 " "Worst-case recovery slack is 5.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.134               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.134               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.627               0.000 altera_reserved_tck  " "   14.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117577025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.880 " "Worst-case removal slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 altera_reserved_tck  " "    0.880               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.012               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117577049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.030 " "Worst-case minimum pulse width slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.772               0.000 altera_reserved_tck  " "   15.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117577072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117577072 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.593 ns " "Worst Case Available Settling Time: 62.593 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117577106 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117577106 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117577217 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117577495 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578038 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117578038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578087 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117578087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578138 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117578138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117578192 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117578192 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578254 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578254 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578254 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578254 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578255 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578255 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578255 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578255 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578255 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578255 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117578450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117578773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117586946 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 clk_clk " "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504117587357 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587357 "|interconexion|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117587360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117587360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117587360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117587360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117587360 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587423 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587423 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117587432 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.531               0.000 altera_reserved_tck  " "   14.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.571               0.000 altera_reserved_tck  " "   15.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.467 " "Worst-case removal slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 altera_reserved_tck  " "    0.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.744               0.000 altera_reserved_tck  " "   15.744               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117587661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.815 ns " "Worst Case Available Settling Time: 63.815 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117587695 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117587695 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117587867 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117588141 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588879 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117588879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117588950 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117588950 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589022 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117589097 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589097 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589189 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589190 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589190 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589190 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117589427 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 clk_clk " "Register interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504117589877 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589877 "|interconexion|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117589879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117589879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117589879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117589879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504117589879 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589942 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589942 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1504117589951 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117589951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.748               0.000 altera_reserved_tck  " "   14.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117590019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117590087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.712               0.000 altera_reserved_tck  " "   15.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117590152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.401 " "Worst-case removal slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117590219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 altera_reserved_tck  " "   15.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504117590284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117590284 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.999 ns " "Worst Case Available Settling Time: 63.999 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1504117590317 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117590317 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117590583 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117590856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117591934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117591934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117591934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117591934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117591934 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117591934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592025 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117592025 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592119 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117592119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1504117592214 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117592214 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592318 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" 0 0 "TimeQuest Timing Analyzer" 0 0 1504117592319 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117594970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117594972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 201 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1797 " "Peak virtual memory: 1797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504117595624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 12:26:35 2017 " "Processing ended: Wed Aug 30 12:26:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504117595624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504117595624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504117595624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117595624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504117597589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504117597590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 12:26:37 2017 " "Processing started: Wed Aug 30 12:26:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504117597590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504117597590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MultiCore -c MultiCore " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504117597590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1504117601162 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1504117601534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MultiCore.vo /home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/simulation/modelsim/ simulation " "Generated file MultiCore.vo in folder \"/home/giovanni/Documents/git/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504117602812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504117603504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 12:26:43 2017 " "Processing ended: Wed Aug 30 12:26:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504117603504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504117603504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504117603504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504117603504 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 452 s " "Quartus Prime Full Compilation was successful. 0 errors, 452 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504117603886 ""}
