set_max_delay 10 -from clk* -through * -fall_through and1 -to port1 -rise_to * -ignore_clock_latency -probe
