Synergy Configuration
  Board "Custom User Board (Any Device)"
  R7FS7G27H3A01CFC
    part_number: R7FS7G27H3A01CFC
    rom_size_bytes: 4194304
    ram_size_bytes: 655360
    data_flash_size_bytes: 65536
    package_style: LQFP
    package_pins: 176
    
  S7G2
    series: 7
    
  S7G2 Family
    OFS0 register settings: Select fields below
         IWDT Start Mode: IWDT is Disabled
         IWDT Timeout Period: 2048 cycles
         IWDT Dedicated Clock Frequency Divisor: 128
         IWDT Window End Position:  0% (no window end position)
         IWDT Window Start Position: 100% (no window start position)
         IWDT Reset Interrupt Request Select: Reset is enabled
         IWDT Stop Control: Stop counting when in Sleep, Snooze mode, or Software Standby
         WDT Start Mode Select: Stop WDT after a reset (register-start mode)
         WDT Timeout Period: 16384 cycles
         WDT Clock Frequency Division Ratio: 128
         WDT Window End Position:  0% (no window end position)
         WDT Window Start Position: 100% (no window start position)
         WDT Reset Interrupt Request: Reset
         WDT Stop Control: Stop counting when entering Sleep mode
    OFS1 register settings: Select fields below
         Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
         Voltage Detection 0 Level: 2.80 V
         HOCO OScillation Enable: HOCO oscillation is disabled after reset
    
  Synergy Common
    Main stack size (bytes): 0x800
    Process stack size (bytes): 0
    Heap size (bytes) - A minimum of 4K (0x1000) is required if standard library functions are to be used.: 0x1000
    MCU Vcc (mV): 3300
    MCU Analog Power Supply AVCC0 (mV): 3300
    Parameter checking: Enabled
    Assert Failures: Return SSP_ERR_ASSERTION
    Error Log: No Error Log
    ID Code Mode: Unlocked (Ignore ID)
    ID Code (32 Hex Characters): FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
    
  Clocks
    XTAL 24000000Hz
    PLL Src: XTAL
    HOCO 20MHz
    PLL Div /2
    PLL Mul x20.0
    Clock Src: PLL
    ICLK Div /1
    PCLKA Div /2
    PCLKB Div /4
    PCLKC Div /4
    PCLKD Div /2
    SDCLKout On
    BCLK Div /2
    BCK/2
    UCLK Div /5
    FCLK Div /4
    
  Pin Configurations
    R7FS7G27H3A01CFC.pincfg -> g_bsp_pin_cfg
      AVCC0 155 ADC_AVCC0 - - - - - - 
      AVCCUSBHS 26 USBHS0_AVCCUSBHS - - - - - - 
      AVSS0 156 ADC_AVSS0 - - - - - - 
      AVSSUSBHS 28 USBHS0_AVSSUSBHS - - - - - - 
      P000 169 - - - Disabled - - "ADC0: AN00; CMP0: IVCMP2; IRQ0: IRQ06" 
      P001 168 - - - Disabled - - "ADC0: AN01; CMP0: IVCMP2; IRQ0: IRQ07" 
      P002 167 - - - Disabled - - "ADC0: AN02; CMP0: IVCMP2; IRQ0: IRQ08" 
      P003 166 - - - Disabled - - "ADC0: PGAVSS0" 
      P004 165 - - - Disabled - - "ADC1: AN00; CMP0: IVCMP2; IRQ0: IRQ09" 
      P005 164 GPIO - IRQ10-DS "Input mode" - - "ADC1: AN01; CMP0: IVCMP2; IRQ0: IRQ10" 
      P006 163 GPIO - IRQ11-DS "Input mode" - - "ADC1: AN02; CMP0: IVCMP2; IRQ0: IRQ11" 
      P007 162 - - - Disabled - - "ADC1: PGAVSS0" 
      P008 161 - - - Disabled - - "ADC0: AN03; IRQ0: IRQ12" 
      P009 160 - - - Disabled - - "ADC0: AN04; IRQ0: IRQ13" 
      P010 159 - - - Disabled - - "ADC1: AN03; IRQ0: IRQ14" 
      P014 152 - - - Disabled - - "ADC0: AN05; ADC1: AN05; CMP0: IVREF3; DAC120: DA" 
      P015 151 - - - Disabled - - "ADC0: AN06; ADC1: AN06; CMP0: IVCMP1; DAC121: DA; IRQ0: IRQ13" 
      P100 132 - - - Disabled - - "AGT0: AGTIO; BUS0: D0_DQ0; GLCDC0: LCD_EXTCLK; IIC1: SCL; IRQ0: IRQ02; KINT0: KRM0; POEG0: GTETRG; SCI0: RXD_MISO; SCI0: SCL; SCI1: SCK; SPI0: MISO" 
      P101 131 - - - Disabled - - "AGT0: AGTEE; BUS0: D1_DQ1; GLCDC0: LCD_CLK; IIC1: SDA; IRQ0: IRQ01; KINT0: KRM1; POEG1: GTETRG; SCI0: SDA; SCI0: TXD_MOSI; SCI1: CTS_RTS_SS; SPI0: MOSI" 
      P102 130 - - - Disabled - - "ADC0: ADTRG; AGT0: AGTO; BUS0: D2_DQ2; GLCDC0: LCD_TCON0; GPT2: GTIOCB; KINT0: KRM2; OPS0: GTOWLO; SCI0: SCK; SPI0: RSPCK" 
      P103 129 - - - Disabled - - "BUS0: D3_DQ3; GLCDC0: LCD_TCON1; GPT2: GTIOCA; KINT0: KRM3; OPS0: GTOWUP; SCI0: CTS_RTS_SS; SPI0: SSL0" 
      P104 128 - - - Disabled - - "BUS0: D4_DQ4; GLCDC0: LCD_TCON2; IRQ0: IRQ01; KINT0: KRM4; POEG1: GTETRG; SCI8: RXD_MISO; SCI8: SCL; SPI0: SSL1" 
      P105 127 - - - Disabled - - "BUS0: D5_DQ5; GLCDC0: LCD_TCON3; IRQ0: IRQ00; KINT0: KRM5; POEG0: GTETRG; SCI8: SDA; SCI8: TXD_MOSI; SPI0: SSL2" 
      P106 126 - - - Disabled - - "BUS0: D6_DQ6; GLCDC0: LCD_DATA00; GPT8: GTIOCB; KINT0: KRM6; SCI8: SCK; SPI0: SSL3" 
      P107 125 - - - Disabled - - "BUS0: D7_DQ7; GLCDC0: LCD_DATA01; GPT8: GTIOCA; KINT0: KRM7; SCI8: CTS_RTS_SS" 
      P108 89 DEBUG0_TMS Low - "Peripheral mode" CMOS None "DEBUG0: SWDIO; DEBUG0: TMS; GPT0: GTIOCB; SCI9: CTS_RTS_SS; SPI1: SSL0" 
      P109 90 DEBUG0_TDO Low - "Peripheral mode" CMOS None "CAN1: CTX; CGC0: CLKOUT; DEBUG0: SWO; DEBUG0: TDO; GPT1: GTIOCA; OPS0: GTOVUP; SCI9: SDA; SCI9: TXD_MOSI; SPI1: MOSI" 
      P110 91 DEBUG0_TDI Low None "Peripheral mode" CMOS None "CAN1: CRX; CMP0: VCOUT; DEBUG0: TDI; GPT1: GTIOCB; IRQ0: IRQ03; OPS0: GTOVLO; SCI2: CTS_RTS_SS; SCI9: RXD_MISO; SCI9: SCL; SPI1: MISO" 
      P111 92 - - - Disabled - - "BUS0: A05; GLCDC0: LCD_DATA12; GPT3: GTIOCA; IRQ0: IRQ04; SCI2: SCK; SCI9: SCK; SPI1: RSPCK" 
      P112 93 - - - Disabled - - "BUS0: A04; GLCDC0: LCD_DATA11; GPT3: GTIOCB; SCI2: SDA; SCI2: TXD_MOSI; SSI0: SSISCK" 
      P113 94 - - - Disabled - - "BUS0: A03; GLCDC0: LCD_DATA10; SCI2: RXD_MISO; SCI2: SCL; SSI0: SSIWS" 
      P114 95 - - - Disabled - - "BUS0: A02; GLCDC0: LCD_DATA09; SSI0: SSIRXD" 
      P115 96 - - - Disabled - - "BUS0: A01; GLCDC0: LCD_DATA08; SSI0: SSITXD" 
      P200 69 - - - Disabled - - "IRQ0: NMI" 
      P201 68 - - - Disabled - - - 
      P202 54 - - - Disabled - - "BUS0: WR1_BC1; CAN0: CRX; GLCDC0: LCD_TCON3; GPT5: GTIOCB; IRQ0: IRQ03; SCI2: SCK; SCI9: RXD_MISO; SCI9: SCL; SDHI0: DAT6; SPI1: MISO" 
      P203 53 - - - Disabled - - "BUS0: A19; CAN0: CTX; CTSU0: TSCAP; GPT5: GTIOCA; IRQ0: IRQ02; SCI2: CTS_RTS_SS; SCI9: SDA; SCI9: TXD_MOSI; SDHI0: DAT5; SPI1: MOSI" 
      P204 52 - - - Disabled - - "AGT1: AGTIO; BUS0: A18; CAC0: CACREF; CTSU0: TS00; GPT4: GTIOCB; IIC0: SCL; OPS0: GTIW; SCI4: SCK; SCI9: SCK; SDHI0: DAT4; SPI1: RSPCK; SSI1: SSISCK; USBFS0: OVRCURB" 
      P205 51 - - - Disabled - - "AGT1: AGTO; BUS0: A16; CGC0: CLKOUT; CTSU0: TSCAP; ETHERC0: WOL; GPT4: GTIOCA; IIC1: SCL; IRQ0: IRQ01; OPS0: GTIV; SCI4: SDA; SCI4: TXD_MOSI; SCI9: CTS_RTS_SS; SDHI0: DAT3; SPI1: SSL0; SSI1: SSIWS; USBFS0: OVRCURA" 
      P206 50 - - - Disabled - - "BUS0: WAIT; CTSU0: TS01; ETHERC0: LINKSTA; IIC1: SDA; IRQ0: IRQ00; OPS0: GTIU; SCI4: RXD_MISO; SCI4: SCL; SDHI0: DAT2; SPI1: SSL1; SSI1: SSIDATA; USBFS0: VBUSEN" 
      P207 49 - - - Disabled - - "BUS0: A17; CTSU0: TS02; SPI1: SSL2" 
      P212 24 - - - Disabled - - "AGT1: AGTEE; CGC0: EXTAL; IRQ0: IRQ03; POEG3: GTETRG; SCI1: RXD_MISO; SCI1: SCL" 
      P213 23 - - - Disabled - - "ADC1: ADTRG; CGC0: XTAL; IRQ0: IRQ02; POEG2: GTETRG; SCI1: SDA; SCI1: TXD_MOSI" 
      P300 88 DEBUG0_TCK Low - "Peripheral mode" CMOS None "DEBUG0: SWCLK; DEBUG0: TCK; GPT0: GTIOCA; SPI1: SSL1" 
      P301 87 - - - Disabled - - "BUS0: A06; GLCDC0: LCD_DATA13; GPT4: GTIOCB; IRQ0: IRQ06; OPS0: GTOULO; SCI2: RXD_MISO; SCI2: SCL; SPI1: SSL2" 
      P302 86 - - - Disabled - - "BUS0: A07; GLCDC0: LCD_DATA14; GPT4: GTIOCA; IRQ0: IRQ05; OPS0: GTOUUP; SCI2: SDA; SCI2: TXD_MOSI; SPI1: SSL3" 
      P303 85 - - - Disabled - - "BUS0: A08; GLCDC0: LCD_DATA15; GPT7: GTIOCB" 
      P304 82 - - - Disabled - - "BUS0: A09; GLCDC0: LCD_DATA16; GPT7: GTIOCA; IRQ0: IRQ09; SCI6: RXD_MISO; SCI6: SCL" 
      P305 81 - - - Disabled - - "BUS0: A10; GLCDC0: LCD_DATA17; IRQ0: IRQ08; SCI6: SDA; SCI6: TXD_MOSI" 
      P306 80 - - - Disabled - - "BUS0: A11; GLCDC0: LCD_DATA18; SCI6: SCK" 
      P307 79 - - - Disabled - - "BUS0: A12; GLCDC0: LCD_DATA19; SCI6: CTS_RTS_SS" 
      P308 78 - - - Disabled - - "BUS0: A13; GLCDC0: LCD_DATA20" 
      P309 77 - - - Disabled - - "BUS0: A14; GLCDC0: LCD_DATA21" 
      P310 76 - - - Disabled - - "BUS0: A15; GLCDC0: LCD_DATA22" 
      P311 75 - - - Disabled - - "BUS0: CS2_RAS; GLCDC0: LCD_DATA23" 
      P312 74 - - - Disabled - - "BUS0: CS3_CAS" 
      P313 55 - - - Disabled - - "BUS0: A20; GLCDC0: LCD_TCON2; SDHI0: DAT7" 
      P314 56 - - - Disabled - - "BUS0: A21; GLCDC0: LCD_TCON1" 
      P315 57 - - - Disabled - - "BUS0: A22; GLCDC0: LCD_TCON0" 
      P400 1 - - - Disabled - - "ADC1: ADTRG; GPT6: GTIOCA; IIC0: SCL; IRQ0: IRQ00; SCI4: SCK; SCI7: SCK; SSI: AUDIO_CLK" 
      P401 2 - - - Disabled - - "CAN0: CTX; ETHERC0: MDC; GPT6: GTIOCB; IIC0: SDA; IRQ0: IRQ05; POEG0: GTETRG; SCI4: CTS_RTS_SS; SCI7: SDA; SCI7: TXD_MOSI" 
      P402 3 - - - Disabled - - "AGT0: AGTIO; AGT1: AGTIO; CAN0: CRX; ETHERC0: MDIO; IRQ0: IRQ04; RTC0: RTCIC0; SCI7: RXD_MISO; SCI7: SCL" 
      P403 4 - - - Disabled - - "AGT0: AGTIO; AGT1: AGTIO; ETHERC1: MDC; GPT3: GTIOCA; PDC0: PIXD7; RTC0: RTCIC1; SCI7: CTS_RTS_SS; SSI0: SSISCK" 
      P404 5 - - - Disabled - - "ETHERC1: MDIO; GPT3: GTIOCB; PDC0: PIXD6; RTC0: RTCIC2; SSI0: SSIWS" 
      P405 6 - - - Disabled - - "ETHERC1: TXD_EN; GPT1: GTIOCA; PDC0: PIXD5; SSI0: SSITXD" 
      P406 7 - - - Disabled - - "ETHERC1: TXD1; GPT1: GTIOCB; PDC0: PIXD4; SSI0: SSIRXD" 
      P407 44 - - - Disabled - - "ADC0: ADTRG; CTSU0: TS03; ETHERC0: EXOUT; IIC0: SDA; RTC0: RTCOUT; SCI4: CTS_RTS_SS; SPI1: SSL3; USBFS0: VBUS" 
      P408 43 - - - Disabled - - "CTSU0: TS04; ETHERC0: CRS_DV; GPT10: GTIOCB; IRQ0: IRQ07; OPS0: GTOWLO; SCI3: RXD_MISO; SCI3: SCL; USBFS0: ID; USBHS0: ID" 
      P409 42 - - - Disabled - - "CTSU0: TS05; ETHERC0: RX_ER; GPT10: GTIOCA; IRQ0: IRQ06; OPS0: GTOWUP; SCI3: SDA; SCI3: TXD_MOSI; USBFS0: EXICEN; USBHS0: EXICEN" 
      P410 41 - - - Disabled - - "AGT1: AGTOB; CTSU0: TS06; ETHERC0: RXD1; GPT9: GTIOCB; IRQ0: IRQ05; OPS0: GTOVLO; SCI0: RXD_MISO; SCI0: SCL; SCI3: SCK; SDHI0: DAT1; SPI0: MISO" 
      P411 40 - - - Disabled - - "AGT1: AGTOA; CTSU0: TS07; ETHERC0: RXD0; GPT9: GTIOCA; IRQ0: IRQ04; OPS0: GTOVUP; SCI0: SDA; SCI0: TXD_MOSI; SCI3: CTS_RTS_SS; SDHI0: DAT0; SPI0: MOSI" 
      P412 39 - - - Disabled - - "CTSU0: TS08; ETHERC0: REF50CK; OPS0: GTOULO; SCI0: SCK; SDHI0: CMD; SPI0: RSPCK" 
      P413 38 - - - Disabled - - "CTSU0: TS09; ETHERC0: TXD0; OPS0: GTOUUP; SCI0: CTS_RTS_SS; SDHI0: CLK; SPI0: SSL0" 
      P414 37 - - - Disabled - - "CTSU0: TS10; ETHERC0: TXD1; SDHI0: WP; SPI0: SSL1" 
      P415 36 - - - Disabled - - "CTSU0: TS11; ETHERC0: TXD_EN; SPI0: SSL2" 
      P500 140 - - - Disabled - - "ADC0: AN16; AGT0: AGTOA; CMP0: IVREF0; GPT11: GTIOCA; OPS0: GTIU; QSPI0: QSPCLK; SDHI1: CLK; USBFS0: VBUSEN" 
      P501 141 - - - Disabled - - "ADC1: AN16; AGT0: AGTOB; CMP0: IVREF1; GPT11: GTIOCB; IRQ0: IRQ11; OPS0: GTIV; QSPI0: QSSL; SCI5: SDA; SCI5: TXD_MOSI; SDHI1: CMD; USBFS0: OVRCURA" 
      P502 142 - - - Disabled - - "ADC0: AN17; CMP0: IVCMP0; GPT12: GTIOCA; IRQ0: IRQ12; OPS0: GTIW; QSPI0: QIO0; SCI5: RXD_MISO; SCI5: SCL; SDHI1: DAT0; USBFS0: OVRCURB" 
      P503 143 - - - Disabled - - "ADC1: AN17; GPT12: GTIOCB; POEG2: GTETRG; QSPI0: QIO1; SCI5: SCK; SCI6: CTS_RTS_SS; SDHI1: DAT1; USBFS0: EXICEN" 
      P504 144 - - - Disabled - - "ADC0: AN18; GPT13: GTIOCA; POEG3: GTETRG; QSPI0: QIO2; SCI5: CTS_RTS_SS; SCI6: SCK; SDHI1: DAT2; USBFS0: ID" 
      P505 145 - - - Disabled - - "ADC1: AN18; GPT13: GTIOCB; IRQ0: IRQ14; QSPI0: QIO3; SCI6: RXD_MISO; SCI6: SCL; SDHI1: DAT3" 
      P506 146 - - - Disabled - - "ADC0: AN19; IRQ0: IRQ15; SCI6: SDA; SCI6: TXD_MOSI; SDHI1: CD" 
      P507 147 - - - Disabled - - "ADC1: AN19; SCI5: CTS_RTS_SS; SDHI1: WP" 
      P511 176 GPT0_GTIOCB - None "Peripheral mode" CMOS None "CAN1: CRX; GPT0: GTIOCB; IIC2: SDA; IRQ0: IRQ15; PDC0: PCKO; SCI4: RXD_MISO; SCI4: SCL" 
      P512 175 GPT0_GTIOCA - None "Peripheral mode" CMOS None "CAN1: CTX; GPT0: GTIOCA; IIC2: SCL; IRQ0: IRQ14; PDC0: VSYNC; SCI4: SDA; SCI4: TXD_MOSI" 
      P513 174 - - - Disabled - - "GLCDC0: LCD_DATA16" 
      P600 122 - - - Disabled - - "BUS0: RD; GLCDC0: LCD_DATA02" 
      P601 121 - - - Disabled - - "BUS0: WR_WR0_DQM0; GLCDC0: LCD_DATA03" 
      P602 120 - - - Disabled - - "BUS0: BCLK_SDCLK; GLCDC0: LCD_DATA04" 
      P603 119 - - - Disabled - - "BUS0: D13_DQ13" 
      P604 118 - - - Disabled - - "BUS0: D12_DQ12" 
      P605 117 - - - Disabled - - "BUS0: D11_DQ11" 
      P606 116 - - - Disabled - - "GLCDC0: LCD_DATA03" 
      P607 115 - - - Disabled - - "GLCDC0: LCD_DATA04" 
      P608 99 - - - Disabled - - "BUS0: A00_BC0_DQM1; GLCDC0: LCD_DATA07" 
      P609 100 - - - Disabled - - "BUS0: CS1_CKE; GLCDC0: LCD_DATA06" 
      P610 101 - - - Disabled - - "BUS0: CS0_WE; GLCDC0: LCD_DATA05" 
      P611 102 - - - Disabled - - "BUS0: SDCS" 
      P612 103 - - - Disabled - - "BUS0: D8_DQ8" 
      P613 104 - - - Disabled - - "BUS0: D9_DQ9" 
      P614 105 - - - Disabled - - "BUS0: D10_DQ10" 
      P615 106 - - - Disabled - - "GLCDC0: LCD_DATA10" 
      P700 8 - - - Disabled - - "ETHERC1: TXD0; GPT5: GTIOCA; PDC0: PIXD3" 
      P701 9 - - - Disabled - - "ETHERC1: REF50CK; GPT5: GTIOCB; PDC0: PIXD2" 
      P702 10 - - - Disabled - - "ETHERC1: RXD0; GPT6: GTIOCA; PDC0: PIXD1" 
      P703 11 - - - Disabled - - "ETHERC1: RXD1; GPT6: GTIOCB; PDC0: PIXD0" 
      P704 12 - - - Disabled - - "ETHERC1: RX_ER; PDC0: HSYNC" 
      P705 13 - - - Disabled - - "ETHERC1: CRS_DV; PDC0: PIXCLK" 
      P706 14 - - - Disabled - - "IRQ0: IRQ07; SCI3: RXD_MISO; SCI3: SCL; USBHS0: OVRCURB" 
      P707 15 - - - Disabled - - "IRQ0: IRQ08; SCI3: SDA; SCI3: TXD_MOSI; USBHS0: OVRCURA" 
      P800 133 - - - Disabled - - "BUS0: D14_DQ14" 
      P801 134 - - - Disabled - - "BUS0: D15_DQ15; SDHI1: DAT4" 
      P802 135 - - - Disabled - - "GLCDC0: LCD_DATA02; SDHI1: DAT5" 
      P803 136 - - - Disabled - - "GLCDC0: LCD_DATA01; SDHI1: DAT6" 
      P804 137 - - - Disabled - - "GLCDC0: LCD_DATA00; SDHI1: DAT7" 
      P805 173 - - - Disabled - - "GLCDC0: LCD_DATA17" 
      P806 172 - - - Disabled - - "GLCDC0: LCD_EXTCLK" 
      P900 58 - - - Disabled - - "BUS0: A23; GLCDC0: LCD_CLK" 
      P901 59 - - - Disabled - - "GLCDC0: LCD_DATA15" 
      P905 73 - - - Disabled - - "BUS0: CS4; GLCDC0: LCD_DATA11" 
      P906 72 - - - Disabled - - "BUS0: CS5; GLCDC0: LCD_DATA12" 
      P907 71 - - - Disabled - - "BUS0: CS6; GLCDC0: LCD_DATA13" 
      P908 70 - - - Disabled - - "BUS0: CS7; GLCDC0: LCD_DATA14" 
      PA00 114 - - - Disabled - - "GLCDC0: LCD_DATA05" 
      PA01 113 - - - Disabled - - "GLCDC0: LCD_DATA06" 
      PA08 107 - - - Disabled - - "GLCDC0: LCD_DATA09" 
      PA09 108 - - - Disabled - - "GLCDC0: LCD_DATA08" 
      PA10 109 - - - Disabled - - "GLCDC0: LCD_DATA07" 
      PB00 16 - - - Disabled - - "SCI3: SCK; USBHS0: VBUSEN" 
      PB01 17 - - - Disabled - - "SCI3: CTS_RTS_SS; USBHS0: VBUS" 
      PVSSUSBHS 29 USBHS0_PVSSUSBHS - - - - - - 
      RES 67 - - - - - - - 
      USBDM 46 USBFS0_USBDM - - - - - - 
      USBDP 47 USBFS0_USBDP - - - - - - 
      USBHSDM 31 USBHS0_USBHSDM - - - - - - 
      USBHSDP 32 USBHS0_USBHSDP - - - - - - 
      USBHSRREF 27 USBHS0_USBHSRREF - - - - - - 
      VBAT 18 - - - - - - - 
      VCC 110 - - - - - - - 
      VCC 66 - - - - - - - 
      VCC 123 - - - - - - - 
      VCC 25 - - - - - - - 
      VCC 138 - - - - - - - 
      VCC 149 - - - - - - - 
      VCC 61 - - - - - - - 
      VCC 171 - - - - - - - 
      VCC 84 - - - - - - - 
      VCC 97 - - - - - - - 
      VCCUSB 48 USBFS0_VCCUSB - - - - - - 
      VCCUSBHS 34 USBHS0_VCCUSBHS - - - - - - 
      VCL 19 - - - - - - - 
      VCL1 112 - - - - - - - 
      VCL1 62 - - - - - - - 
      VCL2 148 - - - - - - - 
      VLO 64 - - - - - - - 
      VLO 65 - - - - - - - 
      VREFH 154 ADC_VREFH - - - - - - 
      VREFH0 158 ADC_VREFH0 - - - - - - 
      VREFL 153 ADC_VREFL - - - - - - 
      VREFL0 157 ADC_VREFL0 - - - - - - 
      VSS 22 - - - - - - - 
      VSS 111 - - - - - - - 
      VSS 35 - - - - - - - 
      VSS 124 - - - - - - - 
      VSS 139 - - - - - - - 
      VSS 60 - - - - - - - 
      VSS 170 - - - - - - - 
      VSS 83 - - - - - - - 
      VSS 150 - - - - - - - 
      VSS 63 - - - - - - - 
      VSS 98 - - - - - - - 
      VSS1USBHS 33 USBHS0_VSS1USBHS - - - - - - 
      VSS2USBHS 30 USBHS0_VSS2USBHS - - - - - - 
      VSSUSB 45 USBFS0_VSSUSB - - - - - - 
      XCIN 20 CGC0_XCIN - - - - - - 
      XCOUT 21 CGC0_XCOUT - - - - - - 
      
  Module "CGC Driver on r_cgc"
    Parameter Checking: Default (BSP)
    Main Oscillator Wait Time: 2087 us (547 cycles)
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Drive: Standard (12.5pf)
    Configure Subclock Drive On Reset: Enabled
    Low Voltage Mode: Disable
    
  Module "ELC Driver on r_elc"
    Parameter Checking: Default (BSP)
    
  Module "I/O Port Driver on r_ioport"
    Parameter Checking: Default (BSP)
    
  Module "FMI Driver on r_fmi"
    Parameter Checking: Default (BSP)
    SSP MCU Information Symbol Name: g_fmi_data
    Part Number Mask: 0xFE00
    
  Module "Timer Driver on r_gpt"
    Parameter Checking: Default (BSP)
    
  Module "External IRQ Driver on r_icu"
    Parameter Checking: Default (BSP)
    
  Module "CTSU Driver on r_ctsu"
    Parameter Checking Enable: Default (BSP)
    Offset Adjustment: Enabled
    Drift Compensation: Enabled
    Drift Compensation Method (Valid only if Drift Compensation is enabled above): Alternate method 1
    Steady state drift compensation rate, drift compensation will be applied per n scans: 500
    Startup drift compensation rate (Should be less than the steady state drift compensation rate): 5
    Channel release compensation rate (Should be less than the steady state drift compensation rate): 500
    Default filter depth (used in sensor count filter provided by driver): 1
    Runtime rate of tuning of sensor values (if drift compensation is used this value is overridden to be twice the rate of the steady state drift compensation): 800
    Perform auto-tune and drift compensation only when all channels are untouched: True
    Max. active channels: 5
    
  Module "Transfer Driver on r_dtc"
    Parameter Checking: Default (BSP)
    Software Start: Disabled
    Linker section to keep DTC vector table: .ssp_dtc_vector_table
    
  HAL
    Instance "g_fmi FMI Driver on r_fmi"
      Name: g_fmi
      
    Instance "g_elc ELC Driver on r_elc"
      Name [Fixed]: g_elc
      
    Instance "g_ioport I/O Port Driver on r_ioport"
      Name [Fixed]: g_ioport
      
    Instance "g_cgc CGC Driver on r_cgc"
      Name [Fixed]: g_cgc
      
    Instance "g_gpt0 Timer Driver on r_gpt"
      Name: g_gpt0
      Channel: 0
      Mode: PWM
      Duty Cycle Range (only applicable in PWM mode): Shortest: 2 PCLK, Longest: (Period - 1) PCLK
      Period Value: 50
      Period Unit: Hertz
      Duty Cycle Value: 50
      Duty Cycle Unit: Unit Percent
      Auto Start: False
      GTIOCA Output Enabled: True
      GTIOCA Stop Level: Pin Level High
      GTIOCB Output Enabled: False
      GTIOCB Stop Level: Pin Level Low
      Callback: NULL
      Overflow Interrupt Priority: Disabled
      
    Instance "g_external_irq0 External IRQ Driver on r_icu"
      Name: g_external_irq0
      Channel: 11
      Trigger: Rising
      Digital Filtering: Disabled
      Digital Filtering Sample Clock (Only valid when Digital Filtering is Enabled): PCLK / 64
      Interrupt enabled after initialization: True
      Callback: switch_callback
      Pin Interrupt Priority: Priority 5
      
    Instance "g_external_irq1 External IRQ Driver on r_icu"
      Name: g_external_irq1
      Channel: 10
      Trigger: Rising
      Digital Filtering: Disabled
      Digital Filtering Sample Clock (Only valid when Digital Filtering is Enabled): PCLK / 64
      Interrupt enabled after initialization: True
      Callback: sclb
      Pin Interrupt Priority: Priority 5
      
    Instance "g_ctsu0 CTSU Driver on r_ctsu"
      Name: g_ctsu0
      CTSU configuration used: g_ctsu_config
      Callback: NULL
      Data Processing Option: Default Processing (Recommended)
      Write Interrupt Priority: Priority 4
      Read Interrupt Priority: Priority 4
      End Interrupt Priority: Priority 4
      
      Instance "g_transfer0 Transfer Driver on r_dtc CTSU END"
        Name: g_transfer0
        Mode: Block
        Transfer Size: 2 Bytes
        Destination Address Mode: Incremented
        Source Address Mode: Incremented
        Repeat Area (Unused in Normal Mode): Source
        Interrupt Frequency: After all transfers have completed
        Destination Pointer: NULL
        Source Pointer: NULL
        Number of Transfers: 1
        Number of Blocks (Valid only in Block Mode): 1
        Activation Source (Must enable IRQ): CTSU END
        Auto Enable: False
        Callback (Only valid with Software start): NULL
        ELC Software Event Interrupt Priority: Disabled
        
  Messaging
