-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TVALID : IN STD_LOGIC;
    buf_V_31_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_30_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_29_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_28_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_27_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_26_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_25_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_24_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_23_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_22_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_21_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_20_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_19_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_18_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_17_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_16_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_15_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_14_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_13_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_12_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_11_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_10_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_9_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_8_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_7_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_6_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_5_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_4_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_3_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_2_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_1_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_31_ce0 : OUT STD_LOGIC;
    buf_V_31_we0 : OUT STD_LOGIC;
    buf_V_31_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    zext_ln156 : IN STD_LOGIC_VECTOR (4 downto 0);
    buf_V_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_30_ce0 : OUT STD_LOGIC;
    buf_V_30_we0 : OUT STD_LOGIC;
    buf_V_30_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_29_ce0 : OUT STD_LOGIC;
    buf_V_29_we0 : OUT STD_LOGIC;
    buf_V_29_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_28_ce0 : OUT STD_LOGIC;
    buf_V_28_we0 : OUT STD_LOGIC;
    buf_V_28_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_27_ce0 : OUT STD_LOGIC;
    buf_V_27_we0 : OUT STD_LOGIC;
    buf_V_27_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_26_ce0 : OUT STD_LOGIC;
    buf_V_26_we0 : OUT STD_LOGIC;
    buf_V_26_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_25_ce0 : OUT STD_LOGIC;
    buf_V_25_we0 : OUT STD_LOGIC;
    buf_V_25_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_24_ce0 : OUT STD_LOGIC;
    buf_V_24_we0 : OUT STD_LOGIC;
    buf_V_24_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_23_ce0 : OUT STD_LOGIC;
    buf_V_23_we0 : OUT STD_LOGIC;
    buf_V_23_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_22_ce0 : OUT STD_LOGIC;
    buf_V_22_we0 : OUT STD_LOGIC;
    buf_V_22_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_21_ce0 : OUT STD_LOGIC;
    buf_V_21_we0 : OUT STD_LOGIC;
    buf_V_21_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_20_ce0 : OUT STD_LOGIC;
    buf_V_20_we0 : OUT STD_LOGIC;
    buf_V_20_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_19_ce0 : OUT STD_LOGIC;
    buf_V_19_we0 : OUT STD_LOGIC;
    buf_V_19_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_18_ce0 : OUT STD_LOGIC;
    buf_V_18_we0 : OUT STD_LOGIC;
    buf_V_18_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_17_ce0 : OUT STD_LOGIC;
    buf_V_17_we0 : OUT STD_LOGIC;
    buf_V_17_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_16_ce0 : OUT STD_LOGIC;
    buf_V_16_we0 : OUT STD_LOGIC;
    buf_V_16_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_15_ce0 : OUT STD_LOGIC;
    buf_V_15_we0 : OUT STD_LOGIC;
    buf_V_15_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_14_ce0 : OUT STD_LOGIC;
    buf_V_14_we0 : OUT STD_LOGIC;
    buf_V_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_13_ce0 : OUT STD_LOGIC;
    buf_V_13_we0 : OUT STD_LOGIC;
    buf_V_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_12_ce0 : OUT STD_LOGIC;
    buf_V_12_we0 : OUT STD_LOGIC;
    buf_V_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_11_ce0 : OUT STD_LOGIC;
    buf_V_11_we0 : OUT STD_LOGIC;
    buf_V_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_10_ce0 : OUT STD_LOGIC;
    buf_V_10_we0 : OUT STD_LOGIC;
    buf_V_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_9_ce0 : OUT STD_LOGIC;
    buf_V_9_we0 : OUT STD_LOGIC;
    buf_V_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_8_ce0 : OUT STD_LOGIC;
    buf_V_8_we0 : OUT STD_LOGIC;
    buf_V_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_7_ce0 : OUT STD_LOGIC;
    buf_V_7_we0 : OUT STD_LOGIC;
    buf_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_6_ce0 : OUT STD_LOGIC;
    buf_V_6_we0 : OUT STD_LOGIC;
    buf_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_5_ce0 : OUT STD_LOGIC;
    buf_V_5_we0 : OUT STD_LOGIC;
    buf_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_4_ce0 : OUT STD_LOGIC;
    buf_V_4_we0 : OUT STD_LOGIC;
    buf_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_3_ce0 : OUT STD_LOGIC;
    buf_V_3_we0 : OUT STD_LOGIC;
    buf_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_we0 : OUT STD_LOGIC;
    buf_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_we0 : OUT STD_LOGIC;
    buf_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_we0 : OUT STD_LOGIC;
    buf_V_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in0_V_TDATA : IN STD_LOGIC_VECTOR (95 downto 0);
    in0_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln158_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in0_V_TDATA_blk_n : STD_LOGIC;
    signal zext_ln156_cast_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kx_fu_298 : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_2_fu_1260_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_kx_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal oldMax_V_fu_302 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_fu_1372_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_1_fu_306 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_1_fu_1397_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_1_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_2_fu_310 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_2_fu_1422_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_2_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_3_fu_314 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_3_fu_1447_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_3_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_4_fu_318 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_4_fu_1472_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_4_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_5_fu_322 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_5_fu_1497_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_5_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_6_fu_326 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_6_fu_1522_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_6_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_7_fu_330 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_7_fu_1547_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_7_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_8_fu_334 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_8_fu_1572_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_8_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_9_fu_338 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_9_fu_1597_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_9_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_10_fu_342 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_10_fu_1622_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_10_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_11_fu_346 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_11_fu_1647_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_11_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_12_fu_350 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_12_fu_1672_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_12_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_13_fu_354 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_13_fu_1697_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_13_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_14_fu_358 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_14_fu_1722_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_14_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_15_fu_362 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_15_fu_1747_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_15_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_16_fu_366 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_16_fu_1772_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_16_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_17_fu_370 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_17_fu_1797_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_17_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_18_fu_374 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_18_fu_1822_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_18_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_19_fu_378 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_19_fu_1847_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_19_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_20_fu_382 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_20_fu_1872_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_20_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_21_fu_386 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_21_fu_1897_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_21_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_22_fu_390 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_22_fu_1922_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_22_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_23_fu_394 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_23_fu_1947_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_23_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_24_fu_398 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_24_fu_1972_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_24_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_25_fu_402 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_25_fu_1997_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_25_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_26_fu_406 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_26_fu_2022_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_26_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_27_fu_410 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_27_fu_2047_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_27_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_28_fu_414 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_28_fu_2072_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_28_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_29_fu_418 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_29_fu_2097_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_29_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_30_fu_422 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_30_fu_2122_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_30_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_31_fu_426 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_31_fu_2147_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_31_load : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln158_1_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_fu_1362_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_1_fu_1381_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_1_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_2_fu_1406_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_2_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_3_fu_1431_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_3_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_4_fu_1456_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_4_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_5_fu_1481_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_5_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_6_fu_1506_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_6_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_7_fu_1531_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_7_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_8_fu_1556_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_8_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_9_fu_1581_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_9_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_10_fu_1606_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_10_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_11_fu_1631_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_11_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_12_fu_1656_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_12_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_13_fu_1681_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_13_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_14_fu_1706_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_14_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_15_fu_1731_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_15_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_16_fu_1756_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_16_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_17_fu_1781_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_17_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_18_fu_1806_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_18_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_19_fu_1831_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_19_fu_1841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_20_fu_1856_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_20_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_21_fu_1881_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_21_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_22_fu_1906_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_22_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_23_fu_1931_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_23_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_24_fu_1956_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_24_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_25_fu_1981_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_25_fu_1991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_26_fu_2006_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_26_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_27_fu_2031_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_27_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_28_fu_2056_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_28_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_29_fu_2081_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_29_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_30_fu_2106_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_30_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_31_fu_2131_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_31_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1053 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    kx_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    kx_fu_298 <= kx_2_fu_1260_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    kx_fu_298 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_10_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_10_fu_342 <= select_ln167_10_fu_1622_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_10_fu_342 <= buf_V_10_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_11_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_11_fu_346 <= select_ln167_11_fu_1647_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_11_fu_346 <= buf_V_11_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_12_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_12_fu_350 <= select_ln167_12_fu_1672_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_12_fu_350 <= buf_V_12_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_13_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_13_fu_354 <= select_ln167_13_fu_1697_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_13_fu_354 <= buf_V_13_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_14_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_14_fu_358 <= select_ln167_14_fu_1722_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_14_fu_358 <= buf_V_14_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_15_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_15_fu_362 <= select_ln167_15_fu_1747_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_15_fu_362 <= buf_V_15_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_16_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_16_fu_366 <= select_ln167_16_fu_1772_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_16_fu_366 <= buf_V_16_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_17_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_17_fu_370 <= select_ln167_17_fu_1797_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_17_fu_370 <= buf_V_17_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_18_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_18_fu_374 <= select_ln167_18_fu_1822_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_18_fu_374 <= buf_V_18_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_19_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_19_fu_378 <= select_ln167_19_fu_1847_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_19_fu_378 <= buf_V_19_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_1_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_1_fu_306 <= select_ln167_1_fu_1397_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_1_fu_306 <= buf_V_1_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_20_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_20_fu_382 <= select_ln167_20_fu_1872_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_20_fu_382 <= buf_V_20_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_21_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_21_fu_386 <= select_ln167_21_fu_1897_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_21_fu_386 <= buf_V_21_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_22_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_22_fu_390 <= select_ln167_22_fu_1922_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_22_fu_390 <= buf_V_22_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_23_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_23_fu_394 <= select_ln167_23_fu_1947_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_23_fu_394 <= buf_V_23_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_24_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_24_fu_398 <= select_ln167_24_fu_1972_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_24_fu_398 <= buf_V_24_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_25_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_25_fu_402 <= select_ln167_25_fu_1997_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_25_fu_402 <= buf_V_25_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_26_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_26_fu_406 <= select_ln167_26_fu_2022_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_26_fu_406 <= buf_V_26_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_27_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_27_fu_410 <= select_ln167_27_fu_2047_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_27_fu_410 <= buf_V_27_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_28_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_28_fu_414 <= select_ln167_28_fu_2072_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_28_fu_414 <= buf_V_28_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_29_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_29_fu_418 <= select_ln167_29_fu_2097_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_29_fu_418 <= buf_V_29_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_2_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_2_fu_310 <= select_ln167_2_fu_1422_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_2_fu_310 <= buf_V_2_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_30_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_30_fu_422 <= select_ln167_30_fu_2122_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_30_fu_422 <= buf_V_30_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_31_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_31_fu_426 <= select_ln167_31_fu_2147_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_31_fu_426 <= buf_V_31_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_3_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_3_fu_314 <= select_ln167_3_fu_1447_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_3_fu_314 <= buf_V_3_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_4_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_4_fu_318 <= select_ln167_4_fu_1472_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_4_fu_318 <= buf_V_4_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_5_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_5_fu_322 <= select_ln167_5_fu_1497_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_5_fu_322 <= buf_V_5_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_6_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_6_fu_326 <= select_ln167_6_fu_1522_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_6_fu_326 <= buf_V_6_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_7_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_7_fu_330 <= select_ln167_7_fu_1547_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_7_fu_330 <= buf_V_7_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_8_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_8_fu_334 <= select_ln167_8_fu_1572_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_8_fu_334 <= buf_V_8_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_9_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_9_fu_338 <= select_ln167_9_fu_1597_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_9_fu_338 <= buf_V_9_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1053)) then
                if ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0)) then 
                    oldMax_V_fu_302 <= select_ln167_fu_1372_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_fu_302 <= buf_V_load_1;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_1053_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
                ap_condition_1053 <= (not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_kx_1_assign_proc : process(ap_CS_fsm_state1, kx_fu_298, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_kx_1 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_kx_1 <= kx_fu_298;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_10_load_assign_proc : process(ap_CS_fsm_state1, buf_V_10_load_1, ap_loop_init, oldMax_V_10_fu_342)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_10_load <= buf_V_10_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_10_load <= oldMax_V_10_fu_342;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_11_load_assign_proc : process(ap_CS_fsm_state1, buf_V_11_load_1, ap_loop_init, oldMax_V_11_fu_346)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_11_load <= buf_V_11_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_11_load <= oldMax_V_11_fu_346;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_12_load_assign_proc : process(ap_CS_fsm_state1, buf_V_12_load_1, ap_loop_init, oldMax_V_12_fu_350)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_12_load <= buf_V_12_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_12_load <= oldMax_V_12_fu_350;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_13_load_assign_proc : process(ap_CS_fsm_state1, buf_V_13_load_1, ap_loop_init, oldMax_V_13_fu_354)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_13_load <= buf_V_13_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_13_load <= oldMax_V_13_fu_354;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_14_load_assign_proc : process(ap_CS_fsm_state1, buf_V_14_load_1, ap_loop_init, oldMax_V_14_fu_358)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_14_load <= buf_V_14_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_14_load <= oldMax_V_14_fu_358;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_15_load_assign_proc : process(ap_CS_fsm_state1, buf_V_15_load_1, ap_loop_init, oldMax_V_15_fu_362)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_15_load <= buf_V_15_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_15_load <= oldMax_V_15_fu_362;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_16_load_assign_proc : process(ap_CS_fsm_state1, buf_V_16_load_1, ap_loop_init, oldMax_V_16_fu_366)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_16_load <= buf_V_16_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_16_load <= oldMax_V_16_fu_366;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_17_load_assign_proc : process(ap_CS_fsm_state1, buf_V_17_load_1, ap_loop_init, oldMax_V_17_fu_370)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_17_load <= buf_V_17_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_17_load <= oldMax_V_17_fu_370;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_18_load_assign_proc : process(ap_CS_fsm_state1, buf_V_18_load_1, ap_loop_init, oldMax_V_18_fu_374)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_18_load <= buf_V_18_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_18_load <= oldMax_V_18_fu_374;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_19_load_assign_proc : process(ap_CS_fsm_state1, buf_V_19_load_1, ap_loop_init, oldMax_V_19_fu_378)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_19_load <= buf_V_19_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_19_load <= oldMax_V_19_fu_378;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_1_load_assign_proc : process(ap_CS_fsm_state1, buf_V_1_load_1, ap_loop_init, oldMax_V_1_fu_306)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_1_load <= buf_V_1_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_1_load <= oldMax_V_1_fu_306;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_20_load_assign_proc : process(ap_CS_fsm_state1, buf_V_20_load_1, ap_loop_init, oldMax_V_20_fu_382)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_20_load <= buf_V_20_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_20_load <= oldMax_V_20_fu_382;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_21_load_assign_proc : process(ap_CS_fsm_state1, buf_V_21_load_1, ap_loop_init, oldMax_V_21_fu_386)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_21_load <= buf_V_21_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_21_load <= oldMax_V_21_fu_386;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_22_load_assign_proc : process(ap_CS_fsm_state1, buf_V_22_load_1, ap_loop_init, oldMax_V_22_fu_390)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_22_load <= buf_V_22_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_22_load <= oldMax_V_22_fu_390;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_23_load_assign_proc : process(ap_CS_fsm_state1, buf_V_23_load_1, ap_loop_init, oldMax_V_23_fu_394)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_23_load <= buf_V_23_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_23_load <= oldMax_V_23_fu_394;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_24_load_assign_proc : process(ap_CS_fsm_state1, buf_V_24_load_1, ap_loop_init, oldMax_V_24_fu_398)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_24_load <= buf_V_24_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_24_load <= oldMax_V_24_fu_398;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_25_load_assign_proc : process(ap_CS_fsm_state1, buf_V_25_load_1, ap_loop_init, oldMax_V_25_fu_402)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_25_load <= buf_V_25_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_25_load <= oldMax_V_25_fu_402;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_26_load_assign_proc : process(ap_CS_fsm_state1, buf_V_26_load_1, ap_loop_init, oldMax_V_26_fu_406)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_26_load <= buf_V_26_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_26_load <= oldMax_V_26_fu_406;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_27_load_assign_proc : process(ap_CS_fsm_state1, buf_V_27_load_1, ap_loop_init, oldMax_V_27_fu_410)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_27_load <= buf_V_27_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_27_load <= oldMax_V_27_fu_410;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_28_load_assign_proc : process(ap_CS_fsm_state1, buf_V_28_load_1, ap_loop_init, oldMax_V_28_fu_414)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_28_load <= buf_V_28_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_28_load <= oldMax_V_28_fu_414;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_29_load_assign_proc : process(ap_CS_fsm_state1, buf_V_29_load_1, ap_loop_init, oldMax_V_29_fu_418)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_29_load <= buf_V_29_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_29_load <= oldMax_V_29_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_2_load_assign_proc : process(ap_CS_fsm_state1, buf_V_2_load_1, ap_loop_init, oldMax_V_2_fu_310)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_2_load <= buf_V_2_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_2_load <= oldMax_V_2_fu_310;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_30_load_assign_proc : process(ap_CS_fsm_state1, buf_V_30_load_1, ap_loop_init, oldMax_V_30_fu_422)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_30_load <= buf_V_30_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_30_load <= oldMax_V_30_fu_422;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_31_load_assign_proc : process(ap_CS_fsm_state1, buf_V_31_load_1, ap_loop_init, oldMax_V_31_fu_426)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_31_load <= buf_V_31_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_31_load <= oldMax_V_31_fu_426;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_3_load_assign_proc : process(ap_CS_fsm_state1, buf_V_3_load_1, ap_loop_init, oldMax_V_3_fu_314)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_3_load <= buf_V_3_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_3_load <= oldMax_V_3_fu_314;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_4_load_assign_proc : process(ap_CS_fsm_state1, buf_V_4_load_1, ap_loop_init, oldMax_V_4_fu_318)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_4_load <= buf_V_4_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_4_load <= oldMax_V_4_fu_318;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_5_load_assign_proc : process(ap_CS_fsm_state1, buf_V_5_load_1, ap_loop_init, oldMax_V_5_fu_322)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_5_load <= buf_V_5_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_5_load <= oldMax_V_5_fu_322;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_6_load_assign_proc : process(ap_CS_fsm_state1, buf_V_6_load_1, ap_loop_init, oldMax_V_6_fu_326)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_6_load <= buf_V_6_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_6_load <= oldMax_V_6_fu_326;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_7_load_assign_proc : process(ap_CS_fsm_state1, buf_V_7_load_1, ap_loop_init, oldMax_V_7_fu_330)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_7_load <= buf_V_7_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_7_load <= oldMax_V_7_fu_330;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_8_load_assign_proc : process(ap_CS_fsm_state1, buf_V_8_load_1, ap_loop_init, oldMax_V_8_fu_334)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_8_load <= buf_V_8_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_8_load <= oldMax_V_8_fu_334;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_9_load_assign_proc : process(ap_CS_fsm_state1, buf_V_9_load_1, ap_loop_init, oldMax_V_9_fu_338)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_9_load <= buf_V_9_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_9_load <= oldMax_V_9_fu_338;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_load_assign_proc : process(ap_CS_fsm_state1, buf_V_load_1, ap_loop_init, oldMax_V_fu_302)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_load <= buf_V_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_load <= oldMax_V_fu_302;
        end if; 
    end process;

    buf_V_10_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_10_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_10_ce0 <= ap_const_logic_1;
        else 
            buf_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_10_d0 <= 
        channeldata_V_10_fu_1606_p4 when (icmp_ln1035_10_fu_1616_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_10_load;

    buf_V_10_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_10_we0 <= ap_const_logic_1;
        else 
            buf_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_11_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_11_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_11_ce0 <= ap_const_logic_1;
        else 
            buf_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_11_d0 <= 
        channeldata_V_11_fu_1631_p4 when (icmp_ln1035_11_fu_1641_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_11_load;

    buf_V_11_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_11_we0 <= ap_const_logic_1;
        else 
            buf_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_12_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_12_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_12_ce0 <= ap_const_logic_1;
        else 
            buf_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_12_d0 <= 
        channeldata_V_12_fu_1656_p4 when (icmp_ln1035_12_fu_1666_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_12_load;

    buf_V_12_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_12_we0 <= ap_const_logic_1;
        else 
            buf_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_13_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_13_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_13_ce0 <= ap_const_logic_1;
        else 
            buf_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_13_d0 <= 
        channeldata_V_13_fu_1681_p4 when (icmp_ln1035_13_fu_1691_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_13_load;

    buf_V_13_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_13_we0 <= ap_const_logic_1;
        else 
            buf_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_14_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_14_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_14_ce0 <= ap_const_logic_1;
        else 
            buf_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_14_d0 <= 
        channeldata_V_14_fu_1706_p4 when (icmp_ln1035_14_fu_1716_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_14_load;

    buf_V_14_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_14_we0 <= ap_const_logic_1;
        else 
            buf_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_15_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_15_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_15_ce0 <= ap_const_logic_1;
        else 
            buf_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_15_d0 <= 
        channeldata_V_15_fu_1731_p4 when (icmp_ln1035_15_fu_1741_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_15_load;

    buf_V_15_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_15_we0 <= ap_const_logic_1;
        else 
            buf_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_16_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_16_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_16_ce0 <= ap_const_logic_1;
        else 
            buf_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_16_d0 <= 
        channeldata_V_16_fu_1756_p4 when (icmp_ln1035_16_fu_1766_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_16_load;

    buf_V_16_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_16_we0 <= ap_const_logic_1;
        else 
            buf_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_17_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_17_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_17_ce0 <= ap_const_logic_1;
        else 
            buf_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_17_d0 <= 
        channeldata_V_17_fu_1781_p4 when (icmp_ln1035_17_fu_1791_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_17_load;

    buf_V_17_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_17_we0 <= ap_const_logic_1;
        else 
            buf_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_18_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_18_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_18_ce0 <= ap_const_logic_1;
        else 
            buf_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_18_d0 <= 
        channeldata_V_18_fu_1806_p4 when (icmp_ln1035_18_fu_1816_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_18_load;

    buf_V_18_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_18_we0 <= ap_const_logic_1;
        else 
            buf_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_19_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_19_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_19_ce0 <= ap_const_logic_1;
        else 
            buf_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_19_d0 <= 
        channeldata_V_19_fu_1831_p4 when (icmp_ln1035_19_fu_1841_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_19_load;

    buf_V_19_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_19_we0 <= ap_const_logic_1;
        else 
            buf_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_d0 <= 
        channeldata_V_1_fu_1381_p4 when (icmp_ln1035_1_fu_1391_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_1_load;

    buf_V_1_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_1_we0 <= ap_const_logic_1;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_20_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_20_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_20_ce0 <= ap_const_logic_1;
        else 
            buf_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_20_d0 <= 
        channeldata_V_20_fu_1856_p4 when (icmp_ln1035_20_fu_1866_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_20_load;

    buf_V_20_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_20_we0 <= ap_const_logic_1;
        else 
            buf_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_21_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_21_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_21_ce0 <= ap_const_logic_1;
        else 
            buf_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_21_d0 <= 
        channeldata_V_21_fu_1881_p4 when (icmp_ln1035_21_fu_1891_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_21_load;

    buf_V_21_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_21_we0 <= ap_const_logic_1;
        else 
            buf_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_22_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_22_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_22_ce0 <= ap_const_logic_1;
        else 
            buf_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_22_d0 <= 
        channeldata_V_22_fu_1906_p4 when (icmp_ln1035_22_fu_1916_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_22_load;

    buf_V_22_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_22_we0 <= ap_const_logic_1;
        else 
            buf_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_23_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_23_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_23_ce0 <= ap_const_logic_1;
        else 
            buf_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_23_d0 <= 
        channeldata_V_23_fu_1931_p4 when (icmp_ln1035_23_fu_1941_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_23_load;

    buf_V_23_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_23_we0 <= ap_const_logic_1;
        else 
            buf_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_24_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_24_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_24_ce0 <= ap_const_logic_1;
        else 
            buf_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_24_d0 <= 
        channeldata_V_24_fu_1956_p4 when (icmp_ln1035_24_fu_1966_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_24_load;

    buf_V_24_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_24_we0 <= ap_const_logic_1;
        else 
            buf_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_25_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_25_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_25_ce0 <= ap_const_logic_1;
        else 
            buf_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_25_d0 <= 
        channeldata_V_25_fu_1981_p4 when (icmp_ln1035_25_fu_1991_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_25_load;

    buf_V_25_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_25_we0 <= ap_const_logic_1;
        else 
            buf_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_26_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_26_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_26_ce0 <= ap_const_logic_1;
        else 
            buf_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_26_d0 <= 
        channeldata_V_26_fu_2006_p4 when (icmp_ln1035_26_fu_2016_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_26_load;

    buf_V_26_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_26_we0 <= ap_const_logic_1;
        else 
            buf_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_27_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_27_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_27_ce0 <= ap_const_logic_1;
        else 
            buf_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_27_d0 <= 
        channeldata_V_27_fu_2031_p4 when (icmp_ln1035_27_fu_2041_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_27_load;

    buf_V_27_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_27_we0 <= ap_const_logic_1;
        else 
            buf_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_28_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_28_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_28_ce0 <= ap_const_logic_1;
        else 
            buf_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_28_d0 <= 
        channeldata_V_28_fu_2056_p4 when (icmp_ln1035_28_fu_2066_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_28_load;

    buf_V_28_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_28_we0 <= ap_const_logic_1;
        else 
            buf_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_29_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_29_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_29_ce0 <= ap_const_logic_1;
        else 
            buf_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_29_d0 <= 
        channeldata_V_29_fu_2081_p4 when (icmp_ln1035_29_fu_2091_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_29_load;

    buf_V_29_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_29_we0 <= ap_const_logic_1;
        else 
            buf_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_d0 <= 
        channeldata_V_2_fu_1406_p4 when (icmp_ln1035_2_fu_1416_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_2_load;

    buf_V_2_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_2_we0 <= ap_const_logic_1;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_30_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_30_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_30_ce0 <= ap_const_logic_1;
        else 
            buf_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_30_d0 <= 
        channeldata_V_30_fu_2106_p4 when (icmp_ln1035_30_fu_2116_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_30_load;

    buf_V_30_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_30_we0 <= ap_const_logic_1;
        else 
            buf_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_31_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_31_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_31_ce0 <= ap_const_logic_1;
        else 
            buf_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_31_d0 <= 
        channeldata_V_31_fu_2131_p4 when (icmp_ln1035_31_fu_2141_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_31_load;

    buf_V_31_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_31_we0 <= ap_const_logic_1;
        else 
            buf_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_d0 <= 
        channeldata_V_3_fu_1431_p4 when (icmp_ln1035_3_fu_1441_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_3_load;

    buf_V_3_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_3_we0 <= ap_const_logic_1;
        else 
            buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_d0 <= 
        channeldata_V_4_fu_1456_p4 when (icmp_ln1035_4_fu_1466_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_4_load;

    buf_V_4_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_4_we0 <= ap_const_logic_1;
        else 
            buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_d0 <= 
        channeldata_V_5_fu_1481_p4 when (icmp_ln1035_5_fu_1491_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_5_load;

    buf_V_5_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_5_we0 <= ap_const_logic_1;
        else 
            buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_d0 <= 
        channeldata_V_6_fu_1506_p4 when (icmp_ln1035_6_fu_1516_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_6_load;

    buf_V_6_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_6_we0 <= ap_const_logic_1;
        else 
            buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_7_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_7_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_7_ce0 <= ap_const_logic_1;
        else 
            buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_7_d0 <= 
        channeldata_V_7_fu_1531_p4 when (icmp_ln1035_7_fu_1541_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_7_load;

    buf_V_7_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_7_we0 <= ap_const_logic_1;
        else 
            buf_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_8_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_8_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_8_ce0 <= ap_const_logic_1;
        else 
            buf_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_8_d0 <= 
        channeldata_V_8_fu_1556_p4 when (icmp_ln1035_8_fu_1566_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_8_load;

    buf_V_8_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_8_we0 <= ap_const_logic_1;
        else 
            buf_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_9_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_9_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_9_ce0 <= ap_const_logic_1;
        else 
            buf_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_9_d0 <= 
        channeldata_V_9_fu_1581_p4 when (icmp_ln1035_9_fu_1591_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_9_load;

    buf_V_9_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_9_we0 <= ap_const_logic_1;
        else 
            buf_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_address0 <= zext_ln156_cast_fu_1050_p1(5 - 1 downto 0);

    buf_V_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_d0 <= 
        channeldata_V_fu_1362_p1 when (icmp_ln1035_fu_1366_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_load;

    buf_V_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, icmp_ln158_1_fu_2156_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_we0 <= ap_const_logic_1;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    channeldata_V_10_fu_1606_p4 <= in0_V_TDATA(32 downto 30);
    channeldata_V_11_fu_1631_p4 <= in0_V_TDATA(35 downto 33);
    channeldata_V_12_fu_1656_p4 <= in0_V_TDATA(38 downto 36);
    channeldata_V_13_fu_1681_p4 <= in0_V_TDATA(41 downto 39);
    channeldata_V_14_fu_1706_p4 <= in0_V_TDATA(44 downto 42);
    channeldata_V_15_fu_1731_p4 <= in0_V_TDATA(47 downto 45);
    channeldata_V_16_fu_1756_p4 <= in0_V_TDATA(50 downto 48);
    channeldata_V_17_fu_1781_p4 <= in0_V_TDATA(53 downto 51);
    channeldata_V_18_fu_1806_p4 <= in0_V_TDATA(56 downto 54);
    channeldata_V_19_fu_1831_p4 <= in0_V_TDATA(59 downto 57);
    channeldata_V_1_fu_1381_p4 <= in0_V_TDATA(5 downto 3);
    channeldata_V_20_fu_1856_p4 <= in0_V_TDATA(62 downto 60);
    channeldata_V_21_fu_1881_p4 <= in0_V_TDATA(65 downto 63);
    channeldata_V_22_fu_1906_p4 <= in0_V_TDATA(68 downto 66);
    channeldata_V_23_fu_1931_p4 <= in0_V_TDATA(71 downto 69);
    channeldata_V_24_fu_1956_p4 <= in0_V_TDATA(74 downto 72);
    channeldata_V_25_fu_1981_p4 <= in0_V_TDATA(77 downto 75);
    channeldata_V_26_fu_2006_p4 <= in0_V_TDATA(80 downto 78);
    channeldata_V_27_fu_2031_p4 <= in0_V_TDATA(83 downto 81);
    channeldata_V_28_fu_2056_p4 <= in0_V_TDATA(86 downto 84);
    channeldata_V_29_fu_2081_p4 <= in0_V_TDATA(89 downto 87);
    channeldata_V_2_fu_1406_p4 <= in0_V_TDATA(8 downto 6);
    channeldata_V_30_fu_2106_p4 <= in0_V_TDATA(92 downto 90);
    channeldata_V_31_fu_2131_p4 <= in0_V_TDATA(95 downto 93);
    channeldata_V_3_fu_1431_p4 <= in0_V_TDATA(11 downto 9);
    channeldata_V_4_fu_1456_p4 <= in0_V_TDATA(14 downto 12);
    channeldata_V_5_fu_1481_p4 <= in0_V_TDATA(17 downto 15);
    channeldata_V_6_fu_1506_p4 <= in0_V_TDATA(20 downto 18);
    channeldata_V_7_fu_1531_p4 <= in0_V_TDATA(23 downto 21);
    channeldata_V_8_fu_1556_p4 <= in0_V_TDATA(26 downto 24);
    channeldata_V_9_fu_1581_p4 <= in0_V_TDATA(29 downto 27);
    channeldata_V_fu_1362_p1 <= in0_V_TDATA(3 - 1 downto 0);
    icmp_ln1035_10_fu_1616_p2 <= "1" when (unsigned(channeldata_V_10_fu_1606_p4) > unsigned(ap_sig_allocacmp_oldMax_V_10_load)) else "0";
    icmp_ln1035_11_fu_1641_p2 <= "1" when (unsigned(channeldata_V_11_fu_1631_p4) > unsigned(ap_sig_allocacmp_oldMax_V_11_load)) else "0";
    icmp_ln1035_12_fu_1666_p2 <= "1" when (unsigned(channeldata_V_12_fu_1656_p4) > unsigned(ap_sig_allocacmp_oldMax_V_12_load)) else "0";
    icmp_ln1035_13_fu_1691_p2 <= "1" when (unsigned(channeldata_V_13_fu_1681_p4) > unsigned(ap_sig_allocacmp_oldMax_V_13_load)) else "0";
    icmp_ln1035_14_fu_1716_p2 <= "1" when (unsigned(channeldata_V_14_fu_1706_p4) > unsigned(ap_sig_allocacmp_oldMax_V_14_load)) else "0";
    icmp_ln1035_15_fu_1741_p2 <= "1" when (unsigned(channeldata_V_15_fu_1731_p4) > unsigned(ap_sig_allocacmp_oldMax_V_15_load)) else "0";
    icmp_ln1035_16_fu_1766_p2 <= "1" when (unsigned(channeldata_V_16_fu_1756_p4) > unsigned(ap_sig_allocacmp_oldMax_V_16_load)) else "0";
    icmp_ln1035_17_fu_1791_p2 <= "1" when (unsigned(channeldata_V_17_fu_1781_p4) > unsigned(ap_sig_allocacmp_oldMax_V_17_load)) else "0";
    icmp_ln1035_18_fu_1816_p2 <= "1" when (unsigned(channeldata_V_18_fu_1806_p4) > unsigned(ap_sig_allocacmp_oldMax_V_18_load)) else "0";
    icmp_ln1035_19_fu_1841_p2 <= "1" when (unsigned(channeldata_V_19_fu_1831_p4) > unsigned(ap_sig_allocacmp_oldMax_V_19_load)) else "0";
    icmp_ln1035_1_fu_1391_p2 <= "1" when (unsigned(channeldata_V_1_fu_1381_p4) > unsigned(ap_sig_allocacmp_oldMax_V_1_load)) else "0";
    icmp_ln1035_20_fu_1866_p2 <= "1" when (unsigned(channeldata_V_20_fu_1856_p4) > unsigned(ap_sig_allocacmp_oldMax_V_20_load)) else "0";
    icmp_ln1035_21_fu_1891_p2 <= "1" when (unsigned(channeldata_V_21_fu_1881_p4) > unsigned(ap_sig_allocacmp_oldMax_V_21_load)) else "0";
    icmp_ln1035_22_fu_1916_p2 <= "1" when (unsigned(channeldata_V_22_fu_1906_p4) > unsigned(ap_sig_allocacmp_oldMax_V_22_load)) else "0";
    icmp_ln1035_23_fu_1941_p2 <= "1" when (unsigned(channeldata_V_23_fu_1931_p4) > unsigned(ap_sig_allocacmp_oldMax_V_23_load)) else "0";
    icmp_ln1035_24_fu_1966_p2 <= "1" when (unsigned(channeldata_V_24_fu_1956_p4) > unsigned(ap_sig_allocacmp_oldMax_V_24_load)) else "0";
    icmp_ln1035_25_fu_1991_p2 <= "1" when (unsigned(channeldata_V_25_fu_1981_p4) > unsigned(ap_sig_allocacmp_oldMax_V_25_load)) else "0";
    icmp_ln1035_26_fu_2016_p2 <= "1" when (unsigned(channeldata_V_26_fu_2006_p4) > unsigned(ap_sig_allocacmp_oldMax_V_26_load)) else "0";
    icmp_ln1035_27_fu_2041_p2 <= "1" when (unsigned(channeldata_V_27_fu_2031_p4) > unsigned(ap_sig_allocacmp_oldMax_V_27_load)) else "0";
    icmp_ln1035_28_fu_2066_p2 <= "1" when (unsigned(channeldata_V_28_fu_2056_p4) > unsigned(ap_sig_allocacmp_oldMax_V_28_load)) else "0";
    icmp_ln1035_29_fu_2091_p2 <= "1" when (unsigned(channeldata_V_29_fu_2081_p4) > unsigned(ap_sig_allocacmp_oldMax_V_29_load)) else "0";
    icmp_ln1035_2_fu_1416_p2 <= "1" when (unsigned(channeldata_V_2_fu_1406_p4) > unsigned(ap_sig_allocacmp_oldMax_V_2_load)) else "0";
    icmp_ln1035_30_fu_2116_p2 <= "1" when (unsigned(channeldata_V_30_fu_2106_p4) > unsigned(ap_sig_allocacmp_oldMax_V_30_load)) else "0";
    icmp_ln1035_31_fu_2141_p2 <= "1" when (unsigned(channeldata_V_31_fu_2131_p4) > unsigned(ap_sig_allocacmp_oldMax_V_31_load)) else "0";
    icmp_ln1035_3_fu_1441_p2 <= "1" when (unsigned(channeldata_V_3_fu_1431_p4) > unsigned(ap_sig_allocacmp_oldMax_V_3_load)) else "0";
    icmp_ln1035_4_fu_1466_p2 <= "1" when (unsigned(channeldata_V_4_fu_1456_p4) > unsigned(ap_sig_allocacmp_oldMax_V_4_load)) else "0";
    icmp_ln1035_5_fu_1491_p2 <= "1" when (unsigned(channeldata_V_5_fu_1481_p4) > unsigned(ap_sig_allocacmp_oldMax_V_5_load)) else "0";
    icmp_ln1035_6_fu_1516_p2 <= "1" when (unsigned(channeldata_V_6_fu_1506_p4) > unsigned(ap_sig_allocacmp_oldMax_V_6_load)) else "0";
    icmp_ln1035_7_fu_1541_p2 <= "1" when (unsigned(channeldata_V_7_fu_1531_p4) > unsigned(ap_sig_allocacmp_oldMax_V_7_load)) else "0";
    icmp_ln1035_8_fu_1566_p2 <= "1" when (unsigned(channeldata_V_8_fu_1556_p4) > unsigned(ap_sig_allocacmp_oldMax_V_8_load)) else "0";
    icmp_ln1035_9_fu_1591_p2 <= "1" when (unsigned(channeldata_V_9_fu_1581_p4) > unsigned(ap_sig_allocacmp_oldMax_V_9_load)) else "0";
    icmp_ln1035_fu_1366_p2 <= "1" when (unsigned(channeldata_V_fu_1362_p1) > unsigned(ap_sig_allocacmp_oldMax_V_load)) else "0";
    icmp_ln158_1_fu_2156_p2 <= "1" when (kx_2_fu_1260_p2 = ap_const_lv2_2) else "0";
    icmp_ln158_fu_1254_p2 <= "1" when (ap_sig_allocacmp_kx_1 = ap_const_lv2_2) else "0";

    in0_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if (((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            in0_V_TDATA_blk_n <= in0_V_TVALID;
        else 
            in0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in0_V_TREADY_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_1254_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_1254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in0_V_TREADY <= ap_const_logic_1;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    kx_2_fu_1260_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_kx_1) + unsigned(ap_const_lv2_1));
    select_ln167_10_fu_1622_p3 <= 
        channeldata_V_10_fu_1606_p4 when (icmp_ln1035_10_fu_1616_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_10_load;
    select_ln167_11_fu_1647_p3 <= 
        channeldata_V_11_fu_1631_p4 when (icmp_ln1035_11_fu_1641_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_11_load;
    select_ln167_12_fu_1672_p3 <= 
        channeldata_V_12_fu_1656_p4 when (icmp_ln1035_12_fu_1666_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_12_load;
    select_ln167_13_fu_1697_p3 <= 
        channeldata_V_13_fu_1681_p4 when (icmp_ln1035_13_fu_1691_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_13_load;
    select_ln167_14_fu_1722_p3 <= 
        channeldata_V_14_fu_1706_p4 when (icmp_ln1035_14_fu_1716_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_14_load;
    select_ln167_15_fu_1747_p3 <= 
        channeldata_V_15_fu_1731_p4 when (icmp_ln1035_15_fu_1741_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_15_load;
    select_ln167_16_fu_1772_p3 <= 
        channeldata_V_16_fu_1756_p4 when (icmp_ln1035_16_fu_1766_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_16_load;
    select_ln167_17_fu_1797_p3 <= 
        channeldata_V_17_fu_1781_p4 when (icmp_ln1035_17_fu_1791_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_17_load;
    select_ln167_18_fu_1822_p3 <= 
        channeldata_V_18_fu_1806_p4 when (icmp_ln1035_18_fu_1816_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_18_load;
    select_ln167_19_fu_1847_p3 <= 
        channeldata_V_19_fu_1831_p4 when (icmp_ln1035_19_fu_1841_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_19_load;
    select_ln167_1_fu_1397_p3 <= 
        channeldata_V_1_fu_1381_p4 when (icmp_ln1035_1_fu_1391_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_1_load;
    select_ln167_20_fu_1872_p3 <= 
        channeldata_V_20_fu_1856_p4 when (icmp_ln1035_20_fu_1866_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_20_load;
    select_ln167_21_fu_1897_p3 <= 
        channeldata_V_21_fu_1881_p4 when (icmp_ln1035_21_fu_1891_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_21_load;
    select_ln167_22_fu_1922_p3 <= 
        channeldata_V_22_fu_1906_p4 when (icmp_ln1035_22_fu_1916_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_22_load;
    select_ln167_23_fu_1947_p3 <= 
        channeldata_V_23_fu_1931_p4 when (icmp_ln1035_23_fu_1941_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_23_load;
    select_ln167_24_fu_1972_p3 <= 
        channeldata_V_24_fu_1956_p4 when (icmp_ln1035_24_fu_1966_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_24_load;
    select_ln167_25_fu_1997_p3 <= 
        channeldata_V_25_fu_1981_p4 when (icmp_ln1035_25_fu_1991_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_25_load;
    select_ln167_26_fu_2022_p3 <= 
        channeldata_V_26_fu_2006_p4 when (icmp_ln1035_26_fu_2016_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_26_load;
    select_ln167_27_fu_2047_p3 <= 
        channeldata_V_27_fu_2031_p4 when (icmp_ln1035_27_fu_2041_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_27_load;
    select_ln167_28_fu_2072_p3 <= 
        channeldata_V_28_fu_2056_p4 when (icmp_ln1035_28_fu_2066_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_28_load;
    select_ln167_29_fu_2097_p3 <= 
        channeldata_V_29_fu_2081_p4 when (icmp_ln1035_29_fu_2091_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_29_load;
    select_ln167_2_fu_1422_p3 <= 
        channeldata_V_2_fu_1406_p4 when (icmp_ln1035_2_fu_1416_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_2_load;
    select_ln167_30_fu_2122_p3 <= 
        channeldata_V_30_fu_2106_p4 when (icmp_ln1035_30_fu_2116_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_30_load;
    select_ln167_31_fu_2147_p3 <= 
        channeldata_V_31_fu_2131_p4 when (icmp_ln1035_31_fu_2141_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_31_load;
    select_ln167_3_fu_1447_p3 <= 
        channeldata_V_3_fu_1431_p4 when (icmp_ln1035_3_fu_1441_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_3_load;
    select_ln167_4_fu_1472_p3 <= 
        channeldata_V_4_fu_1456_p4 when (icmp_ln1035_4_fu_1466_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_4_load;
    select_ln167_5_fu_1497_p3 <= 
        channeldata_V_5_fu_1481_p4 when (icmp_ln1035_5_fu_1491_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_5_load;
    select_ln167_6_fu_1522_p3 <= 
        channeldata_V_6_fu_1506_p4 when (icmp_ln1035_6_fu_1516_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_6_load;
    select_ln167_7_fu_1547_p3 <= 
        channeldata_V_7_fu_1531_p4 when (icmp_ln1035_7_fu_1541_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_7_load;
    select_ln167_8_fu_1572_p3 <= 
        channeldata_V_8_fu_1556_p4 when (icmp_ln1035_8_fu_1566_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_8_load;
    select_ln167_9_fu_1597_p3 <= 
        channeldata_V_9_fu_1581_p4 when (icmp_ln1035_9_fu_1591_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_9_load;
    select_ln167_fu_1372_p3 <= 
        channeldata_V_fu_1362_p1 when (icmp_ln1035_fu_1366_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_load;
    zext_ln156_cast_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln156),64));
end behav;
