<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)</text>
<text>Date: Fri Oct 25 15:01:08 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[12] </cell>
 <cell>(306, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>841</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[1] </cell>
 <cell>(291, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/INIT_DONE_int_RNIUED4/U0_YWn_GEast</cell>
 <cell>746</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[3] </cell>
 <cell>(293, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/FIC_2_APB_M_PRESET_N_keep_RNIL4HD/U0_YWn_GEast</cell>
 <cell>77</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[0] </cell>
 <cell>(290, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST_RNIS18B/U0_YWn_GEast</cell>
 <cell>75</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[2] </cell>
 <cell>(292, 72)</cell>
 <cell>User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_resetn_tx_RNI4U3/U0_YWn_GEast</cell>
 <cell>26</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[4] </cell>
 <cell>(294, 72)</cell>
 <cell>User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_resetn_tx_RNII8ID/U0_YWn_GEast</cell>
 <cell>26</cell>
</row>
<row>
 <cell>7</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEPAB/U0_YWn_GEast</cell>
 <cell>25</cell>
</row>
<row>
 <cell>8</cell>
 <cell>GB[6] </cell>
 <cell>(296, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell>22</cell>
</row>
<row>
 <cell>9</cell>
 <cell>GB[5] </cell>
 <cell>(295, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKPIB/U0_YWn_GEast</cell>
 <cell>17</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/INIT_DONE_int:Q</cell>
 <cell>(430, 88)</cell>
 <cell>GB[1] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/INIT_DONE_int</cell>
 <cell>ROUTED</cell>
 <cell>4</cell>
</row>
<row>
 <cell>2</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N</cell>
 <cell>(528, 146)</cell>
 <cell>GB[3] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/FIC_2_APB_M_PRESET_N</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_CONFIG_APB</cell>
 <cell>(528, 146)</cell>
 <cell>GB[0] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_resetn_tx:Y</cell>
 <cell>(430, 87)</cell>
 <cell>GB[2] </cell>
 <cell>User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_resetn_tx</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_resetn_tx:Y</cell>
 <cell>(422, 87)</cell>
 <cell>GB[4] </cell>
 <cell>User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_resetn_tx_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q</cell>
 <cell>(604, 106)</cell>
 <cell>GB[7] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_clk_base_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>(25, 134)</cell>
 <cell>GB[6] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q</cell>
 <cell>(431, 85)</cell>
 <cell>GB[5] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NE1 (618, 134)</cell>
 <cell>GB[12] </cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To (Pin Swapped for Back Annotation Only) </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLK0_PAD</cell>
 <cell>H16</cell>
 <cell>MSIO11NB2/I2C_1_SCL/GPIO_1_A/CCC_NE1_CLKI0</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CLK0_PAD_INST/U_IOPAD:Y</cell>
 <cell>(627, 28)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD</cell>
 <cell>CCC-NE1 (618, 134)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CLK0_PAD_net</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[12] </cell>
 <cell>(306, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>841</cell>
 <cell>1</cell>
 <cell>(446, 96)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(447, 66)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(447, 75)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(447, 78)</cell>
 <cell>38</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(447, 99)</cell>
 <cell>80</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(447, 102)</cell>
 <cell>55</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(448, 81)</cell>
 <cell>59</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(448, 87)</cell>
 <cell>143</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(448, 90)</cell>
 <cell>117</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(448, 93)</cell>
 <cell>124</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(448, 144)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(449, 105)</cell>
 <cell>61</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(449, 111)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(449, 114)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(451, 84)</cell>
 <cell>121</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[1] </cell>
 <cell>(291, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/INIT_DONE_int_RNIUED4/U0_YWn_GEast</cell>
 <cell>746</cell>
 <cell>1</cell>
 <cell>(446, 66)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 75)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(446, 78)</cell>
 <cell>38</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(446, 99)</cell>
 <cell>80</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(446, 102)</cell>
 <cell>55</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(447, 81)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(447, 87)</cell>
 <cell>130</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(447, 90)</cell>
 <cell>104</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(447, 93)</cell>
 <cell>111</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(447, 105)</cell>
 <cell>54</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(447, 111)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(447, 114)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(449, 84)</cell>
 <cell>91</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[3] </cell>
 <cell>(293, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/FIC_2_APB_M_PRESET_N_keep_RNIL4HD/U0_YWn_GEast</cell>
 <cell>77</cell>
 <cell>1</cell>
 <cell>(447, 108)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(447, 117)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(447, 120)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(447, 123)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(447, 144)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(448, 105)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(448, 111)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(448, 114)</cell>
 <cell>10</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[0] </cell>
 <cell>(290, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST_RNIS18B/U0_YWn_GEast</cell>
 <cell>75</cell>
 <cell>1</cell>
 <cell>(446, 105)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 108)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(446, 111)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(446, 114)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(446, 117)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(446, 120)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(446, 123)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(446, 144)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[2] </cell>
 <cell>(292, 72)</cell>
 <cell>User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/un1_resetn_tx_RNI4U3/U0_YWn_GEast</cell>
 <cell>26</cell>
 <cell>1</cell>
 <cell>(446, 90)</cell>
 <cell>13</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 93)</cell>
 <cell>13</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[4] </cell>
 <cell>(294, 72)</cell>
 <cell>User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/un1_resetn_tx_RNII8ID/U0_YWn_GEast</cell>
 <cell>26</cell>
 <cell>1</cell>
 <cell>(446, 81)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(447, 84)</cell>
 <cell>18</cell>
</row>
<row>
 <cell>7</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEPAB/U0_YWn_GEast</cell>
 <cell>25</cell>
 <cell>1</cell>
 <cell>(446, 84)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 87)</cell>
 <cell>13</cell>
</row>
<row>
 <cell>8</cell>
 <cell>GB[6] </cell>
 <cell>(296, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell>22</cell>
 <cell> </cell>
 <cell>(450, 84)</cell>
 <cell>22</cell>
</row>
<row>
 <cell>9</cell>
 <cell>GB[5] </cell>
 <cell>(295, 72)</cell>
 <cell>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKPIB/U0_YWn_GEast</cell>
 <cell>17</cell>
 <cell> </cell>
 <cell>(448, 84)</cell>
 <cell>17</cell>
</row>
</table>
<text></text>
</section>
</doc>
