#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 12:58:00 2021
# Process ID: 109940
# Current directory: D:/Programy/VUT/XILINX/Workspace/Projekt/Console
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120884 D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.xpr
# Log file: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/vivado.log
# Journal file: D:/Programy/VUT/XILINX/Workspace/Projekt/Console\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/VUT/XILINX/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 984.562 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:03:06 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:03:06 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:08:33 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:08:33 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:11:52 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:11:52 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:14:28 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:14:28 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:17:42 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:17:42 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:25:40 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:25:40 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:28:59 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:30:42 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:30:42 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:32:06 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:32:06 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:36:54 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:36:54 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:39:24 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:39:24 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:43:14 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:43:14 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:48:59 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:48:59 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 13:55:40 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 13:55:40 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1063.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1700.926 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1700.926 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1844.258 ; gain = 859.695
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:03:12 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:03:12 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:22:50 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:22:50 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:26:32 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:26:32 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:30:18 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:30:18 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:33:27 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:33:27 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:39:44 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:39:44 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 14:53:45 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 14:53:45 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:03:58 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:03:58 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:08:12 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:08:12 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:14:19 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:14:19 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:19:42 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:19:43 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:25:36 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:25:36 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:33:43 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:33:43 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:34:58 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:34:58 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  4 15:36:47 2021] Launched synth_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/runme.log
[Tue May  4 15:36:47 2021] Launched impl_1...
Run output will be captured here: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1919.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1919.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1919.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file copy -force D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/impl_1/top.bit D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Bitstream.bit
set_property -name {xsim.simulate.runtime} -value {20000ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\derailleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\driver_7seg_4digits_speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\tire_diameter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\derailleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\driver_7seg_4digits_speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\tire_diameter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\derailleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\driver_7seg_4digits_speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\tire_diameter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\derailleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\driver_7seg_4digits_speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\tire_diameter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\derailleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\driver_7seg_4digits_speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\tire_diameter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\derailleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\driver_7seg_4digits_speed_cur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programy\VUT\XILINX\Workspace\Projekt\Console\Console.srcs\sources_1\new\tire_diameter.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_mode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits_mode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_speed_cur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits_speed_cur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_cur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'speed_cur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xelab -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/VUT/XILINX/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture testbench of entity xil_defaultlib.tire_diameter [tire_diameter_default]
Compiling architecture behavioral of entity xil_defaultlib.cycle [cycle_default]
Compiling architecture behavioral of entity xil_defaultlib.count_1sec [count_1sec_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_cur [speed_cur_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up [cnt_up_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_speed_cur [driver_7seg_4digits_speed_cur_de...]
Compiling architecture behavioral of entity xil_defaultlib.time_trip [time_trip_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_avg [speed_avg_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_mode [cnt_up_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_mode [driver_7seg_4digits_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.derailleur [derailleur_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ms
Note: button_difficulty process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_button_difficulty  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Reset process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_reset  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Cycle process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_cycle  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: tire_diameter process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_diameter  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
run: Time (s): cpu = 00:48:41 ; elapsed = 01:12:24 . Memory (MB): peak = 2062.523 ; gain = 55.289
xsim: Time (s): cpu = 00:48:46 ; elapsed = 01:12:28 . Memory (MB): peak = 2063.336 ; gain = 84.582
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ms
launch_simulation: Time (s): cpu = 00:48:47 ; elapsed = 01:12:37 . Memory (MB): peak = 2063.336 ; gain = 84.582
save_wave_config {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg}
add_files -fileset sim_1 -norecurse D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg
set_property xsim.view D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
"xelab -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/VUT/XILINX/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f432a062b2f64e1683ee4e2cf28773e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture testbench of entity xil_defaultlib.tire_diameter [tire_diameter_default]
Compiling architecture behavioral of entity xil_defaultlib.cycle [cycle_default]
Compiling architecture behavioral of entity xil_defaultlib.count_1sec [count_1sec_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_cur [speed_cur_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up [cnt_up_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_speed_cur [driver_7seg_4digits_speed_cur_de...]
Compiling architecture behavioral of entity xil_defaultlib.time_trip [time_trip_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.speed_avg [speed_avg_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_mode [cnt_up_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits_mode [driver_7seg_4digits_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.derailleur [derailleur_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ms
Note: button_difficulty process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_button_difficulty  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Reset process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_reset  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Cycle process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_cycle  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: tire_diameter process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_diameter  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sim_1/new/tb_top.vhd
run: Time (s): cpu = 00:50:51 ; elapsed = 01:11:55 . Memory (MB): peak = 2169.688 ; gain = 74.824
xsim: Time (s): cpu = 00:50:54 ; elapsed = 01:12:00 . Memory (MB): peak = 2169.688 ; gain = 74.824
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ms
launch_simulation: Time (s): cpu = 00:50:55 ; elapsed = 01:12:07 . Memory (MB): peak = 2169.688 ; gain = 74.824
save_wave_config {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg}
save_wave_config {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg}
save_wave_config {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg}
save_wave_config {D:/Programy/VUT/XILINX/Workspace/Projekt/Console/tb_top_behav20s.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2194.691 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 20:00:50 2021...
