

================================================================
== Vivado HLS Report for 'cache_module'
================================================================
* Date:           Wed Jul 30 13:27:42 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        cache_module
* Solution:       cache_module
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     11.19|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|  365|   43|  366|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    3|    3|         1|          -|          -|     4|    no    |
        |- Loop 2     |  300|  303|        15|          -|          -|    20|    no    |
        | + Loop 2.1  |   11|   11|         8|          1|          1|     5|    yes   |
        |- Loop 3     |    7|    7|         7|          1|          1|     1|    yes   |
        |- Loop 4     |    7|    7|         7|          1|          1|     1|    yes   |
        |- Loop 5     |   33|   33|        13|          7|          1|     4|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 7
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 7, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 47
* Pipeline: 4
  Pipeline-0: II = 1, D = 8, States = { 5 6 7 8 9 10 11 12 }
  Pipeline-1: II = 1, D = 7, States = { 17 18 19 20 21 22 23 }
  Pipeline-2: II = 1, D = 7, States = { 25 26 27 28 29 30 31 }
  Pipeline-3: II = 7, D = 13, States = { 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!brmerge)
	32  / (brmerge & !or_cond9)
	4  / (brmerge & or_cond9)
4 --> 
	32  / (!tmp_s)
	5  / (tmp_s)
5 --> 
	13  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / true
14 --> 
	4  / (!tmp_2)
	15  / (tmp_2)
15 --> 
	16  / true
16 --> 
	24  / (tmp_3)
	17  / (!tmp_3)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (indvar9)
	17  / (!indvar9)
24 --> 
	32  / (tmp_6)
	25  / (!tmp_6)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / (indvar1)
	25  / (!indvar1)
32 --> 
	33  / true
33 --> 
	46  / (exitcond)
	34  / (!exitcond)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	33  / true
46 --> 
	47  / true
47 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: inAppID_read [2/2] 0.00ns
:9  %inAppID_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %inAppID) nounwind

ST_1: applist_base_addr_read [2/2] 0.00ns
:10  %applist_base_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %applist_base_addr) nounwind

ST_1: buff [1/1] 2.39ns
:11  %buff = alloca [5 x i32], align 16


 <State 2>: 2.52ns
ST_2: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_2: stg_52 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %applist_base_addr) nounwind, !map !6

ST_2: stg_53 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outAppID) nounwind, !map !12

ST_2: stg_54 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outHWSW) nounwind, !map !16

ST_2: stg_55 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStateAddr) nounwind, !map !20

ST_2: stg_56 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outLogAddr) nounwind, !map !24

ST_2: stg_57 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outReadIndex) nounwind, !map !28

ST_2: stg_58 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inAppID) nounwind, !map !32

ST_2: stg_59 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_2: inAppID_read [1/2] 0.00ns
:9  %inAppID_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %inAppID) nounwind

ST_2: applist_base_addr_read [1/2] 0.00ns
:10  %applist_base_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %applist_base_addr) nounwind

ST_2: stg_62 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_63 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_64 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_65 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32 %applist_base_addr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_66 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %applist_base_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_67 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32* %outAppID, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_68 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i32* %outHWSW, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_69 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i32* %outStateAddr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_70 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32* %outLogAddr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_71 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i32* %outReadIndex, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_72 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 %inAppID, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_73 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecIFCore(i32 %inAppID, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: tmp_4 [1/1] 2.52ns
:24  %tmp_4 = icmp eq i32 %inAppID_read, 0

ST_2: stg_75 [1/1] 1.25ns
:25  br label %1


 <State 3>: 2.95ns
ST_3: cacheHitLoc [1/1] 0.00ns
:0  %cacheHitLoc = phi i3 [ 0, %0 ], [ %i, %1 ]

ST_3: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_3: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %cacheHitLoc, i32 2)

ST_3: tmp_4_not [1/1] 1.37ns
:3  %tmp_4_not = xor i1 %tmp_4, true

ST_3: brmerge [1/1] 1.37ns
:4  %brmerge = or i1 %tmp_10, %tmp_4_not

ST_3: i [1/1] 0.80ns
:5  %i = add i3 %cacheHitLoc, 1

ST_3: stg_82 [1/1] 0.00ns
:6  br i1 %brmerge, label %.loopexit2, label %1

ST_3: or_cond9 [1/1] 1.37ns
.loopexit2:0  %or_cond9 = or i1 %tmp_10, %tmp_4

ST_3: stg_84 [1/1] 1.57ns
.loopexit2:1  br i1 %or_cond9, label %.preheader.preheader, label %.loopexit

ST_3: buff_addr [1/1] 0.00ns
.preheader.preheader:0  %buff_addr = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 0

ST_3: tmp_7 [1/1] 2.44ns
.preheader.preheader:1  %tmp_7 = add i32 %applist_base_addr_read, 8

ST_3: tmp_2_cast [1/1] 0.00ns
.preheader.preheader:2  %tmp_2_cast = zext i32 %tmp_7 to i33

ST_3: stg_88 [1/1] 1.26ns
.preheader.preheader:3  br label %.preheader


 <State 4>: 5.00ns
ST_4: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i5 [ 0, %.preheader.preheader ], [ %i_2, %burst.rd.end ]

ST_4: tmp_s [1/1] 1.91ns
.preheader:1  %tmp_s = icmp ult i5 %i_1, -12

ST_4: i_2 [1/1] 1.72ns
.preheader:2  %i_2 = add i5 %i_1, 1

ST_4: stg_92 [1/1] 1.57ns
.preheader:3  br i1 %tmp_s, label %2, label %.loopexit

ST_4: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

ST_4: p_shl [1/1] 0.00ns
:1  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_1, i4 0)

ST_4: p_shl_cast [1/1] 0.00ns
:2  %p_shl_cast = zext i9 %p_shl to i33

ST_4: p_shl1 [1/1] 0.00ns
:3  %p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_1, i2 0)

ST_4: p_shl1_cast [1/1] 0.00ns
:4  %p_shl1_cast = zext i7 %p_shl1 to i33

ST_4: tmp1 [1/1] 2.44ns
:5  %tmp1 = add i33 %p_shl1_cast, %tmp_2_cast

ST_4: tmp_8 [1/1] 2.56ns
:6  %tmp_8 = add i33 %tmp1, %p_shl_cast

ST_4: tmp_9 [1/1] 0.00ns
:7  %tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %tmp_8, i32 2, i32 32)

ST_4: tmp_9_cast [1/1] 0.00ns
:8  %tmp_9_cast = zext i31 %tmp_9 to i64

ST_4: a_addr [1/1] 0.00ns
:9  %a_addr = getelementptr inbounds i32* %a, i64 %tmp_9_cast

ST_4: stg_103 [1/1] 1.25ns
:10  br label %burst.rd.header


 <State 5>: 1.62ns
ST_5: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i3 [ %indvar_next, %burst.rd.body3 ], [ 0, %2 ]

ST_5: exitcond2 [1/1] 1.62ns
burst.rd.header:1  %exitcond2 = icmp eq i3 %indvar, -3

ST_5: indvar_next [1/1] 0.80ns
burst.rd.header:2  %indvar_next = add i3 %indvar, 1

ST_5: stg_107 [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond2, label %burst.rd.end, label %burst.rd.body1

ST_5: empty_21 [1/1] 0.00ns
burst.rd.body1:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_5: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str8) nounwind

ST_5: empty_22 [1/1] 0.00ns
burst.rd.body1:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str7) nounwind

ST_5: isIter0 [1/1] 1.62ns
burst.rd.body1:3  %isIter0 = icmp eq i3 %indvar, 0

ST_5: stg_112 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 6>: 8.75ns
ST_6: a_addr_req [5/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 7>: 8.75ns
ST_7: a_addr_req [4/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 8>: 8.75ns
ST_8: a_addr_req [3/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 9>: 8.75ns
ST_9: a_addr_req [2/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 10>: 8.75ns
ST_10: a_addr_req [1/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind

ST_10: stg_118 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3


 <State 11>: 8.75ns
ST_11: a_addr_read [1/1] 8.75ns
burst.rd.body3:0  %a_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr) nounwind


 <State 12>: 2.39ns
ST_12: tmp [1/1] 0.00ns
burst.rd.body3:1  %tmp = zext i3 %indvar to i64

ST_12: buff_addr_4 [1/1] 0.00ns
burst.rd.body3:2  %buff_addr_4 = getelementptr [5 x i32]* %buff, i64 0, i64 %tmp

ST_12: stg_122 [1/1] 2.39ns
burst.rd.body3:3  store i32 %a_addr_read, i32* %buff_addr_4, align 4

ST_12: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str8, i32 %burstread_rbegin) nounwind

ST_12: stg_124 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 13>: 2.39ns
ST_13: temp_outAppID [2/2] 2.39ns
burst.rd.end:0  %temp_outAppID = load i32* %buff_addr, align 16


 <State 14>: 4.91ns
ST_14: temp_outAppID [1/2] 2.39ns
burst.rd.end:0  %temp_outAppID = load i32* %buff_addr, align 16

ST_14: tmp_2 [1/1] 2.52ns
burst.rd.end:1  %tmp_2 = icmp eq i32 %temp_outAppID, %inAppID_read

ST_14: stg_128 [1/1] 0.00ns
burst.rd.end:2  br i1 %tmp_2, label %.critedge, label %.preheader

ST_14: buff_addr_1 [1/1] 0.00ns
.critedge:0  %buff_addr_1 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 2

ST_14: hb_cache_0_state_addr [2/2] 2.39ns
.critedge:1  %hb_cache_0_state_addr = load i32* %buff_addr_1, align 8


 <State 15>: 2.39ns
ST_15: hb_cache_0_state_addr [1/2] 2.39ns
.critedge:1  %hb_cache_0_state_addr = load i32* %buff_addr_1, align 8

ST_15: buff_addr_2 [1/1] 0.00ns
.critedge:2  %buff_addr_2 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 3

ST_15: hb_cache_0_log_addr [2/2] 2.39ns
.critedge:3  %hb_cache_0_log_addr = load i32* %buff_addr_2, align 4

ST_15: buff_addr_3 [1/1] 0.00ns
.critedge:4  %buff_addr_3 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 4

ST_15: temp_outReadIndex [2/2] 2.39ns
.critedge:5  %temp_outReadIndex = load i32* %buff_addr_3, align 16


 <State 16>: 2.52ns
ST_16: hb_cache_0_log_addr [1/2] 2.39ns
.critedge:3  %hb_cache_0_log_addr = load i32* %buff_addr_2, align 4

ST_16: temp_outReadIndex [1/2] 2.39ns
.critedge:5  %temp_outReadIndex = load i32* %buff_addr_3, align 16

ST_16: tmp_3 [1/1] 2.52ns
.critedge:6  %tmp_3 = icmp eq i32 %hb_cache_0_state_addr, 0

ST_16: stg_139 [1/1] 0.00ns
.critedge:7  br i1 %tmp_3, label %.critedge._crit_edge, label %3

ST_16: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %hb_cache_0_state_addr, i32 2, i32 31)

ST_16: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = zext i30 %tmp_5 to i64

ST_16: a_addr_1 [1/1] 0.00ns
:2  %a_addr_1 = getelementptr inbounds i32* %a, i64 %tmp_1

ST_16: stg_143 [1/1] 1.30ns
:3  br label %burst.rd.header8


 <State 17>: 0.00ns
ST_17: indvar9 [1/1] 0.00ns
burst.rd.header8:1  %indvar9 = phi i1 [ true, %burst.rd.body15 ], [ false, %3 ]

ST_17: stg_145 [1/1] 0.00ns
burst.rd.body15:6  br label %burst.rd.header8


 <State 18>: 8.75ns
ST_18: a_addr_1_req [5/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 19>: 8.75ns
ST_19: a_addr_1_req [4/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 20>: 8.75ns
ST_20: a_addr_1_req [3/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 21>: 8.75ns
ST_21: a_addr_1_req [2/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 22>: 8.75ns
ST_22: a_addr_1_req [1/5] 8.75ns
burst.rd.body15:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 23>: 8.75ns
ST_23: read_index_load3 [1/1] 0.00ns
burst.rd.header8:0  %read_index_load3 = phi i32 [ %read_index, %burst.rd.body15 ], [ undef, %3 ]

ST_23: stg_152 [1/1] 0.00ns
burst.rd.header8:2  br i1 %indvar9, label %.critedge._crit_edge, label %burst.rd.body15

ST_23: empty_23 [1/1] 0.00ns
burst.rd.body15:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_23: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body15:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str10) nounwind

ST_23: empty_24 [1/1] 0.00ns
burst.rd.body15:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str9) nounwind

ST_23: read_index [1/1] 8.75ns
burst.rd.body15:4  %read_index = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_1) nounwind

ST_23: burstread_rend14 [1/1] 0.00ns
burst.rd.body15:5  %burstread_rend14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str10, i32 %burstread_rbegin1) nounwind


 <State 24>: 4.09ns
ST_24: read_index_load [1/1] 0.00ns
.critedge._crit_edge:0  %read_index_load = phi i32 [ undef, %.critedge ], [ %read_index_load3, %burst.rd.header8 ]

ST_24: tmp_6 [1/1] 2.52ns
.critedge._crit_edge:1  %tmp_6 = icmp eq i32 %hb_cache_0_log_addr, 0

ST_24: stg_160 [1/1] 1.57ns
.critedge._crit_edge:2  br i1 %tmp_6, label %.loopexit, label %4

ST_24: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = trunc i32 %read_index_load to i26

ST_24: tmp2 [1/1] 0.00ns
:1  %tmp2 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_18, i6 -12)

ST_24: tmp_11 [1/1] 2.44ns
:2  %tmp_11 = add i32 %tmp2, %hb_cache_0_log_addr

ST_24: tmp_12 [1/1] 0.00ns
:3  %tmp_12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11, i32 2, i32 31)

ST_24: tmp_13 [1/1] 0.00ns
:4  %tmp_13 = zext i30 %tmp_12 to i64

ST_24: a_addr_2 [1/1] 0.00ns
:5  %a_addr_2 = getelementptr inbounds i32* %a, i64 %tmp_13

ST_24: stg_167 [1/1] 1.30ns
:6  br label %burst.rd.header20


 <State 25>: 0.00ns
ST_25: indvar1 [1/1] 0.00ns
burst.rd.header20:1  %indvar1 = phi i1 [ true, %burst.rd.body117 ], [ false, %4 ]

ST_25: stg_169 [1/1] 0.00ns
burst.rd.body117:6  br label %burst.rd.header20


 <State 26>: 8.75ns
ST_26: a_addr_2_req [5/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 27>: 8.75ns
ST_27: a_addr_2_req [4/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 28>: 8.75ns
ST_28: a_addr_2_req [3/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 29>: 8.75ns
ST_29: a_addr_2_req [2/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 30>: 8.75ns
ST_30: a_addr_2_req [1/5] 8.75ns
burst.rd.body117:3  %a_addr_2_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind


 <State 31>: 8.75ns
ST_31: hb_cache_0_prev_sensor_value1 [1/1] 0.00ns
burst.rd.header20:0  %hb_cache_0_prev_sensor_value1 = phi i32 [ %window_rate, %burst.rd.body117 ], [ undef, %4 ]

ST_31: stg_176 [1/1] 1.57ns
burst.rd.header20:2  br i1 %indvar1, label %.loopexit, label %burst.rd.body117

ST_31: empty_25 [1/1] 0.00ns
burst.rd.body117:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_31: burstread_rbegin2 [1/1] 0.00ns
burst.rd.body117:1  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12) nounwind

ST_31: empty_26 [1/1] 0.00ns
burst.rd.body117:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str11) nounwind

ST_31: window_rate [1/1] 8.75ns
burst.rd.body117:4  %window_rate = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_2) nounwind

ST_31: burstread_rend26 [1/1] 0.00ns
burst.rd.body117:5  %burstread_rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %burstread_rbegin2) nounwind


 <State 32>: 2.52ns
ST_32: temp_outAppID_1 [1/1] 0.00ns
.loopexit:0  %temp_outAppID_1 = phi i32 [ %inAppID_read, %.loopexit2 ], [ %inAppID_read, %.critedge._crit_edge ], [ %inAppID_read, %burst.rd.header20 ], [ 0, %.preheader ]

ST_32: temp_outStateAddr_1 [1/1] 0.00ns
.loopexit:1  %temp_outStateAddr_1 = phi i32 [ undef, %.loopexit2 ], [ %hb_cache_0_state_addr, %.critedge._crit_edge ], [ %hb_cache_0_state_addr, %burst.rd.header20 ], [ 0, %.preheader ]

ST_32: temp_outLogAddr_1 [1/1] 0.00ns
.loopexit:2  %temp_outLogAddr_1 = phi i32 [ undef, %.loopexit2 ], [ %hb_cache_0_log_addr, %.critedge._crit_edge ], [ %hb_cache_0_log_addr, %burst.rd.header20 ], [ 0, %.preheader ]

ST_32: temp_outHWSW_1 [1/1] 0.00ns
.loopexit:3  %temp_outHWSW_1 = phi i32 [ undef, %.loopexit2 ], [ undef, %.critedge._crit_edge ], [ %hb_cache_0_prev_sensor_value1, %burst.rd.header20 ], [ 0, %.preheader ]

ST_32: temp_outReadIndex_1 [1/1] 0.00ns
.loopexit:4  %temp_outReadIndex_1 = phi i32 [ undef, %.loopexit2 ], [ %temp_outReadIndex, %.critedge._crit_edge ], [ %temp_outReadIndex, %burst.rd.header20 ], [ 0, %.preheader ]

ST_32: refresher_read_index_1 [1/1] 0.00ns
.loopexit:5  %refresher_read_index_1 = alloca i32, align 4

ST_32: tmp_14 [1/1] 2.52ns
.loopexit:6  %tmp_14 = icmp eq i32 %temp_outStateAddr_1, 0

ST_32: tmp_15 [1/1] 2.52ns
.loopexit:7  %tmp_15 = icmp eq i32 %temp_outLogAddr_1, 0

ST_32: tmp_16 [1/1] 0.00ns
.loopexit:8  %tmp_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_outStateAddr_1, i32 2, i32 31)

ST_32: tmp_17 [1/1] 0.00ns
.loopexit:9  %tmp_17 = zext i30 %tmp_16 to i64

ST_32: a_addr_3 [1/1] 0.00ns
.loopexit:10  %a_addr_3 = getelementptr inbounds i32* %a, i64 %tmp_17

ST_32: stg_193 [1/1] 1.25ns
.loopexit:11  br label %._crit_edge6


 <State 33>: 1.62ns
ST_33: i_3 [1/1] 0.00ns
._crit_edge6:0  %i_3 = phi i3 [ 0, %.loopexit ], [ %i_4, %branch28 ], [ %i_4, %._crit_edge7121 ], [ %i_4, %branch8 ]

ST_33: exitcond [1/1] 1.62ns
._crit_edge6:1  %exitcond = icmp eq i3 %i_3, -4

ST_33: i_4 [1/1] 0.80ns
._crit_edge6:2  %i_4 = add i3 %i_3, 1

ST_33: stg_197 [1/1] 0.00ns
._crit_edge6:3  br i1 %exitcond, label %5, label %branch8

ST_33: empty_27 [1/1] 0.00ns
branch8:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_33: stg_199 [1/1] 0.00ns
branch8:1  br i1 %tmp_4, label %._crit_edge6, label %branch16

ST_33: stg_200 [1/1] 0.00ns
branch16:0  br i1 %tmp_14, label %._crit_edge7121, label %burst.rd.body129

ST_33: stg_201 [1/1] 0.00ns
._crit_edge7121:0  br i1 %tmp_15, label %._crit_edge6, label %branch28


 <State 34>: 8.75ns
ST_34: a_addr_3_req [5/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 35>: 8.75ns
ST_35: a_addr_3_req [4/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 36>: 8.75ns
ST_36: a_addr_3_req [3/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 37>: 8.75ns
ST_37: a_addr_3_req [2/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 38>: 8.75ns
ST_38: a_addr_3_req [1/5] 8.75ns
burst.rd.body129:2  %a_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind


 <State 39>: 8.75ns
ST_39: refresher_read_index [1/1] 8.75ns
burst.rd.body129:3  %refresher_read_index = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_3) nounwind

ST_39: stg_208 [1/1] 0.00ns
burst.rd.body129:5  store i32 %refresher_read_index, i32* %refresher_read_index_1, align 4


 <State 40>: 11.19ns
ST_40: refresher_read_index_1_load [1/1] 0.00ns
branch28:0  %refresher_read_index_1_load = load i32* %refresher_read_index_1, align 4

ST_40: tmp_22 [1/1] 0.00ns
branch28:1  %tmp_22 = trunc i32 %refresher_read_index_1_load to i26

ST_40: tmp3 [1/1] 0.00ns
branch28:2  %tmp3 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_22, i6 -12)

ST_40: tmp_19 [1/1] 2.44ns
branch28:3  %tmp_19 = add i32 %tmp3, %temp_outLogAddr_1

ST_40: tmp_20 [1/1] 0.00ns
branch28:4  %tmp_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_19, i32 2, i32 31)

ST_40: tmp_21 [1/1] 0.00ns
branch28:5  %tmp_21 = zext i30 %tmp_20 to i64

ST_40: a_addr_4 [1/1] 0.00ns
branch28:6  %a_addr_4 = getelementptr inbounds i32* %a, i64 %tmp_21

ST_40: a_addr_4_req [5/5] 8.75ns
branch28:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 41>: 8.75ns
ST_41: a_addr_4_req [4/5] 8.75ns
branch28:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 42>: 8.75ns
ST_42: a_addr_4_req [3/5] 8.75ns
branch28:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 43>: 8.75ns
ST_43: a_addr_4_req [2/5] 8.75ns
branch28:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 44>: 8.75ns
ST_44: a_addr_4_req [1/5] 8.75ns
branch28:9  %a_addr_4_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_4, i32 1) nounwind


 <State 45>: 8.75ns
ST_45: burstread_rbegin3 [1/1] 0.00ns
burst.rd.body129:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14) nounwind

ST_45: empty_28 [1/1] 0.00ns
burst.rd.body129:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str13) nounwind

ST_45: burstread_rend38 [1/1] 0.00ns
burst.rd.body129:4  %burstread_rend38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %burstread_rbegin3) nounwind

ST_45: stg_224 [1/1] 0.00ns
burst.rd.body129:6  br label %._crit_edge7121

ST_45: burstread_rbegin4 [1/1] 0.00ns
branch28:7  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str16) nounwind

ST_45: empty_29 [1/1] 0.00ns
branch28:8  %empty_29 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str15) nounwind

ST_45: hb_cache_prev_sensor_value_1_0 [1/1] 8.75ns
branch28:10  %hb_cache_prev_sensor_value_1_0 = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_4) nounwind

ST_45: burstread_rend50 [1/1] 0.00ns
branch28:11  %burstread_rend50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str16, i32 %burstread_rbegin4) nounwind

ST_45: stg_229 [1/1] 0.00ns
branch28:12  br label %._crit_edge6


 <State 46>: 0.00ns
ST_46: stg_230 [2/2] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %outAppID, i32 %temp_outAppID_1) nounwind

ST_46: stg_231 [2/2] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %outStateAddr, i32 %temp_outStateAddr_1) nounwind

ST_46: stg_232 [2/2] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.i32P(i32* %outLogAddr, i32 %temp_outLogAddr_1) nounwind

ST_46: stg_233 [2/2] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.i32P(i32* %outReadIndex, i32 %temp_outReadIndex_1) nounwind

ST_46: stg_234 [2/2] 0.00ns
:8  call void @_ssdm_op_Write.ap_none.i32P(i32* %outHWSW, i32 %temp_outHWSW_1) nounwind


 <State 47>: 0.00ns
ST_47: stg_235 [1/2] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %outAppID, i32 %temp_outAppID_1) nounwind

ST_47: stg_236 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %outAppID, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_47: stg_237 [1/2] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %outStateAddr, i32 %temp_outStateAddr_1) nounwind

ST_47: stg_238 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i32* %outStateAddr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_47: stg_239 [1/2] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.i32P(i32* %outLogAddr, i32 %temp_outLogAddr_1) nounwind

ST_47: stg_240 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %outLogAddr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_47: stg_241 [1/2] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.i32P(i32* %outReadIndex, i32 %temp_outReadIndex_1) nounwind

ST_47: stg_242 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32* %outReadIndex, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_47: stg_243 [1/2] 0.00ns
:8  call void @_ssdm_op_Write.ap_none.i32P(i32* %outHWSW, i32 %temp_outHWSW_1) nounwind

ST_47: stg_244 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32* %outHWSW, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_47: stg_245 [1/1] 0.00ns
:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x49a8490; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ applist_base_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x488b6b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outAppID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4ab6a60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outHWSW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4b50220; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStateAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4a66110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLogAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47500c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outReadIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x46ddcc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inAppID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4a674e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff                           (alloca           ) [ 001111111111111100000000000000000000000000000000]
stg_51                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_52                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_53                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_54                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_55                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_56                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_57                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_58                         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
stg_59                         (spectopmodule    ) [ 000000000000000000000000000000000000000000000000]
inAppID_read                   (read             ) [ 000111111111111111111111111111111000000000000000]
applist_base_addr_read         (read             ) [ 000100000000000000000000000000000000000000000000]
stg_62                         (specbus          ) [ 000000000000000000000000000000000000000000000000]
stg_63                         (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_64                         (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_65                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_66                         (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_67                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_68                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_69                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_70                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_71                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_72                         (specwire         ) [ 000000000000000000000000000000000000000000000000]
stg_73                         (specifcore       ) [ 000000000000000000000000000000000000000000000000]
tmp_4                          (icmp             ) [ 000111111111111111111111111111111111111111111100]
stg_75                         (br               ) [ 001100000000000000000000000000000000000000000000]
cacheHitLoc                    (phi              ) [ 000100000000000000000000000000000000000000000000]
empty                          (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
tmp_10                         (bitselect        ) [ 000000000000000000000000000000000000000000000000]
tmp_4_not                      (xor              ) [ 000000000000000000000000000000000000000000000000]
brmerge                        (or               ) [ 000100000000000000000000000000000000000000000000]
i                              (add              ) [ 001100000000000000000000000000000000000000000000]
stg_82                         (br               ) [ 001100000000000000000000000000000000000000000000]
or_cond9                       (or               ) [ 000100000000000000000000000000000000000000000000]
stg_84                         (br               ) [ 000111111111111111111111111111111000000000000000]
buff_addr                      (getelementptr    ) [ 000011111111111000000000000000000000000000000000]
tmp_7                          (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_2_cast                     (zext             ) [ 000011111111111000000000000000000000000000000000]
stg_88                         (br               ) [ 000111111111111000000000000000000000000000000000]
i_1                            (phi              ) [ 000010000000000000000000000000000000000000000000]
tmp_s                          (icmp             ) [ 000011111111111000000000000000000000000000000000]
i_2                            (add              ) [ 000111111111111000000000000000000000000000000000]
stg_92                         (br               ) [ 000111111111111111111111111111111000000000000000]
empty_20                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
p_shl                          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl_cast                     (zext             ) [ 000000000000000000000000000000000000000000000000]
p_shl1                         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl1_cast                    (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp1                           (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_8                          (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_9                          (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_9_cast                     (zext             ) [ 000000000000000000000000000000000000000000000000]
a_addr                         (getelementptr    ) [ 000001111111100000000000000000000000000000000000]
stg_103                        (br               ) [ 000011111111111000000000000000000000000000000000]
indvar                         (phi              ) [ 000001111111100000000000000000000000000000000000]
exitcond2                      (icmp             ) [ 000011111111111000000000000000000000000000000000]
indvar_next                    (add              ) [ 000011111111111000000000000000000000000000000000]
stg_107                        (br               ) [ 000000000000000000000000000000000000000000000000]
empty_21                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
burstread_rbegin               (specregionbegin  ) [ 000001111111100000000000000000000000000000000000]
empty_22                       (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
isIter0                        (icmp             ) [ 000001111110000000000000000000000000000000000000]
stg_112                        (br               ) [ 000000000000000000000000000000000000000000000000]
a_addr_req                     (readreq          ) [ 000000000000000000000000000000000000000000000000]
stg_118                        (br               ) [ 000000000000000000000000000000000000000000000000]
a_addr_read                    (read             ) [ 000001000000100000000000000000000000000000000000]
tmp                            (zext             ) [ 000000000000000000000000000000000000000000000000]
buff_addr_4                    (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
stg_122                        (store            ) [ 000000000000000000000000000000000000000000000000]
burstread_rend                 (specregionend    ) [ 000000000000000000000000000000000000000000000000]
stg_124                        (br               ) [ 000011111111111000000000000000000000000000000000]
temp_outAppID                  (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_2                          (icmp             ) [ 000011111111111000000000000000000000000000000000]
stg_128                        (br               ) [ 000111111111111000000000000000000000000000000000]
buff_addr_1                    (getelementptr    ) [ 000000000000000100000000000000000000000000000000]
hb_cache_0_state_addr          (load             ) [ 000110000000000011111111111111111000000000000000]
buff_addr_2                    (getelementptr    ) [ 000000000000000010000000000000000000000000000000]
buff_addr_3                    (getelementptr    ) [ 000000000000000010000000000000000000000000000000]
hb_cache_0_log_addr            (load             ) [ 000110000000000001111111111111111000000000000000]
temp_outReadIndex              (load             ) [ 000110000000000001111111111111111000000000000000]
tmp_3                          (icmp             ) [ 000000000000000010000000000000000000000000000000]
stg_139                        (br               ) [ 000000000000000011111111100000000000000000000000]
tmp_5                          (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_1                          (zext             ) [ 000000000000000000000000000000000000000000000000]
a_addr_1                       (getelementptr    ) [ 000000000000000001111111000000000000000000000000]
stg_143                        (br               ) [ 000000000000000011111111000000000000000000000000]
indvar9                        (phi              ) [ 000000000000000001111111000000000000000000000000]
stg_145                        (br               ) [ 000000000000000011111111000000000000000000000000]
a_addr_1_req                   (readreq          ) [ 000000000000000000000000000000000000000000000000]
read_index_load3               (phi              ) [ 000000000000000011111111100000000000000000000000]
stg_152                        (br               ) [ 000000000000000011111111100000000000000000000000]
empty_23                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
burstread_rbegin1              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
empty_24                       (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
read_index                     (read             ) [ 000000000000000011111111000000000000000000000000]
burstread_rend14               (specregionend    ) [ 000000000000000000000000000000000000000000000000]
read_index_load                (phi              ) [ 000000000000000000000000100000000000000000000000]
tmp_6                          (icmp             ) [ 000000000000000000000000100000000000000000000000]
stg_160                        (br               ) [ 000110000000000000000000111111111000000000000000]
tmp_18                         (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp2                           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_11                         (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_12                         (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_13                         (zext             ) [ 000000000000000000000000000000000000000000000000]
a_addr_2                       (getelementptr    ) [ 000000000000000000000000011111110000000000000000]
stg_167                        (br               ) [ 000000000000000000000000111111110000000000000000]
indvar1                        (phi              ) [ 000000000000000000000000011111110000000000000000]
stg_169                        (br               ) [ 000000000000000000000000111111110000000000000000]
a_addr_2_req                   (readreq          ) [ 000000000000000000000000000000000000000000000000]
hb_cache_0_prev_sensor_value1  (phi              ) [ 000110000000000000000000111111111000000000000000]
stg_176                        (br               ) [ 000110000000000000000000111111111000000000000000]
empty_25                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
burstread_rbegin2              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
empty_26                       (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
window_rate                    (read             ) [ 000000000000000000000000111111110000000000000000]
burstread_rend26               (specregionend    ) [ 000000000000000000000000000000000000000000000000]
temp_outAppID_1                (phi              ) [ 000000000000000000000000000000001111111111111111]
temp_outStateAddr_1            (phi              ) [ 000000000000000000000000000000001111111111111111]
temp_outLogAddr_1              (phi              ) [ 000000000000000000000000000000001111111111111111]
temp_outHWSW_1                 (phi              ) [ 000000000000000000000000000000001111111111111111]
temp_outReadIndex_1            (phi              ) [ 000000000000000000000000000000001111111111111111]
refresher_read_index_1         (alloca           ) [ 000000000000000000000000000000000111111111111100]
tmp_14                         (icmp             ) [ 000000000000000000000000000000000111111111111100]
tmp_15                         (icmp             ) [ 000000000000000000000000000000000111111111111100]
tmp_16                         (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_17                         (zext             ) [ 000000000000000000000000000000000000000000000000]
a_addr_3                       (getelementptr    ) [ 000000000000000000000000000000000111111111111100]
stg_193                        (br               ) [ 000000000000000000000000000000001111111111111100]
i_3                            (phi              ) [ 000000000000000000000000000000000100000000000000]
exitcond                       (icmp             ) [ 000000000000000000000000000000000111111111111100]
i_4                            (add              ) [ 000000000000000000000000000000001111111111111100]
stg_197                        (br               ) [ 000000000000000000000000000000000000000000000000]
empty_27                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
stg_199                        (br               ) [ 000000000000000000000000000000001111111111111100]
stg_200                        (br               ) [ 000000000000000000000000000000000000000000000000]
stg_201                        (br               ) [ 000000000000000000000000000000001111111111111100]
a_addr_3_req                   (readreq          ) [ 000000000000000000000000000000000000000000000000]
refresher_read_index           (read             ) [ 000000000000000000000000000000000000000000000000]
stg_208                        (store            ) [ 000000000000000000000000000000000000000000000000]
refresher_read_index_1_load    (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_22                         (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp3                           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_19                         (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_20                         (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_21                         (zext             ) [ 000000000000000000000000000000000000000000000000]
a_addr_4                       (getelementptr    ) [ 000000000000000000000000000000000011111001111100]
a_addr_4_req                   (readreq          ) [ 000000000000000000000000000000000000000000000000]
burstread_rbegin3              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
empty_28                       (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
burstread_rend38               (specregionend    ) [ 000000000000000000000000000000000000000000000000]
stg_224                        (br               ) [ 000000000000000000000000000000000000000000000000]
burstread_rbegin4              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
empty_29                       (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
hb_cache_prev_sensor_value_1_0 (read             ) [ 000000000000000000000000000000000000000000000000]
burstread_rend50               (specregionend    ) [ 000000000000000000000000000000000000000000000000]
stg_229                        (br               ) [ 000000000000000000000000000000001111111111111100]
stg_235                        (write            ) [ 000000000000000000000000000000000000000000000000]
stg_236                        (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_237                        (write            ) [ 000000000000000000000000000000000000000000000000]
stg_238                        (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_239                        (write            ) [ 000000000000000000000000000000000000000000000000]
stg_240                        (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_241                        (write            ) [ 000000000000000000000000000000000000000000000000]
stg_242                        (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_243                        (write            ) [ 000000000000000000000000000000000000000000000000]
stg_244                        (specifcore       ) [ 000000000000000000000000000000000000000000000000]
stg_245                        (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="applist_base_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applist_base_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outAppID">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outAppID"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outHWSW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outHWSW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStateAddr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStateAddr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outLogAddr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLogAddr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outReadIndex">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outReadIndex"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inAppID">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inAppID"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="7"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str9"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str11"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str13"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str15"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="buff_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="refresher_read_index_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="refresher_read_index_1/32 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inAppID_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="applist_base_addr_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="a_addr_req/6 a_addr_1_req/18 a_addr_2_req/26 a_addr_3_req/34 a_addr_4_req/40 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="5"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_addr_read/11 read_index/23 window_rate/31 refresher_read_index/39 hb_cache_prev_sensor_value_1_0/45 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="2"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_230/46 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="2"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_231/46 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="2"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_232/46 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="2"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_233/46 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="2"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_234/46 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buff_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buff_addr_4_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_4/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="3" slack="0"/>
<pin id="252" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="5" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_122/12 temp_outAppID/13 hb_cache_0_state_addr/14 hb_cache_0_log_addr/15 temp_outReadIndex/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buff_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/14 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buff_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buff_addr_3_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_3/15 "/>
</bind>
</comp>

<comp id="255" class="1005" name="cacheHitLoc_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cacheHitLoc (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="cacheHitLoc_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cacheHitLoc/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_1_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="indvar_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="indvar9_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="indvar9 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar9_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar9/17 "/>
</bind>
</comp>

<comp id="302" class="1005" name="read_index_load3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_index_load3 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="read_index_load3_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="7"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_load3/23 "/>
</bind>
</comp>

<comp id="314" class="1005" name="read_index_load_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="8"/>
<pin id="316" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="read_index_load (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="read_index_load_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="8"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_load/24 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/25 "/>
</bind>
</comp>

<comp id="339" class="1005" name="hb_cache_0_prev_sensor_value1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_0_prev_sensor_value1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="hb_cache_0_prev_sensor_value1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="7"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hb_cache_0_prev_sensor_value1/31 "/>
</bind>
</comp>

<comp id="351" class="1005" name="temp_outAppID_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outAppID_1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="temp_outAppID_1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="23"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="23"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="32" slack="23"/>
<pin id="362" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="1" slack="21"/>
<pin id="364" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="8" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outAppID_1/32 "/>
</bind>
</comp>

<comp id="368" class="1005" name="temp_outStateAddr_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outStateAddr_1 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="temp_outStateAddr_1_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="22"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="17"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="32" slack="17"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="1" slack="21"/>
<pin id="382" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outStateAddr_1/32 "/>
</bind>
</comp>

<comp id="387" class="1005" name="temp_outLogAddr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outLogAddr_1 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="temp_outLogAddr_1_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="22"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="32" slack="16"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="4" bw="32" slack="16"/>
<pin id="399" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="6" bw="1" slack="21"/>
<pin id="401" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outLogAddr_1/32 "/>
</bind>
</comp>

<comp id="406" class="1005" name="temp_outHWSW_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outHWSW_1 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="temp_outHWSW_1_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="22"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="8"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="32" slack="1"/>
<pin id="418" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="1" slack="21"/>
<pin id="420" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="8" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outHWSW_1/32 "/>
</bind>
</comp>

<comp id="427" class="1005" name="temp_outReadIndex_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_outReadIndex_1 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="temp_outReadIndex_1_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="22"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="32" slack="16"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="4" bw="32" slack="16"/>
<pin id="439" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="6" bw="1" slack="21"/>
<pin id="441" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="8" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_outReadIndex_1/32 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_3_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="1"/>
<pin id="448" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="i_3_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="4" bw="3" slack="0"/>
<pin id="456" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="6" bw="3" slack="0"/>
<pin id="458" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="8" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/33 "/>
</bind>
</comp>

<comp id="462" class="1005" name="reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_addr_read read_index window_rate "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_10_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="0" index="2" bw="3" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_4_not_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_not/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="brmerge_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_cond9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond9/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_2_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_shl_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_shl_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="0"/>
<pin id="536" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_shl1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl1_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_8_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="33" slack="0"/>
<pin id="557" dir="0" index="1" bw="9" slack="0"/>
<pin id="558" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_9_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="31" slack="0"/>
<pin id="563" dir="0" index="1" bw="33" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_9_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="31" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="a_addr_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="31" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="exitcond2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="3" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="indvar_next_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="isIter0_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="7"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="5"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_5_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="30" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="0" index="2" bw="3" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="30" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="627" class="1004" name="a_addr_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="30" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/16 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_6_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="8"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/24 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_18_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/24 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="26" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/24 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="8"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/24 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_12_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="30" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="3" slack="0"/>
<pin id="659" dir="0" index="3" bw="6" slack="0"/>
<pin id="660" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/24 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_13_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="30" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/24 "/>
</bind>
</comp>

<comp id="669" class="1004" name="a_addr_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="30" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/24 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_14_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_15_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/32 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_16_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="30" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/32 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_17_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="30" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/32 "/>
</bind>
</comp>

<comp id="701" class="1004" name="a_addr_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="30" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/32 "/>
</bind>
</comp>

<comp id="707" class="1004" name="exitcond_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/33 "/>
</bind>
</comp>

<comp id="713" class="1004" name="i_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/33 "/>
</bind>
</comp>

<comp id="719" class="1004" name="stg_208_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="7"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_208/39 "/>
</bind>
</comp>

<comp id="724" class="1004" name="refresher_read_index_1_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="8"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="refresher_read_index_1_load/40 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_22_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/40 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="26" slack="0"/>
<pin id="734" dir="0" index="2" bw="5" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/40 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_19_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="8"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/40 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_20_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="30" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="3" slack="0"/>
<pin id="749" dir="0" index="3" bw="6" slack="0"/>
<pin id="750" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/40 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_21_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="30" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/40 "/>
</bind>
</comp>

<comp id="759" class="1004" name="a_addr_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="30" slack="0"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/40 "/>
</bind>
</comp>

<comp id="766" class="1005" name="inAppID_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="5"/>
<pin id="768" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="inAppID_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="applist_base_addr_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="applist_base_addr_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_4_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="788" class="1005" name="i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="0"/>
<pin id="790" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="796" class="1005" name="buff_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="3"/>
<pin id="798" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_2_cast_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="33" slack="1"/>
<pin id="803" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="809" class="1005" name="i_2_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="a_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="exitcond2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="indvar_next_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="0"/>
<pin id="826" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="829" class="1005" name="isIter0_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter0 "/>
</bind>
</comp>

<comp id="836" class="1005" name="buff_addr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="1"/>
<pin id="838" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="hb_cache_0_state_addr_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_0_state_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="buff_addr_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="1"/>
<pin id="851" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="buff_addr_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="1"/>
<pin id="856" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="hb_cache_0_log_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="8"/>
<pin id="861" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="hb_cache_0_log_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="temp_outReadIndex_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="16"/>
<pin id="869" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="temp_outReadIndex "/>
</bind>
</comp>

<comp id="876" class="1005" name="a_addr_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="2"/>
<pin id="878" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="a_addr_2_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="2"/>
<pin id="887" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="refresher_read_index_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="7"/>
<pin id="893" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="refresher_read_index_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_14_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_15_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="905" class="1005" name="a_addr_3_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="2"/>
<pin id="907" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="911" class="1005" name="exitcond_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="915" class="1005" name="i_4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="3" slack="0"/>
<pin id="917" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="922" class="1005" name="a_addr_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="98" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="100" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="102" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="180"><net_src comp="140" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="140" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="140" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="140" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="140" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="106" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="108" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="223" pin=3"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="114" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="305"><net_src comp="116" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="116" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="302" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="114" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="342"><net_src comp="116" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="366"><net_src comp="351" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="367"><net_src comp="356" pin="8"/><net_sink comp="351" pin=0"/></net>

<net id="371"><net_src comp="116" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="384"><net_src comp="368" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="368" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="386"><net_src comp="374" pin="8"/><net_sink comp="368" pin=0"/></net>

<net id="390"><net_src comp="116" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="30" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="387" pin="1"/><net_sink comp="393" pin=6"/></net>

<net id="405"><net_src comp="393" pin="8"/><net_sink comp="387" pin=0"/></net>

<net id="409"><net_src comp="116" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="422"><net_src comp="406" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="406" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="339" pin="1"/><net_sink comp="412" pin=4"/></net>

<net id="425"><net_src comp="406" pin="1"/><net_sink comp="412" pin=6"/></net>

<net id="426"><net_src comp="412" pin="8"/><net_sink comp="406" pin=0"/></net>

<net id="430"><net_src comp="116" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="443"><net_src comp="427" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="427" pin="1"/><net_sink comp="433" pin=6"/></net>

<net id="445"><net_src comp="433" pin="8"/><net_sink comp="427" pin=0"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="460"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="169" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="473"><net_src comp="150" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="259" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="475" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="259" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="60" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="475" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="270" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="68" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="270" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="70" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="270" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="78" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="270" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="80" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="534" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="56" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="0" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="281" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="281" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="281" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="48" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="277" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="608"><net_src comp="223" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="30" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="110" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="56" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="622"><net_src comp="112" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="626"><net_src comp="614" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="0" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="30" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="318" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="122" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="124" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="661"><net_src comp="110" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="56" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="112" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="0" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="374" pin="8"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="30" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="393" pin="8"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="30" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="110" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="374" pin="8"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="56" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="112" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="0" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="450" pin="8"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="130" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="450" pin="8"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="60" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="169" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="122" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="124" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="387" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="751"><net_src comp="110" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="56" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="112" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="745" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="0" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="769"><net_src comp="150" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="773"><net_src comp="766" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="777"><net_src comp="156" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="782"><net_src comp="469" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="791"><net_src comp="494" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="799"><net_src comp="210" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="804"><net_src comp="510" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="812"><net_src comp="520" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="817"><net_src comp="575" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="823"><net_src comp="581" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="587" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="832"><net_src comp="593" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="839"><net_src comp="228" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="844"><net_src comp="223" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="852"><net_src comp="236" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="857"><net_src comp="244" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="223" pin=3"/></net>

<net id="862"><net_src comp="223" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="870"><net_src comp="223" pin="5"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="879"><net_src comp="627" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="888"><net_src comp="669" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="894"><net_src comp="146" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="900"><net_src comp="675" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="681" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="701" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="914"><net_src comp="707" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="713" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="450" pin=4"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="450" pin=6"/></net>

<net id="925"><net_src comp="759" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outAppID | {46 47 }
	Port: outHWSW | {46 47 }
	Port: outStateAddr | {46 47 }
	Port: outLogAddr | {46 47 }
	Port: outReadIndex | {46 47 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_10 : 1
		brmerge : 2
		i : 1
		stg_82 : 2
		or_cond9 : 2
		stg_84 : 2
		tmp_2_cast : 1
	State 4
		tmp_s : 1
		i_2 : 1
		stg_92 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp1 : 3
		tmp_8 : 4
		tmp_9 : 5
		tmp_9_cast : 6
		a_addr : 7
	State 5
		exitcond2 : 1
		indvar_next : 1
		stg_107 : 2
		isIter0 : 1
		stg_112 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		buff_addr_4 : 1
		stg_122 : 2
	State 13
	State 14
		tmp_2 : 1
		stg_128 : 2
		hb_cache_0_state_addr : 1
	State 15
		hb_cache_0_log_addr : 1
		temp_outReadIndex : 1
	State 16
		stg_139 : 1
		tmp_1 : 1
		a_addr_1 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		burstread_rend14 : 1
	State 24
		stg_160 : 1
		tmp_18 : 1
		tmp2 : 2
		tmp_11 : 3
		tmp_12 : 4
		tmp_13 : 5
		a_addr_2 : 6
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		burstread_rend26 : 1
	State 32
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 2
		a_addr_3 : 3
	State 33
		exitcond : 1
		i_4 : 1
		stg_197 : 2
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp_22 : 1
		tmp3 : 2
		tmp_19 : 3
		tmp_20 : 4
		tmp_21 : 5
		a_addr_4 : 6
		a_addr_4_req : 7
	State 41
	State 42
	State 43
	State 44
	State 45
		burstread_rend38 : 1
		burstread_rend50 : 1
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |    tmp_4_fu_469    |    0    |    40   |
|          |    tmp_s_fu_514    |    0    |    5    |
|          |  exitcond2_fu_581  |    0    |    3    |
|          |   isIter0_fu_593   |    0    |    3    |
|   icmp   |    tmp_2_fu_604    |    0    |    40   |
|          |    tmp_3_fu_609    |    0    |    40   |
|          |    tmp_6_fu_633    |    0    |    40   |
|          |    tmp_14_fu_675   |    0    |    40   |
|          |    tmp_15_fu_681   |    0    |    40   |
|          |   exitcond_fu_707  |    0    |    3    |
|----------|--------------------|---------|---------|
|          |      i_fu_494      |    0    |    3    |
|          |    tmp_7_fu_505    |    0    |    32   |
|          |     i_2_fu_520     |    0    |    5    |
|          |     tmp1_fu_550    |    0    |    32   |
|    add   |    tmp_8_fu_555    |    0    |    33   |
|          | indvar_next_fu_587 |    0    |    3    |
|          |    tmp_11_fu_650   |    0    |    32   |
|          |     i_4_fu_713     |    0    |    3    |
|          |    tmp_19_fu_739   |    0    |    32   |
|----------|--------------------|---------|---------|
|    or    |   brmerge_fu_488   |    0    |    1    |
|          |   or_cond9_fu_500  |    0    |    1    |
|----------|--------------------|---------|---------|
|    xor   |  tmp_4_not_fu_483  |    0    |    1    |
|----------|--------------------|---------|---------|
|          |   grp_read_fu_150  |    0    |    0    |
|   read   |   grp_read_fu_156  |    0    |    0    |
|          |   grp_read_fu_169  |    0    |    0    |
|----------|--------------------|---------|---------|
|  readreq | grp_readreq_fu_162 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  grp_write_fu_175  |    0    |    0    |
|          |  grp_write_fu_182  |    0    |    0    |
|   write  |  grp_write_fu_189  |    0    |    0    |
|          |  grp_write_fu_196  |    0    |    0    |
|          |  grp_write_fu_203  |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_10_fu_475   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  tmp_2_cast_fu_510 |    0    |    0    |
|          |  p_shl_cast_fu_534 |    0    |    0    |
|          | p_shl1_cast_fu_546 |    0    |    0    |
|          |  tmp_9_cast_fu_571 |    0    |    0    |
|   zext   |     tmp_fu_599     |    0    |    0    |
|          |    tmp_1_fu_623    |    0    |    0    |
|          |    tmp_13_fu_665   |    0    |    0    |
|          |    tmp_17_fu_697   |    0    |    0    |
|          |    tmp_21_fu_755   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    p_shl_fu_526    |    0    |    0    |
|bitconcatenate|    p_shl1_fu_538   |    0    |    0    |
|          |     tmp2_fu_642    |    0    |    0    |
|          |     tmp3_fu_731    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_9_fu_561    |    0    |    0    |
|          |    tmp_5_fu_614    |    0    |    0    |
|partselect|    tmp_12_fu_655   |    0    |    0    |
|          |    tmp_16_fu_687   |    0    |    0    |
|          |    tmp_20_fu_745   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |    tmp_18_fu_638   |    0    |    0    |
|          |    tmp_22_fu_727   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   432   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           a_addr_1_reg_876          |   32   |
|           a_addr_2_reg_885          |   32   |
|           a_addr_3_reg_905          |   32   |
|           a_addr_4_reg_922          |   32   |
|            a_addr_reg_814           |   32   |
|    applist_base_addr_read_reg_774   |   32   |
|         buff_addr_1_reg_836         |    3   |
|         buff_addr_2_reg_849         |    3   |
|         buff_addr_3_reg_854         |    3   |
|          buff_addr_reg_796          |    3   |
|         cacheHitLoc_reg_255         |    3   |
|          exitcond2_reg_820          |    1   |
|           exitcond_reg_911          |    1   |
|     hb_cache_0_log_addr_reg_859     |   32   |
|hb_cache_0_prev_sensor_value1_reg_339|   32   |
|    hb_cache_0_state_addr_reg_841    |   32   |
|             i_1_reg_266             |    5   |
|             i_2_reg_809             |    5   |
|             i_3_reg_446             |    3   |
|             i_4_reg_915             |    3   |
|              i_reg_788              |    3   |
|         inAppID_read_reg_766        |   32   |
|           indvar1_reg_326           |    1   |
|           indvar9_reg_289           |    1   |
|         indvar_next_reg_824         |    3   |
|            indvar_reg_277           |    3   |
|           isIter0_reg_829           |    1   |
|       read_index_load3_reg_302      |   32   |
|       read_index_load_reg_314       |   32   |
|    refresher_read_index_1_reg_891   |   32   |
|               reg_462               |   32   |
|       temp_outAppID_1_reg_351       |   32   |
|        temp_outHWSW_1_reg_406       |   32   |
|      temp_outLogAddr_1_reg_387      |   32   |
|     temp_outReadIndex_1_reg_427     |   32   |
|      temp_outReadIndex_reg_867      |   32   |
|     temp_outStateAddr_1_reg_368     |   32   |
|            tmp_14_reg_897           |    1   |
|            tmp_15_reg_901           |    1   |
|          tmp_2_cast_reg_801         |   33   |
|            tmp_4_reg_779            |    1   |
+-------------------------------------+--------+
|                Total                |   721  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
|           grp_readreq_fu_162          |  p1  |   6  |  32  |   192  ||    32   |
|           grp_readreq_fu_162          |  p2  |   2  |   4  |    8   |
|            grp_read_fu_169            |  p1  |   5  |  32  |   160  ||    32   |
|           grp_access_fu_223           |  p0  |   6  |   3  |   18   ||    3    |
|           grp_access_fu_223           |  p3  |   2  |   3  |    6   ||    3    |
|             indvar_reg_277            |  p0  |   2  |   3  |    6   ||    3    |
|            indvar9_reg_289            |  p0  |   2  |   1  |    2   ||    1    |
|        read_index_load3_reg_302       |  p0  |   2  |  32  |   64   ||    32   |
|            indvar1_reg_326            |  p0  |   2  |   1  |    2   ||    1    |
| hb_cache_0_prev_sensor_value1_reg_339 |  p0  |   2  |  32  |   64   ||    32   |
|        temp_outAppID_1_reg_351        |  p0  |   2  |  32  |   64   ||    32   |
|      temp_outStateAddr_1_reg_368      |  p0  |   3  |  32  |   96   ||    32   |
|       temp_outLogAddr_1_reg_387       |  p0  |   3  |  32  |   96   ||    32   |
|         temp_outHWSW_1_reg_406        |  p0  |   3  |  32  |   96   ||    32   |
|      temp_outReadIndex_1_reg_427      |  p0  |   3  |  32  |   96   ||    32   |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   970  || 22.9508 ||   299   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   432  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   22   |    -   |   299  |
|  Register |    -   |    -   |   721  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   22   |   721  |   731  |
+-----------+--------+--------+--------+--------+
