# system info sdram_example on 2023.04.18.18:56:44
system_info:
name,value
DEVICE,
DEVICE_FAMILY,MAX 10
GENERATION_ID,
#
#
# Files generated for sdram_example on 2023.04.18.18:56:44
files:
filepath,kind,attributes,module,is_top
sdram_example/sdram_example.v,VERILOG,,sdram_example,true
sdram_example/submodules/sdram_example_if0.v,VERILOG,,sdram_example_if0,false
sdram_example/submodules/sdram_example_d0.v,VERILOG,,sdram_example_d0,false
sdram_example/submodules/sdram_example_mm_interconnect_0.v,VERILOG,,sdram_example_mm_interconnect_0,false
sdram_example/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sdram_example/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sdram_example/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
sdram_example/submodules/sdram_example_if0_pll0.sv,SYSTEM_VERILOG,,sdram_example_if0_pll0,false
sdram_example/submodules/sdram_example_if0_p0_clock_pair_generator.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_read_valid_selector.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_addr_cmd_datapath.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_reset_m10.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_memphy_m10.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_dqdqs_pads_m10.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_reset_sync.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_fr_cycle_shifter.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_read_datapath_m10.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_write_datapath_m10.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_simple_ddio_out_m10.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/max10emif_dcfifo.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_iss_probe.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_addr_cmd_pads_m10.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_flop_mem.v,VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/altera_gpio_lite.sv,SYSTEM_VERILOG,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0.ppf,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0.sdc,SDC,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_timing.tcl,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_report_timing.tcl,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_report_timing_core.tcl,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_pin_map.tcl,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_pin_assignments.tcl,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/sdram_example_if0_p0_parameters.tcl,OTHER,,sdram_example_if0_p0,false
sdram_example/submodules/afi_mux_ddrx.v,VERILOG,,afi_mux_ddrx,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdram_example.if0,sdram_example_if0
sdram_example.if0.pll0,sdram_example_if0_pll0
sdram_example.if0.p0,sdram_example_if0_p0
sdram_example.if0.m0,afi_mux_ddrx
sdram_example.if0.s0,sdram_example_if0_s0
sdram_example.if0.c0,sdram_example_if0_c0
sdram_example.d0,sdram_example_d0
sdram_example.d0.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
sdram_example.mm_interconnect_0,sdram_example_mm_interconnect_0
sdram_example.mm_interconnect_0.d0_avl_translator,altera_merlin_master_translator
sdram_example.mm_interconnect_0.if0_avl_translator,altera_merlin_slave_translator
sdram_example.rst_controller,altera_reset_controller
sdram_example.rst_controller_001,altera_reset_controller
