Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Wed Apr  4 20:18:52 2018
| Host             : nk7u running 64-bit Ubuntu 17.10
| Command          : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
| Design           : controller
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 24.412       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 24.082       |
| Device Static (W)        | 0.330        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 0.0          |
| Junction Temperature (C) | 125.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     4.618 |     1390 |       --- |             --- |
|   LUT as Logic |     4.486 |      591 |     20800 |            2.84 |
|   CARRY4       |     0.073 |       39 |      8150 |            0.48 |
|   Register     |     0.054 |      660 |     41600 |            1.59 |
|   BUFG         |     0.005 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        8 |     32600 |            0.02 |
|   Others       |     0.000 |       24 |       --- |             --- |
| Signals        |     5.250 |     1223 |       --- |             --- |
| Block RAM      |     1.203 |      4.5 |        50 |            9.00 |
| I/O            |    13.010 |       21 |       106 |           19.81 |
| Static Power   |     0.330 |          |           |                 |
| Total          |    24.412 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |    11.801 |      11.588 |      0.212 |
| Vccaux    |       1.800 |     0.524 |       0.476 |      0.048 |
| Vcco33    |       3.300 |     3.679 |       3.678 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.088 |       0.081 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| controller                                         |    24.082 |
|   L1_inst                                          |     3.939 |
|     L1_Block_i                                     |     0.754 |
|       L1_block_i                                   |     0.536 |
|         blk_mem_gen_0                              |     0.536 |
|           U0                                       |     0.536 |
|             inst_blk_mem_gen                       |     0.536 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.536 |
|                 valid.cstr                         |     0.536 |
|                   ramloop[0].ram.r                 |     0.536 |
|                     prim_noinit.ram                |     0.536 |
|     L1_lru_i                                       |     0.881 |
|       L1_lru_i                                     |     0.437 |
|         blk_mem_gen_0                              |     0.437 |
|           U0                                       |     0.437 |
|             inst_blk_mem_gen                       |     0.437 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.437 |
|                 valid.cstr                         |     0.437 |
|                   ramloop[0].ram.r                 |     0.437 |
|                     prim_noinit.ram                |     0.437 |
|     L1_mru_i                                       |     0.248 |
|       L1_mru_i                                     |     0.248 |
|         blk_mem_gen_0                              |     0.248 |
|           U0                                       |     0.248 |
|             inst_blk_mem_gen                       |     0.248 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.248 |
|                 valid.cstr                         |     0.248 |
|                   ramloop[0].ram.r                 |     0.248 |
|                     prim_noinit.ram                |     0.248 |
|   L2_inst                                          |     6.157 |
|     L2_Block_i                                     |     1.630 |
|       L2_block_i                                   |     0.820 |
|         blk_mem_gen_0                              |     0.820 |
|           U0                                       |     0.820 |
|             inst_blk_mem_gen                       |     0.820 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.820 |
|                 valid.cstr                         |     0.820 |
|                   ramloop[0].ram.r                 |     0.820 |
|                     prim_noinit.ram                |     0.820 |
|     L2_lru_i                                       |     2.083 |
|       L2_lru_i                                     |     1.036 |
|         blk_mem_gen_0                              |     1.036 |
|           U0                                       |     1.036 |
|             inst_blk_mem_gen                       |     1.036 |
|               gnbram.gnativebmg.native_blk_mem_gen |     1.036 |
|                 valid.cstr                         |     1.036 |
|                   ramloop[0].ram.r                 |     1.036 |
|                     prim_noinit.ram                |     1.036 |
|     L2_mru_i                                       |     0.239 |
|       L2_mru_i                                     |     0.239 |
|         blk_mem_gen_0                              |     0.239 |
|           U0                                       |     0.239 |
|             inst_blk_mem_gen                       |     0.239 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.239 |
|                 valid.cstr                         |     0.239 |
|                   ramloop[0].ram.r                 |     0.239 |
|                     prim_noinit.ram                |     0.239 |
|   TR_i                                             |     0.119 |
|     traceram_i                                     |     0.119 |
|       blk_mem_gen_0                                |     0.119 |
|         U0                                         |     0.119 |
|           inst_blk_mem_gen                         |     0.119 |
|             gnbram.gnativebmg.native_blk_mem_gen   |     0.119 |
|               valid.cstr                           |     0.119 |
|                 ramloop[0].ram.r                   |     0.119 |
|                   prim_noinit.ram                  |     0.119 |
|   outstream                                        |     0.209 |
+----------------------------------------------------+-----------+


