Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 19:03:46 2024
| Host         : DESKTOP-1V0CU1G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       61          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning           Non-clocked latch                                                 1           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: Inst_Clock_Manager/Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Move/snake_move.inited_reg_inv/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.235        0.000                      0                   60        0.164        0.000                      0                   60        2.633        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
Inst_Clock_Manager/Inst_PLL/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108                    {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108                    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_Clock_Manager/Inst_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_PLL100to108                          4.235        0.000                      0                   60        0.164        0.000                      0                   60        4.130        0.000                       0                    51  
  clkfbout_PLL100to108                                                                                                                                                                      2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_Clock_Manager/Inst_PLL/inst/clk_in1
  To Clock:  Inst_Clock_Manager/Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_Clock_Manager/Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_Clock_Manager/Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.822ns (18.052%)  route 3.732ns (81.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.379ns = ( 5.880 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.829ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.700    -3.829    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456    -3.373 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           1.177    -2.196    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.124    -2.072 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           1.381    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.124    -0.567 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.583     0.016    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X72Y116        LUT5 (Prop_lut5_I2_O)        0.118     0.134 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.591     0.725    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X73Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.571     5.880    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.500     5.380    
                         clock uncertainty           -0.116     5.264    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)       -0.305     4.959    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          4.959    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.890ns (18.583%)  route 3.899ns (81.417%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 5.886 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.835ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.694    -3.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.518    -3.317 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=14, routed)          1.206    -2.111    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.124    -1.987 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.847    -1.140    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I1_O)        0.124    -1.016 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.799    -0.217    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_1/O
                         net (fo=3, routed)           1.048     0.954    Inst_VGA_Manager/Inst_VGA_Sync/en_i_1_n_0
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.577     5.886    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/C
                         clock pessimism             -0.500     5.386    
                         clock uncertainty           -0.116     5.270    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)       -0.061     5.209    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.209    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.828ns (17.290%)  route 3.961ns (82.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.376ns = ( 5.883 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.829ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.700    -3.829    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456    -3.373 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           1.177    -2.196    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.124    -2.072 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           1.381    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.124    -0.567 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.835     0.268    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X74Y116        LUT6 (Prop_lut6_I0_O)        0.124     0.392 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1/O
                         net (fo=2, routed)           0.568     0.960    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.574     5.883    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                         clock pessimism             -0.500     5.383    
                         clock uncertainty           -0.116     5.267    
    SLICE_X74Y116        FDRE (Setup_fdre_C_D)       -0.031     5.236    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.828ns (17.739%)  route 3.840ns (82.261%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.379ns = ( 5.880 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.829ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.700    -3.829    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456    -3.373 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           1.177    -2.196    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.124    -2.072 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           1.381    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.124    -0.567 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.684     0.117    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X74Y116        LUT6 (Prop_lut6_I4_O)        0.124     0.241 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1/O
                         net (fo=2, routed)           0.598     0.839    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1_n_0
    SLICE_X73Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.571     5.880    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/C
                         clock pessimism             -0.500     5.380    
                         clock uncertainty           -0.116     5.264    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)       -0.103     5.161    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.828ns (17.897%)  route 3.798ns (82.103%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.377ns = ( 5.882 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.829ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.700    -3.829    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456    -3.373 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           1.177    -2.196    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.124    -2.072 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           1.381    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.124    -0.567 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.583     0.016    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X72Y116        LUT3 (Prop_lut3_I1_O)        0.124     0.140 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=2, routed)           0.657     0.797    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.573     5.882    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]/C
                         clock pessimism             -0.500     5.382    
                         clock uncertainty           -0.116     5.266    
    SLICE_X72Y115        FDRE (Setup_fdre_C_D)       -0.103     5.163    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]
  -------------------------------------------------------------------
                         required time                          5.163    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.822ns (18.454%)  route 3.632ns (81.546%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.377ns = ( 5.882 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.829ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.700    -3.829    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456    -3.373 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           1.177    -2.196    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.124    -2.072 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           1.381    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.124    -0.567 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.583     0.016    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X72Y116        LUT5 (Prop_lut5_I2_O)        0.118     0.134 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.492     0.626    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.573     5.882    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                         clock pessimism             -0.500     5.382    
                         clock uncertainty           -0.116     5.266    
    SLICE_X72Y115        FDRE (Setup_fdre_C_D)       -0.263     5.003    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.003    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.918ns (20.703%)  route 3.516ns (79.297%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.377ns = ( 5.882 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.835ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.694    -3.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.518    -3.317 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=14, routed)          1.206    -2.111    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.124    -1.987 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.847    -1.140    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I1_O)        0.124    -1.016 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.838    -0.178    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X73Y115        LUT5 (Prop_lut5_I3_O)        0.152    -0.026 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.626     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.573     5.882    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.382    
                         clock uncertainty           -0.116     5.266    
    SLICE_X72Y115        FDRE (Setup_fdre_C_D)       -0.283     4.983    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.918ns (20.698%)  route 3.517ns (79.302%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.377ns = ( 5.882 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.835ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.694    -3.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.518    -3.317 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=14, routed)          1.206    -2.111    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.124    -1.987 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.847    -1.140    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I1_O)        0.124    -1.016 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.838    -0.178    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X73Y115        LUT5 (Prop_lut5_I3_O)        0.152    -0.026 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.627     0.600    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.573     5.882    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.500     5.382    
                         clock uncertainty           -0.116     5.266    
    SLICE_X72Y115        FDRE (Setup_fdre_C_D)       -0.260     5.006    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.828ns (18.070%)  route 3.754ns (81.930%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.378ns = ( 5.881 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.829ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.700    -3.829    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456    -3.373 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           1.177    -2.196    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT3 (Prop_lut3_I2_O)        0.124    -2.072 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=8, routed)           1.381    -0.691    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.124    -0.567 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=6, routed)           0.587     0.020    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I4_O)        0.124     0.144 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]_i_1/O
                         net (fo=2, routed)           0.609     0.753    Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.572     5.881    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
                         clock pessimism             -0.500     5.381    
                         clock uncertainty           -0.116     5.265    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)       -0.058     5.207    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.207    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.890ns (19.397%)  route 3.698ns (80.603%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 5.886 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.835ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.694    -3.835    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.518    -3.317 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=14, routed)          1.206    -2.111    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X81Y115        LUT6 (Prop_lut6_I0_O)        0.124    -1.987 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4/O
                         net (fo=2, routed)           0.847    -1.140    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_4_n_0
    SLICE_X74Y115        LUT6 (Prop_lut6_I1_O)        0.124    -1.016 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.799    -0.217    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X76Y115        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_1/O
                         net (fo=3, routed)           0.847     0.753    Inst_VGA_Manager/Inst_VGA_Sync/en_i_1_n_0
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181    10.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.577     5.886    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.500     5.386    
                         clock uncertainty           -0.116     5.270    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)       -0.058     5.212    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.212    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.770    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X81Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.629 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.517    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X80Y114        LUT1 (Prop_lut1_I0_O)        0.048    -0.469 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.469    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[0]
    SLICE_X80Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.727    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
                         clock pessimism             -0.030    -0.757    
    SLICE_X80Y114        FDRE (Hold_fdre_C_D)         0.123    -0.634    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.779%)  route 0.130ns (41.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.585    -0.777    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/Q
                         net (fo=5, routed)           0.130    -0.505    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]
    SLICE_X73Y115        LUT6 (Prop_lut6_I3_O)        0.045    -0.460 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_0
    SLICE_X73Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.855    -0.735    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.029    -0.764    
    SLICE_X73Y115        FDRE (Hold_fdre_C_D)         0.092    -0.672    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.070%)  route 0.174ns (47.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.772    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           0.174    -0.457    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.048    -0.409 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_0
    SLICE_X81Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.861    -0.728    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X81Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.006    -0.734    
    SLICE_X81Y115        FDRE (Hold_fdre_C_D)         0.107    -0.627    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.670%)  route 0.174ns (48.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.590    -0.772    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           0.174    -0.457    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X81Y115        LUT4 (Prop_lut4_I0_O)        0.045    -0.412 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.412    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_0
    SLICE_X81Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.861    -0.728    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X81Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.006    -0.734    
    SLICE_X81Y115        FDRE (Hold_fdre_C_D)         0.091    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.431%)  route 0.161ns (43.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586    -0.776    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.612 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/Q
                         net (fo=7, routed)           0.161    -0.450    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.405 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1/O
                         net (fo=2, routed)           0.000    -0.405    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.733    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/C
                         clock pessimism             -0.043    -0.776    
    SLICE_X74Y116        FDRE (Hold_fdre_C_D)         0.121    -0.655    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.161%)  route 0.226ns (54.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.584    -0.778    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.637 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/Q
                         net (fo=8, routed)           0.226    -0.411    Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.366 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.366    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1_n_0
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.733    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                         clock pessimism             -0.006    -0.739    
    SLICE_X74Y116        FDRE (Hold_fdre_C_D)         0.121    -0.618    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.558%)  route 0.205ns (52.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X79Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=12, routed)          0.205    -0.427    Inst_VGA_Manager/Inst_VGA_Sync/h_count[8]
    SLICE_X78Y114        LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  Inst_VGA_Manager/Inst_VGA_Sync/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[9]
    SLICE_X78Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.860    -0.729    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X78Y114        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.028    -0.757    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.120    -0.637    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.588    -0.774    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X78Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.610 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.175    -0.435    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X78Y117        LUT6 (Prop_lut6_I5_O)        0.045    -0.390 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1_n_0
    SLICE_X78Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.732    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X78Y117        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.042    -0.774    
    SLICE_X78Y117        FDRE (Hold_fdre_C_D)         0.120    -0.654    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.872%)  route 0.203ns (52.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.585    -0.777    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/Q
                         net (fo=7, routed)           0.203    -0.433    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]
    SLICE_X73Y115        LUT4 (Prop_lut4_I1_O)        0.045    -0.388 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.388    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X73Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.855    -0.735    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.029    -0.764    
    SLICE_X73Y115        FDRE (Hold_fdre_C_D)         0.091    -0.673    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.313%)  route 0.254ns (57.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.770    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X81Y115        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.629 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=21, routed)          0.254    -0.375    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X78Y113        LUT6 (Prop_lut6_I0_O)        0.045    -0.330 r  Inst_VGA_Manager/Inst_VGA_Sync/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[10]
    SLICE_X78Y113        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481     0.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.860    -0.729    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X78Y113        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.006    -0.735    
    SLICE_X78Y113        FDRE (Hold_fdre_C_D)         0.120    -0.615    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X78Y113   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X78Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X78Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X78Y116   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X78Y113   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X78Y113   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X78Y113   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X78Y113   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X80Y114   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X79Y115   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  Inst_Clock_Manager/Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.691ns  (logic 6.937ns (50.670%)  route 6.754ns (49.330%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
    SLICE_X72Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/Q
                         net (fo=1, routed)           0.943     1.399    Inst_VGA_Manager/Inst_VGA_Sync/is_shape5_inferred__2/i__carry__1[2]
    SLICE_X73Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.523    Inst_VGA_Manager/Inst_VGA_Draw/S[3]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.924 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.924    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.258 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839     3.098    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303     3.401 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000     3.401    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.914 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.914    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.031 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     4.031    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.354 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     5.135    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     5.441 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     5.441    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.842 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     6.950    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I2_O)        0.124     7.074 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.082    10.156    Green_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.691 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.691    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.619ns  (logic 7.181ns (52.731%)  route 6.437ns (47.269%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
    SLICE_X72Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/Q
                         net (fo=1, routed)           0.943     1.399    Inst_VGA_Manager/Inst_VGA_Sync/is_shape5_inferred__2/i__carry__1[2]
    SLICE_X73Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.523    Inst_VGA_Manager/Inst_VGA_Draw/S[3]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.924 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.924    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.258 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839     3.098    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303     3.401 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000     3.401    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.914 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.914    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.031 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     4.031    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.354 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     5.135    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     5.441 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     5.441    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.842 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     6.950    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I1_O)        0.150     7.100 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.766     9.865    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    13.619 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.619    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.419ns  (logic 6.948ns (51.781%)  route 6.471ns (48.219%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
    SLICE_X72Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/Q
                         net (fo=1, routed)           0.943     1.399    Inst_VGA_Manager/Inst_VGA_Sync/is_shape5_inferred__2/i__carry__1[2]
    SLICE_X73Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.523    Inst_VGA_Manager/Inst_VGA_Draw/S[3]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.924 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.924    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.258 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839     3.098    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303     3.401 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000     3.401    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.914 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.914    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.031 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     4.031    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.354 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     5.135    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     5.441 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     5.441    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.842 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     6.950    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I2_O)        0.124     7.074 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.799     9.873    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.419 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.419    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.417ns  (logic 7.178ns (53.501%)  route 6.239ns (46.499%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/C
    SLICE_X72Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/Q
                         net (fo=1, routed)           0.943     1.399    Inst_VGA_Manager/Inst_VGA_Sync/is_shape5_inferred__2/i__carry__1[2]
    SLICE_X73Y116        LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.523    Inst_VGA_Manager/Inst_VGA_Draw/S[3]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.924 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.924    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.258 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839     3.098    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303     3.401 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000     3.401    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.914 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.914    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.031 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     4.031    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.354 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     5.135    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     5.441 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     5.441    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.842 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     6.950    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I1_O)        0.150     7.100 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.567     9.667    Blue_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.750    13.417 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.417    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.snake_head_xy_future_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_move.inited_reg_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.045ns  (logic 2.267ns (44.940%)  route 2.778ns (55.060%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[2]/C
    SLICE_X73Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[2]/Q
                         net (fo=2, routed)           0.796     1.252    Inst_GAME_Move/snake_move.snake_head_xy_future_reg_n_0_[2]
    SLICE_X72Y119        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.759 r  Inst_GAME_Move/snake_head_xy_future0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.759    Inst_GAME_Move/snake_head_xy_future0_carry_n_0
    SLICE_X72Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.873 r  Inst_GAME_Move/snake_head_xy_future0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.873    Inst_GAME_Move/snake_head_xy_future0_carry__0_n_0
    SLICE_X72Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.108 f  Inst_GAME_Move/snake_head_xy_future0_carry__1/O[0]
                         net (fo=4, routed)           1.098     3.206    Inst_GAME_Move/snake_head_xy_future0_carry__1_n_7
    SLICE_X73Y121        LUT2 (Prop_lut2_I1_O)        0.299     3.505 r  Inst_GAME_Move/inited2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.505    Inst_GAME_Move/inited2_carry__0_i_7_n_0
    SLICE_X73Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.037 r  Inst_GAME_Move/inited2_carry__0/CO[3]
                         net (fo=1, routed)           0.884     4.921    Inst_GAME_Move/inited2_carry__0_n_0
    SLICE_X73Y122        LUT2 (Prop_lut2_I0_O)        0.124     5.045 r  Inst_GAME_Move/snake_move.inited_inv_i_1/O
                         net (fo=1, routed)           0.000     5.045    Inst_GAME_Move/snake_move.inited_inv_i_1_n_0
    SLICE_X73Y122        FDCE                                         r  Inst_GAME_Move/snake_move.inited_reg_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.inited_reg_inv/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.441ns  (logic 0.552ns (12.431%)  route 3.889ns (87.569%))
  Logic Levels:           2  (BUFG=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.inited_reg_inv/C
    SLICE_X73Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Move/snake_move.inited_reg_inv/Q
                         net (fo=1, routed)           1.990     2.446    inited
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.542 f  inited_BUFG_inst/O
                         net (fo=40, routed)          1.898     4.441    Inst_GAME_Move/inited_BUFG
    SLICE_X72Y119        FDPE                                         f  Inst_GAME_Move/snake_mesh_xy_i_reg[0][1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.inited_reg_inv/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.441ns  (logic 0.552ns (12.431%)  route 3.889ns (87.569%))
  Logic Levels:           2  (BUFG=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.inited_reg_inv/C
    SLICE_X73Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Move/snake_move.inited_reg_inv/Q
                         net (fo=1, routed)           1.990     2.446    inited
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.542 f  inited_BUFG_inst/O
                         net (fo=40, routed)          1.898     4.441    Inst_GAME_Move/inited_BUFG
    SLICE_X72Y119        FDCE                                         f  Inst_GAME_Move/snake_mesh_xy_i_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.inited_reg_inv/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.441ns  (logic 0.552ns (12.431%)  route 3.889ns (87.569%))
  Logic Levels:           2  (BUFG=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.inited_reg_inv/C
    SLICE_X73Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Move/snake_move.inited_reg_inv/Q
                         net (fo=1, routed)           1.990     2.446    inited
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.542 f  inited_BUFG_inst/O
                         net (fo=40, routed)          1.898     4.441    Inst_GAME_Move/inited_BUFG
    SLICE_X72Y119        FDCE                                         f  Inst_GAME_Move/snake_mesh_xy_i_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.inited_reg_inv/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.441ns  (logic 0.552ns (12.431%)  route 3.889ns (87.569%))
  Logic Levels:           2  (BUFG=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.inited_reg_inv/C
    SLICE_X73Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Move/snake_move.inited_reg_inv/Q
                         net (fo=1, routed)           1.990     2.446    inited
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.542 f  inited_BUFG_inst/O
                         net (fo=40, routed)          1.898     4.441    Inst_GAME_Move/inited_BUFG
    SLICE_X72Y119        FDCE                                         f  Inst_GAME_Move/snake_mesh_xy_i_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.inited_reg_inv/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][18]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.440ns  (logic 0.552ns (12.433%)  route 3.888ns (87.567%))
  Logic Levels:           2  (BUFG=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.inited_reg_inv/C
    SLICE_X73Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Move/snake_move.inited_reg_inv/Q
                         net (fo=1, routed)           1.990     2.446    inited
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.542 f  inited_BUFG_inst/O
                         net (fo=40, routed)          1.897     4.440    Inst_GAME_Move/inited_BUFG
    SLICE_X80Y115        FDPE                                         f  Inst_GAME_Move/snake_mesh_xy_i_reg[0][18]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.snake_head_xy_future_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.252ns (81.204%)  route 0.058ns (18.796%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[11]/C
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[11]/Q
                         net (fo=1, routed)           0.058     0.199    Inst_GAME_Move/snake_move.snake_head_xy_future_reg_n_0_[11]
    SLICE_X72Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.310 r  Inst_GAME_Move/snake_head_xy_future0_carry__1/O[2]
                         net (fo=4, routed)           0.000     0.310    Inst_GAME_Move/snake_head_xy_future0_carry__1_n_5
    SLICE_X72Y121        FDCE                                         r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.snake_head_xy_future_reg[18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Move/snake_move.snake_head_xy_future_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.356%)  route 0.149ns (47.644%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDPE                         0.000     0.000 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[18]/C
    SLICE_X80Y115        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[18]/Q
                         net (fo=2, routed)           0.149     0.313    Inst_GAME_Move/snake_move.snake_head_xy_future_reg_n_0_[18]
    SLICE_X80Y115        FDPE                                         r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.snake_head_xy_future_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.285ns (83.010%)  route 0.058ns (16.990%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[11]/C
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[11]/Q
                         net (fo=1, routed)           0.058     0.199    Inst_GAME_Move/snake_move.snake_head_xy_future_reg_n_0_[11]
    SLICE_X72Y121        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.343 r  Inst_GAME_Move/snake_head_xy_future0_carry__1/O[3]
                         net (fo=4, routed)           0.000     0.343    Inst_GAME_Move/snake_head_xy_future0_carry__1_n_4
    SLICE_X72Y121        FDCE                                         r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE                         0.000     0.000 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[20]/C
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[20]/Q
                         net (fo=2, routed)           0.118     0.259    Inst_Clock_Manager/Inst_Clock_Converter/counter[20]
    SLICE_X75Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  Inst_Clock_Manager/Inst_Clock_Converter/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.367    Inst_Clock_Manager/Inst_Clock_Converter/p_1_in[20]
    SLICE_X75Y113        FDRE                                         r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE                         0.000     0.000 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[12]/C
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    Inst_Clock_Manager/Inst_Clock_Converter/counter[12]
    SLICE_X75Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Inst_Clock_Manager/Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.368    Inst_Clock_Manager/Inst_Clock_Converter/p_1_in[12]
    SLICE_X75Y111        FDRE                                         r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.snake_head_xy_future_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.524%)  route 0.120ns (32.476%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDCE                         0.000     0.000 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[4]/C
    SLICE_X73Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[4]/Q
                         net (fo=1, routed)           0.120     0.261    Inst_GAME_Move/snake_move.snake_head_xy_future_reg_n_0_[4]
    SLICE_X72Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Inst_GAME_Move/snake_head_xy_future0_carry/O[3]
                         net (fo=4, routed)           0.000     0.369    Inst_GAME_Move/snake_head_xy_future0_carry_n_4
    SLICE_X72Y119        FDCE                                         r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Move/snake_move.snake_head_xy_future_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Move/snake_mesh_xy_i_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.524%)  route 0.120ns (32.476%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDPE                         0.000     0.000 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[8]/C
    SLICE_X73Y120        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Move/snake_move.snake_head_xy_future_reg[8]/Q
                         net (fo=1, routed)           0.120     0.261    Inst_GAME_Move/snake_move.snake_head_xy_future_reg_n_0_[8]
    SLICE_X72Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Inst_GAME_Move/snake_head_xy_future0_carry__0/O[3]
                         net (fo=4, routed)           0.000     0.369    Inst_GAME_Move/snake_head_xy_future0_carry__0_n_4
    SLICE_X72Y120        FDPE                                         r  Inst_GAME_Move/snake_mesh_xy_i_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE                         0.000     0.000 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[16]/C
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    Inst_Clock_Manager/Inst_Clock_Converter/counter[16]
    SLICE_X75Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Inst_Clock_Manager/Inst_Clock_Converter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.369    Inst_Clock_Manager/Inst_Clock_Converter/p_1_in[16]
    SLICE_X75Y112        FDRE                                         r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE                         0.000     0.000 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[4]/C
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    Inst_Clock_Manager/Inst_Clock_Converter/counter[4]
    SLICE_X75Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Inst_Clock_Manager/Inst_Clock_Converter/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    Inst_Clock_Manager/Inst_Clock_Converter/p_1_in[4]
    SLICE_X75Y109        FDRE                                         r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE                         0.000     0.000 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[8]/C
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    Inst_Clock_Manager/Inst_Clock_Converter/counter[8]
    SLICE_X75Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Inst_Clock_Manager/Inst_Clock_Converter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.369    Inst_Clock_Manager/Inst_Clock_Converter/p_1_in[8]
    SLICE_X75Y110        FDRE                                         r  Inst_Clock_Manager/Inst_Clock_Converter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.912ns  (logic 7.148ns (51.382%)  route 6.764ns (48.618%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.693    -3.836    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.318 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/Q
                         net (fo=2, routed)           0.953    -2.365    Inst_VGA_Manager/Inst_VGA_Sync/Q[1]
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.124    -2.241 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    -2.241    Inst_VGA_Manager/Inst_VGA_Draw/S[1]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.691 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -1.691    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.357 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839    -0.517    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303    -0.214 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000    -0.214    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.299 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.299    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.416 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.416    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.739 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     1.520    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     1.826 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.227 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     3.335    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I2_O)        0.124     3.459 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.082     6.541    Green_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.535    10.076 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.076    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.840ns  (logic 7.392ns (53.414%)  route 6.447ns (46.586%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.693    -3.836    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.318 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/Q
                         net (fo=2, routed)           0.953    -2.365    Inst_VGA_Manager/Inst_VGA_Sync/Q[1]
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.124    -2.241 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    -2.241    Inst_VGA_Manager/Inst_VGA_Draw/S[1]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.691 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -1.691    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.357 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839    -0.517    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303    -0.214 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000    -0.214    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.299 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.299    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.416 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.416    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.739 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     1.520    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     1.826 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.227 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     3.335    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I1_O)        0.150     3.485 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.766     6.251    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    10.004 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.004    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.640ns  (logic 7.159ns (52.488%)  route 6.481ns (47.512%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.693    -3.836    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.318 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/Q
                         net (fo=2, routed)           0.953    -2.365    Inst_VGA_Manager/Inst_VGA_Sync/Q[1]
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.124    -2.241 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    -2.241    Inst_VGA_Manager/Inst_VGA_Draw/S[1]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.691 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -1.691    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.357 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839    -0.517    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303    -0.214 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000    -0.214    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.299 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.299    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.416 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.416    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.739 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     1.520    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     1.826 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.227 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     3.335    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I2_O)        0.124     3.459 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.799     6.258    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     9.804 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.804    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.638ns  (logic 7.389ns (54.181%)  route 6.249ns (45.819%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.693    -3.836    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.518    -3.318 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/Q
                         net (fo=2, routed)           0.953    -2.365    Inst_VGA_Manager/Inst_VGA_Sync/Q[1]
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.124    -2.241 r  Inst_VGA_Manager/Inst_VGA_Sync/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    -2.241    Inst_VGA_Manager/Inst_VGA_Draw/S[1]
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.691 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -1.691    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.357 f  Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           0.839    -0.517    Inst_VGA_Manager/Inst_VGA_Draw/is_shape5_inferred__1/i__carry__0_n_6
    SLICE_X76Y117        LUT1 (Prop_lut1_I0_O)        0.303    -0.214 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18/O
                         net (fo=1, routed)           0.000    -0.214    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_18_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.299 r  Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.299    Inst_VGA_Manager/Inst_VGA_Draw/i__carry_i_9_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.416 r  Inst_VGA_Manager/Inst_VGA_Draw/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.416    Inst_GAME_Move/CO[0]
    SLICE_X76Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.739 f  Inst_GAME_Move/i__i_1/O[1]
                         net (fo=1, routed)           0.781     1.520    Inst_GAME_Move/i__i_1_n_6
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.306     1.826 r  Inst_GAME_Move/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_1[1]
    SLICE_X77Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.227 r  Inst_VGA_Manager/Inst_VGA_Draw/is_shape1_inferred__0/i__carry__0/CO[3]
                         net (fo=2, routed)           1.108     3.335    Inst_VGA_Manager/Inst_VGA_Sync/Blue[1]_0[0]
    SLICE_X81Y118        LUT4 (Prop_lut4_I1_O)        0.150     3.485 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.567     6.052    Blue_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.750     9.802 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.802    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.021ns (52.865%)  route 3.585ns (47.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.691    -3.838    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.456    -3.382 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           3.585     0.203    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     3.769 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.769    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.021ns (54.765%)  route 3.321ns (45.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.693    -3.836    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDRE (Prop_fdre_C_Q)         0.456    -3.380 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           3.321    -0.059    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     3.506 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.506    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 4.064ns (58.066%)  route 2.935ns (41.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.697    -3.832    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518    -3.314 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.935    -0.379    lopt_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     3.168 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.168    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 4.041ns (62.496%)  route 2.425ns (37.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.253     1.253    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          1.697    -3.832    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518    -3.314 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/Q
                         net (fo=1, routed)           2.425    -0.889    lopt
    D7                   OBUF (Prop_obuf_I_O)         3.523     2.635 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.635    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.388ns (66.061%)  route 0.713ns (33.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica/Q
                         net (fo=1, routed)           0.713     0.104    lopt
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.329 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.329    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.411ns (60.347%)  route 0.927ns (39.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.927     0.318    lopt_1
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.565 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.565    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.523ns (64.278%)  route 0.846ns (35.722%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.082    -0.527    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[1]
    SLICE_X81Y118        LUT4 (Prop_lut4_I3_O)        0.048    -0.479 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.764     0.286    Blue_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.311     1.597 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.597    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.456ns (59.771%)  route 0.980ns (40.229%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.082    -0.527    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[1]
    SLICE_X81Y118        LUT4 (Prop_lut4_I0_O)        0.045    -0.482 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.898     0.416    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.663 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.663    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.406ns (57.555%)  route 1.037ns (42.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586    -0.776    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.635 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           1.037     0.402    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.667 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.667    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.526ns (62.161%)  route 0.929ns (37.839%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.082    -0.527    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[1]
    SLICE_X81Y118        LUT4 (Prop_lut4_I3_O)        0.048    -0.479 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.847     0.368    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.314     1.682 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.682    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.445ns (56.885%)  route 1.095ns (43.115%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.773    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X80Y118        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.082    -0.527    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[1]
    SLICE_X81Y118        LUT4 (Prop_lut4_I0_O)        0.045    -0.482 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.013     0.531    Green_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.767 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.767    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.407ns (53.651%)  route 1.215ns (46.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_Clock_Manager/Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_Clock_Manager/Inst_PLL/inst/clkout1_buf/O
                         net (fo=49, routed)          0.584    -0.778    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y116        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           1.215     0.579    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.844 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.844    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=23, routed)          0.481    25.481    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_Clock_Manager/Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_Clock_Manager/Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_Clock_Manager/Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.181     1.181    Inst_Clock_Manager/Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_Clock_Manager/Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_Clock_Manager/Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_Clock_Manager/Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_Clock_Manager/Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





