<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_CLRSPI_SR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_CLRSPI_SR, Clear Secure SPI Pending Register</h1><p>The GICD_CLRSPI_SR characteristics are:</p><h2>Purpose</h2>
          <p>Removes the pending state from a valid SPI.</p>
        
          <p>A write to this register changes the state of a pending SPI to inactive, and the state of an active and pending SPI to active.</p>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>WI</td><td>WO</td><td>WI</td></tr></table>
          <p>Writes to this register have no effect if:</p>
        
          <ul>
            <li>
              The value is written by a Non-secure access.
            </li>
            <li>
              The value written specifies an invalid SPI.
            </li>
            <li>
              The SPI is not pending.
            </li>
          </ul>
        
          <p>16-bit accesses to bits [15:0] of this register must be supported.</p>
        <h2>Configuration</h2><p></p>
          <p>If <a href="ext-gicd_typer.html">GICD_TYPER</a>.MBIS == 0, this register is reserved.</p>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, this register is WI.</p>
        <h2>Attributes</h2>
          <p>GICD_CLRSPI_SR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_CLRSPI_SR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10"><a href="#INTID">INTID</a></td></tr></tbody></table><h4 id="0">
                Bits [31:10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [9:0]
                  </h4>
              <p>The INTID of the SPI.</p>
            <div class="text_after_fields">
            <p>The function of this register depends on whether the targeted SPI is configured to be an edge-triggered or level-sensitive interrupt:</p>
            <ul>
              <li>
                For an edge-triggered interrupt, a write to <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a> or <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a> adds the pending state to the targeted interrupt. It will stop being pending on activation, or if the pending state is removed by a write to <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a>, GICD_CLRSPI_SR, or <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a>.
              </li>
              <li>
                For a level-sensitive interrupt, a write to <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a> or <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a> adds the pending state to the targeted interrupt. It will remain pending until it is deasserted by a write to <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a> or GICD_CLRSPI_SR. If the interrupt is activated between having the pending state added and being deactivated, then the interrupt will be active and pending.
              </li>
            </ul>
          </div><h2>Accessing the GICD_CLRSPI_SR</h2><p>GICD_CLRSPI_SR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td>
          <span class="hexnumber">0x0058</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
