# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../evt_count.srcs/sources_1/new/evt_cnt.vhd" \
"../../../../evt_count.srcs/sim_1/imports/new/events_cnt_tb.vhd" \

# Do not sort compile order
nosort
