# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Lab_4/Lab_4.srcs/sources_1/new/ButtonDebounce.v" \
"../../../../Lab_5.srcs/sources_1/new/controller.v" \
"../../../../Lab_5.srcs/sources_1/new/memory.v" \
"../../../../Lab_5.srcs/sources_1/new/top.v" \
"../../../../Lab_5.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
