@inproceedings{dai2016fpgp,
    author    = {Guohao Dai and
        Yuze Chi and
            Yu Wang and
            Huazhong Yang},
    title     = {{FPGP:} Graph Processing Framework on {FPGA} {A} Case Study of Breadth-First
        Search},
    booktitle = {Proceedings of the 2016 {ACM/SIGDA} International Symposium on Field-Programmable
        Gate Arrays, Monterey, CA, USA, February 21-23, 2016},
    pages     = {105--110},
    year      = {2016},
    url       = {http://doi.acm.org/10.1145/2847263.2847339},
    doi       = {10.1145/2847263.2847339},
    timestamp = {Thu, 02 Feb 2017 15:22:27 +0100},
    biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpga/DaiCWY16},
    bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{wang2010message,
    title={A message-passing multi-softcore architecture on FPGA for breadth-first search},
    author={Wang, Qingbo and Jiang, Weirong and Xia, Yinglong and Prasanna, Viktor},
    booktitle={Field-Programmable Technology (FPT), 2010 International Conference on},
    pages={70--77},
    year={2010},
    organization={IEEE}
}

@inproceedings{kapre2015custom,
    title={Custom fpga-based soft-processors for sparse graph acceleration},
    author={Kapre, Nachiket},
    booktitle={Application-specific Systems, Architectures and Processors (ASAP), 2015 IEEE 26th International Conference on},
    pages={9--16},
    year={2015},
    organization={IEEE}
}

@article{shice2014parallel,
    title={Parallel Graph Traversal for FPGA},
    author={Shice Ni and Yong Dou and Dan Zou and Rongchun Li and Qiang Wang},
    journal={IEICE Electronics Express},
    volume={advpub},
    number={ },
    pages={},
    year={2014},
    doi={10.1587/elex.11.20130987}
}

@inproceedings{zhang2017boosting,
    author    = {Jialiang Zhang and
        Soroosh Khoram and
            Jing Li},
    title     = {Boosting the Performance of FPGA-based Graph Processor using Hybrid
        Memory Cube: {A} Case for Breadth First Search},
    booktitle = {Proceedings of the 2017 {ACM/SIGDA} International Symposium on Field-Programmable
        Gate Arrays, {FPGA} 2017, Monterey, CA, USA, February 22-24, 2017},
    pages     = {207--216},
    year      = {2017},
    url       = {http://dl.acm.org/citation.cfm?id=3021737},
    timestamp = {Fri, 03 Feb 2017 14:06:23 +0100},
    biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpga/ZhangKL17},
    bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{chakrabarti2004rmat,
    title={R-MAT: A recursive model for graph mining},
    author={Chakrabarti, Deepayan and Zhan, Yiping and Faloutsos, Christos},
    booktitle={Proceedings of the 2004 SIAM International Conference on Data Mining},
    pages={442--446},
    year={2004},
    organization={SIAM}
}

@article{gap,
    author    = {Scott Beamer and
        Krste Asanovic and
            David A. Patterson},
    title     = {The {GAP} Benchmark Suite},
    journal   = {CoRR},
    volume    = {abs/1508.03619},
    year      = {2015},
    url       = {http://arxiv.org/abs/1508.03619},
    timestamp = {Wed, 07 Jun 2017 14:43:10 +0200},
    biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/BeamerAP15},
    bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{nurvitadhi2014graphgen,
	title="GraphGen: An FPGA Framework for Vertex-Centric Graph Computation",
	author="Eriko {Nurvitadhi} and Gabriel {Weisz} and Yu {Wang} and Skand {Hurkat} and Marie {Nguyen} and James C. {Hoe} and José F. {Martínez} and Carlos {Guestrin}",
	booktitle="2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines",
	year="2014"
}

@inproceedings{malewicz2010pregel,
    title={Pregel: a system for large-scale graph processing},
    author={Malewicz, Grzegorz and Austern, Matthew H and Bik, Aart JC and Dehnert, James C and Horn, Ilan and Leiser, Naty and Czajkowski, Grzegorz},
    booktitle={Proceedings of the 2010 ACM SIGMOD International Conference on Management of data},
    pages={135--146},
    year={2010},
    organization={ACM}
}

@book{weinberg2008chameleon,
    title={The Chameleon framework: Practical solutions for memory behavior analysis},
    author={Weinberg, Jonathan},
    year={2008},
    publisher={University of California, San Diego}
}

@inproceedings{takac2012data,
    title={Data analysis in public social networks},
    author={Takac, Lubos and Zabovsky, Michal},
    booktitle={International Scientific Conference and International Workshop Present Day Trends of Innovations},
    volume={1},
    number={6},
    year={2012}
}

@INPROCEEDINGS{yang2012defining, 
    author={J. Yang and J. Leskovec}, 
    booktitle={2012 IEEE 12th International Conference on Data Mining}, 
    title={Defining and Evaluating Network Communities Based on Ground-Truth}, 
    year={2012}, 
    pages={745-754}, 
    keywords={information networks;pattern clustering;social networking (online);collaboration networks;conductance;densely linked communitty;gold-standard ground-truth community;heuristic parameter-free community detection method;information networks;interest based social groups;local spectral clustering algorithm;network community evaluation;node community detection;real-world networks;social networks;triad-participation-ratio;Collaboration;Communities;Image edge
        detection;Measurement;Robustness;Social network services;Community detection;Community scoring functions;Modularity;Network communities}, 
    doi={10.1109/ICDM.2012.138}, 
    ISSN={1550-4786}, 
    month={Dec},}

@ARTICLE{Nane2016hls-survey, 
    author={R. Nane and V. M. Sima and C. Pilato and J. Choi and B. Fort and A. Canis and Y. T. Chen and H. Hsiao and S. Brown and F. Ferrandi and J. Anderson and K. Bertels}, 
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
    title={A Survey and Evaluation of FPGA High-Level Synthesis Tools}, 
    year={2016}, 
    volume={35}, 
    number={10}, 
    pages={1591-1604}, 
    keywords={field programmable gate arrays;high level synthesis;integrated circuit design;FPGA;HLS;abstraction;comprehensive analysis;energy-efficient heterogeneous systems;field-programmable gate array circuit design;hardware functionality;high-level synthesis tool;software program;Field programmable gate arrays;Hardware;Hardware design languages;Optimization;Program processors;Yttrium;Bambu;Dwarv;LegUp;comparison;evaluation;field-programmable gate array (FPGA);high-level synthesis
        (HLS);survey}, 
    doi={10.1109/TCAD.2015.2513673}, 
    ISSN={0278-0070}, 
    month={Oct},}

@article{leskovec2009community,
    title={Community structure in large networks: Natural cluster sizes and the absence of large well-defined clusters},
    author={Leskovec, Jure and Lang, Kevin J and Dasgupta, Anirban and Mahoney, Michael W},
    journal={Internet Mathematics},
    volume={6},
    number={1},
    pages={29--123},
    year={2009},
    publisher={Taylor \& Francis}
}

@inproceedings{li2016clicknp,
    title={Clicknp: Highly flexible and high-performance network processing with reconfigurable hardware},
    author={Li, Bojie and Tan, Kun and Luo, Layong Larry and Peng, Yanqing and Luo, Renqian and Xu, Ningyi and Xiong, Yongqiang and Cheng, Peng},
    booktitle={Proceedings of the 2016 conference on ACM SIGCOMM 2016 Conference},
    pages={1--14},
    year={2016},
    organization={ACM}
}

@INPROCEEDINGS{zhang2017scalable, 
    author={X. Zhang and X. Shao and G. Provelengios and N. K. Dumpala and L. Gao and R. Tessier}, 
    booktitle={2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)}, 
    title={Scalable Network Function Virtualization for Heterogeneous Middleboxes}, 
    year={2017}, 
    pages={219-226}, 
    keywords={computer networks;field programmable gate arrays;hardware-software codesign;microcomputers;multiprocessing systems;virtualisation;FPGA;NFV modules;NFV operations;field-programmable gate arrays;general-purpose processors;global coordinator;hardware reconfiguration functions;hardware-level parallelism;hardware-level reconfiguration;heterogeneous hardware-software approach;heterogeneous middleboxes;microprocessors;middlebox state rapid sharing;network users;scalable
        NFV;scalable network function virtualization;software tools;traffic management;Field programmable gate arrays;Hardware;Middleboxes;Network function virtualization;Program processors;Virtual machining}, 
    doi={10.1109/FCCM.2017.24}, 
    month={April},}

@INPROCEEDINGS{wang2017relational, 
    author={Z. Wang and J. Paul and H. Y. Cheah and B. He and W. Zhang}, 
    booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)}, 
    title={Relational query processing on OpenCL-based FPGAs}, 
    year={2016}, 
    pages={1-10}, 
    keywords={field programmable gate arrays;parallel processing;query processing;relational databases;FPGA synthesis time;FPGA-specific cost model;FPGA-specific optimization combinations;OpenCL HLS tool;OpenCL database;OpenCL kernels;OpenCL-based FPGAs;SIMD;compute unit;database applications;kernel vectorization;programmability;reconfigurable domain;relational query processing;single SQL query;Field programmable gate arrays;Kernel;Optimization;Query
        processing;Resource management}, 
    doi={10.1109/FPL.2016.7577329}, 
    month={Aug},}

@book{koch2016fpgas,
    title={FPGAs for Software Programmers},
    author={Koch, Dirk and Hannig, Frank and Ziener, Daniel},
    year={2016},
    publisher={Springer}
}
@misc{nimbix,
  author = "Xilinx",
  year = "2017",
  title = "{SDAccel on the Nimbix Cloud}",
  howpublished = "\url{https://www.nimbix.net/xilinx/}",
  note = "[Online; accessed 1-Sep-2017]"
}

@misc{supervessel,
  author = "IBM",
  year = "2017",
  title = "{OpenPOWER Cloud}",
  howpublished = "\url{http://research.ibm.com/labs/china/supervessel.html}",
  note = "[Online; accessed 1-Sep-2017]"
}

@misc{intel-opencl,
  author = "Intel",
  year = "2017",
  title = "{Intel FPGA SDK for OpenCL}",
  howpublished = "\url{https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html}",
  note = "[Online; accessed 1-Sep-2017]"
}

@misc{xilinx-sdaccel,
  author = "Xilinx",
  year = "2017",
  title = "{SDAccel}",
  howpublished = "\url{https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html}",
  note = "[Online; accessed 1-Sep-2017]"
}


@misc{f1,
  author = "Amazon",
  year = "2017",
  title = "{Amazon EC2 F1 Instances}",
  howpublished = "\url{https://aws.amazon.com/ec2/instance-types/f1/}",
  note = "[Online; accessed 1-Sep-2017]"
}

@misc{baidu-cloud,
  author = "Baidu",
  year = "2017",
  title = "{FPGA Cloud Compute}",
  howpublished = "\url{https://cloud.baidu.com/product/fpga.html}",
  note = "[Online; accessed 1-Sep-2017]"
}

@misc{aliyun,
  author = "Alibaba",
  year = "2017",
  title = "{Aliyun FPGA Cloud Server}",
  howpublished = "\url{https://cn.aliyun.com/product/ecs/fpga}",
  note = "[Online; accessed 1-Sep-2017]"
}

@inproceedings{Ma2017fpga,
    author = {Ma, Xiaoyu and Zhang, Dan and Chiou, Derek},
    title = {FPGA-Accelerated Transactional Execution of Graph Workloads},
    booktitle = {Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    series = {FPGA '17},
    year = {2017},
    isbn = {978-1-4503-4354-1},
    location = {Monterey, California, USA},
    pages = {227--236},
    numpages = {10},
    url = {http://doi.acm.org.libproxy1.nus.edu.sg/10.1145/3020078.3021743},
    doi = {10.1145/3020078.3021743},
    acmid = {3021743},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {FPGA accelerator, graph application, multi-threaded architecture, throughput compute, transactional memory},
} 

@INPROCEEDINGS{zhou2016high, 
    author={S. Zhou and C. Chelmis and V. K. Prasanna}, 
    booktitle={2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)}, 
    title={High-Throughput and Energy-Efficient Graph Processing on FPGA}, 
    year={2016}, 
    publisher = {IEEE},
    pages={103-110}, 
    keywords={DRAM chips;energy conservation;field programmable gate arrays;logic design;parallel architectures;performance evaluation;power aware computing;trees (mathematics);FPGA design;MTEPS;concurrent multiple input data processing;data layout;edge-centric computing;efficient memory activation schedule;energy-efficiency improvement;energy-efficient graph processing;external memory bandwidth saturation;external memory performance optimization;high-throughput graph
        processing;large-scale graph processing design;million traversed edges per second;minimum spanning tree algorithm;on-chip memory power consumption reduction;parallel architecture;single-source shortest path algorithm;throughput improvement;weakly connected component algorithm;Field programmable gate arrays;Layout;Memory management;Optimization;Random access memory;Throughput;Writing}, 
    doi={10.1109/FCCM.2016.35}, 
    month={May},}

@inproceedings{Dai2017foregraph,
    author = {Dai, Guohao and Huang, Tianhao and Chi, Yuze and Xu, Ningyi and Wang, Yu and Yang, Huazhong},
    title = {ForeGraph: Exploring Large-scale Graph Processing on Multi-FPGA Architecture},
    booktitle = {Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    series = {FPGA '17},
    year = {2017},
    isbn = {978-1-4503-4354-1},
    location = {Monterey, California, USA},
    pages = {217--226},
    numpages = {10},
    url = {http://doi.acm.org.libproxy1.nus.edu.sg/10.1145/3020078.3021739},
    doi = {10.1145/3020078.3021739},
    acmid = {3021739},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {large-scale graph processing, multi-FPGA architecture},
} 


@inproceedings{fowers2015scalable,
    title={A scalable high-bandwidth architecture for lossless compression on fpgas},
    author={Fowers, Jeremy and Kim, Joo-Young and Burger, Doug and Hauck, Scott},
    booktitle={Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on},
    pages={52--59},
    year={2015},
    organization={IEEE}
}

@inproceedings{guan2017fpdnn,
    title={FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates},
    author={Guan, Yijin and Liang, Hao and Xu, Ningyi and Wang, Wenqiang and Shi, Shaoshuai and Chen, Xi and Sun, Guangyu and Zhang, Wei and Cong, Jason},
    booktitle={Field-Programmable Custom Computing Machines (FCCM), 2017 IEEE 25th Annual International Symposium on},
    pages={152--159},
    year={2017},
    organization={IEEE}
}

@inproceedings{Zhang2017frequency,
    author = {Zhang, Chi and Prasanna, Viktor},
    title = {Frequency Domain Acceleration of Convolutional Neural Networks on CPU-FPGA Shared Memory System},
    booktitle = {Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    series = {FPGA '17},
    year = {2017},
    isbn = {978-1-4503-4354-1},
    location = {Monterey, California, USA},
    pages = {35--44},
    numpages = {10},
    url = {http://doi.acm.org.libproxy1.nus.edu.sg/10.1145/3020078.3021727},
    doi = {10.1145/3020078.3021727},
    acmid = {3021727},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {CPU, FPGA, concurrent processing, convolutional neural networks, discrete fourier transform, double buffering, overlap-and-add, shared memory},
} 


@inproceedings{Zhang2017improving,
    author = {Zhang, Jialiang and Li, Jing},
    title = {Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network},
    booktitle = {Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    series = {FPGA '17},
    year = {2017},
    isbn = {978-1-4503-4354-1},
    location = {Monterey, California, USA},
    pages = {25--34},
    numpages = {10},
    url = {http://doi.acm.org.libproxy1.nus.edu.sg/10.1145/3020078.3021698},
    doi = {10.1145/3020078.3021698},
    acmid = {3021698},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {convolutional neural networks, fpga, hardware accelerator, opencl},
} 

@inproceedings{Zhao2017accelerating,
    author = {Zhao, Ritchie and Song, Weinan and Zhang, Wentao and Xing, Tianwei and Lin, Jeng-Hau and Srivastava, Mani and Gupta, Rajesh and Zhang, Zhiru},
    title = {Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs},
    booktitle = {Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    series = {FPGA '17},
    year = {2017},
    isbn = {978-1-4503-4354-1},
    location = {Monterey, California, USA},
    pages = {15--24},
    numpages = {10},
    url = {http://doi.acm.org.libproxy1.nus.edu.sg/10.1145/3020078.3021741},
    doi = {10.1145/3020078.3021741},
    acmid = {3021741},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {FPGAs, binarized, binarized convolutional networks, deep learning, high-level synthesis, reconfigurable computing},
} 


@inproceedings{engelhardt2016gravf,
    title={GraVF: A vertex-centric distributed graph processing framework on FPGAs},
    author={Engelhardt, Nina and So, Hayden Kwok-Hay},
    booktitle={Field Programmable Logic and Applications (FPL), 2016 26th International Conference on},
    pages={1--4},
    year={2016},
    organization={IEEE}
}

@inproceedings{ham2016graphicionado,
    title={Graphicionado: A high-performance and energy-efficient accelerator for graph analytics},
    author={Ham, Tae Jun and Wu, Lisa and Sundaram, Narayanan and Satish, Nadathur and Martonosi, Margaret},
    booktitle={Microarchitecture (MICRO), 2016 49th Annual IEEE/ACM International Symposium on},
    pages={1--13},
    year={2016},
    organization={IEEE}
}

@inproceedings{oguntebi2016graphops,
    title={Graphops: A dataflow library for graph analytics acceleration},
    author={Oguntebi, Tayo and Olukotun, Kunle},
    booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    pages={111--117},
    year={2016},
    organization={ACM}
}

@inproceedings{umuroglu2015hybrid,
    title={Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform},
    author={Umuroglu, Yaman and Morrison, Donn and Jahre, Magnus},
    booktitle={Field Programmable Logic and Applications (FPL), 2015 25th International Conference on},
    pages={1--8},
    year={2015},
    organization={IEEE}
}

@inproceedings{attia2014cygraph,
    title={Cygraph: A reconfigurable architecture for parallel breadth-first search},
    author={Attia, Osama G and Johnson, Tyler and Townsend, Kevin and Jones, Philip and Zambreno, Joseph},
    booktitle={Parallel \& Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE International},
    pages={228--235},
    year={2014},
    organization={IEEE}
}

@inproceedings{betkaoui2012reconfigurable,
    title={A reconfigurable computing approach for efficient and scalable parallel graph exploration},
    author={Betkaoui, Brahim and Wang, Yu and Thomas, David B and Luk, Wayne},
    booktitle={Application-Specific Systems, Architectures and Processors (ASAP), 2012 IEEE 23rd International Conference on},
    pages={8--15},
    year={2012},
    organization={IEEE}
}

@article{liu2015enterprise,
    author = {Liu, Hang and Huang, H Howie},
    doi = {10.1145/2807591.2807594},
    isbn = {978-1-4503-3723-6},
    issn = {21674337},
    journal = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
    pages = {68:1----68:12},
    title = {{Enterprise: Breadth-first Graph Traversal on GPUs}},
    url = {http://doi.acm.org/10.1145/2807591.2807594},
    year = {2015}
}

@article{kim2016ramulator,
    title={Ramulator: A fast and extensible DRAM simulator},
    author={Kim, Yoongu and Yang, Weikun and Mutlu, Onur},
    journal={IEEE Computer Architecture Letters},
    volume={15},
    number={1},
    pages={45--49},
    year={2016},
    publisher={IEEE}
}

@article{guotowards,
  title={Towards Adaptive Resource Allocation for Database Workloads},
  author={Guo, Cong and Karsten, Martin}
}

@inproceedings{soundararajan2009dynamic,
  title={Dynamic Resource Allocation for Database Servers Running on Virtual Storage.},
  author={Soundararajan, Gokul and Lupei, Daniel and Ghanbari, Saeed and Popescu, Adrian Daniel and Chen, Jin and Amza, Cristiana},
  booktitle={FAST},
  volume={9},
  pages={71--84},
  year={2009}
}

@inproceedings{sadoghi2012multi,
  title={Multi-query stream processing on fpgas},
  author={Sadoghi, Mohammad and Javed, Rija and Tarafdar, Naif and Singh, Harsh and Palaniappan, Rohan and Jacobsen, Hans-Arno},
  booktitle={2012 IEEE 28th International Conference on Data Engineering},
  pages={1229--1232},
  year={2012},
  organization={IEEE}
}

@article{chenaccelerating,
  title={Accelerating Equi-Join on a CPU-FPGA Heterogeneous Platform},
  author={Chen, Ren and Prasanna, Viktor K}
}

@article{papadimitriou2011performance,
  title={Performance of partial reconfiguration in FPGA systems: A survey and a cost model},
  author={Papadimitriou, Kyprianos and Dollas, Apostolos and Hauck, Scott},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={4},
  number={4},
  pages={36},
  year={2011},
  publisher={ACM}
}

@article{zhang2013omnidb,
  title={Omnidb: Towards portable and efficient query processing on parallel cpu/gpu architectures},
  author={Zhang, Shuhao and He, Jiong and He, Bingsheng and Lu, Mian},
  journal={Proceedings of the VLDB Endowment},
  volume={6},
  number={12},
  pages={1374--1377},
  year={2013},
  publisher={VLDB Endowment}
}
