<!doctype html>
<html>
<head>
<title>PRCR (R5_DBG_1) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_dbg_1.html")>R5_DBG_1 Module</a> &gt; PRCR (R5_DBG_1) Register</p><h1>PRCR (R5_DBG_1) Register</h1>
<h2>PRCR (R5_DBG_1) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PRCR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000310</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBF2310 (CORESIGHT_R5_DBG_1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Device Powerdown and Reset Control Register</td></tr>
</table>
<p></p>
<h2>PRCR (R5_DBG_1) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Hold_internal_reset</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Hold internal reset bit. This bit can be used to prevent the processor from running again before the debugger detects a power-down event and restoresthe state of the debug registers in the processor. This bit does not have any effect on initial system power-up, because nSYSPORESETclears it.<br/>0 = Do not hold internal reset on power-up or warm reset.<br/>1 = Hold the processor non-debug logic in reset on warm reset until this flag is cleared.</td></tr>
<tr valign=top><td>Force_internal_reset</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When a 1 is written to this bit, the processor asserts the DBGRSTREQm output for four cycles. You can<br/>connect this output to an external reset controller that, in turn, resets the processor.</td></tr>
<tr valign=top><td>No_power_down</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When set to 1, the DBGNOPWRDWN output signal is HIGH. This outputconnects to the system power controller and is interpreted as a request to operate in emulate mode, if the system supports this functionality. In this mode, the processor is not actually powered down when requested by software or hardware handshakes. This mode is useful when debugging applications on top of working operating systems.<br/>0 = DBGNOPWRDWN is LOW.<br/>1 = DBGNOPWRDWN is HIGH.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>