<!doctype html><html lang=zh-cn><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=robots content="noodp"><meta http-equiv=x-ua-compatible content="IE=edge, chrome=1"><title>Verilog/VHDL加密浅析 - BoolKinG's Hack Notes</title><meta name=Description content="BoolKinG的技术博客"><meta property="og:title" content="Verilog/VHDL加密浅析"><meta property="og:description" content="简单分析一下IEEE-1735的使用"><meta property="og:type" content="article"><meta property="og:url" content="https://blog.boolking.ml/verilog-crypt/"><meta property="article:published_time" content="2021-08-16T15:19:31+08:00"><meta property="article:modified_time" content="2021-08-16T15:19:31+08:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="Verilog/VHDL加密浅析"><meta name=twitter:description content="简单分析一下IEEE-1735的使用"><meta name=application-name content="LoveIt"><meta name=apple-mobile-web-app-title content="LoveIt"><meta name=theme-color content="#ffffff"><meta name=msapplication-TileColor content="#da532c"><link rel="shortcut icon" type=image/x-icon href=/favicon.ico><link rel=icon type=image/png sizes=32x32 href=/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/favicon-16x16.png><link rel=apple-touch-icon sizes=180x180 href=/apple-touch-icon.png><link rel=mask-icon href=/safari-pinned-tab.svg color=#5bbad5><link rel=manifest href=/site.webmanifest><link rel=canonical href=https://blog.boolking.ml/verilog-crypt/><link rel=prev href=https://blog.boolking.ml/playing-with-hardware/><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/normalize.css@8.0.1/normalize.min.css><link rel=stylesheet href=/css/style.min.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.13.0/css/all.min.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/animate.css@3.7.2/animate.min.css><script type=application/ld+json>{"@context":"http://schema.org","@type":"BlogPosting","headline":"Verilog/VHDL加密浅析","inLanguage":"zh-CN","mainEntityOfPage":{"@type":"WebPage","@id":"https:\/\/blog.boolking.ml\/verilog-crypt\/"},"image":["https:\/\/blog.boolking.ml\/images\/Apple-Devices-Preview.png"],"genre":"posts","keywords":"Verilog, SystemVerilog, VHDL, EDA, FPGA, reverse engineering","wordcount":2770,"url":"https:\/\/blog.boolking.ml\/verilog-crypt\/","datePublished":"2021-08-16T15:19:31+08:00","dateModified":"2021-08-16T15:19:31+08:00","license":"This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.","publisher":{"@type":"Organization","name":"boolking"},"author":{"@type":"Person","name":"boolking"},"description":""}</script></head><body header-desktop=fixed header-mobile=auto><script type=text/javascript>(window.localStorage&&localStorage.getItem('theme')?localStorage.getItem('theme')==='dark':('auto'==='auto'?window.matchMedia('(prefers-color-scheme: dark)').matches:'auto'==='dark'))&&document.body.setAttribute('theme','dark');</script><div id=mask></div><div class=wrapper><header class=desktop id=header-desktop><div class=header-wrapper><div class=header-title><a href=/ title="BoolKinG's Hack Notes">BoolKinG's Hack Notes</a></div><div class=menu><div class=menu-inner><a class=menu-item href=/posts/>所有文章 </a><a class=menu-item href=/tags/>标签 </a><a class=menu-item href=/categories/>分类 </a><a class=menu-item href=/about/>关于 </a><a class=menu-item href=https://github.com/boolking title=GitHub rel="noopener noreffer" target=_blank><i class="fab fa-github fa-fw"></i></a><span class="menu-item delimiter"></span><a href=javascript:void(0); class="menu-item theme-switch" title=切换主题><i class="fas fa-adjust fa-fw"></i></a></div></div></div></header><header class=mobile id=header-mobile><div class=header-container><div class=header-wrapper><div class=header-title><a href=/ title="BoolKinG's Hack Notes">BoolKinG's Hack Notes</a></div><div class=menu-toggle id=menu-toggle-mobile><span></span><span></span><span></span></div></div><div class=menu id=menu-mobile><a class=menu-item href=/posts/>所有文章</a><a class=menu-item href=/tags/>标签</a><a class=menu-item href=/categories/>分类</a><a class=menu-item href=/about/>关于</a><a class=menu-item href=https://github.com/boolking title=GitHub rel="noopener noreffer" target=_blank><i class="fab fa-github fa-fw"></i></a><a href=javascript:void(0); class="menu-item theme-switch" title=切换主题>
<i class="fas fa-adjust fa-fw"></i></a></div></div></header><div class="search-dropdown desktop"><div id=search-dropdown-desktop></div></div><div class="search-dropdown mobile"><div id=search-dropdown-mobile></div></div><main class=main><div class=container><div class=toc id=toc-auto><h2 class=toc-title>目录</h2><div class="toc-content always-active" id=toc-content-auto></div></div><article class="page single"><h1 class="single-title animated flipInX">Verilog/VHDL加密浅析</h1><div class=post-meta><div class=post-meta-line><span class=post-author><a href=https://boolking.github.io/ title=Author target=_blank rel="noopener noreffer author" class=author><i class="fas fa-user-circle fa-fw"></i>boolking</a></span>&nbsp;<span class=post-category>收录于 <a href=/categories/hardware/><i class="far fa-folder fa-fw"></i>hardware</a></span></div><div class=post-meta-line><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime=2021-08-16>2021-08-16</time>&nbsp;<i class="fas fa-pencil-alt fa-fw"></i>&nbsp;约 2770 字&nbsp;
<i class="far fa-clock fa-fw"></i>&nbsp;预计阅读 6 分钟&nbsp;</div></div><div class="details toc" id=toc-static kept><div class="details-summary toc-title"><span>目录</span>
<span><i class="details-icon fas fa-angle-right"></i></span></div><div class="details-content toc-content" id=toc-content-static><nav id=TableOfContents><ul><li><a href=#verilogvhdl加密浅析>Verilog/VHDL加密浅析</a><ul><li><a href=#背景>背景</a></li><li><a href=#ieee-1735规范>IEEE-1735规范</a></li><li><a href=#自定义加密方式>自定义加密方式</a></li><li><a href=#ip代码混淆>IP代码混淆</a></li><li><a href=#rsa密钥废弃>RSA密钥废弃</a></li><li><a href=#已公开的rsa私钥>已公开的RSA私钥</a></li><li><a href=#代码解密>代码解密</a><ul><li><a href=#通过公钥计算私钥>通过公钥计算私钥</a></li><li><a href=#逆向工程找到私钥>逆向工程找到私钥</a></li><li><a href=#解密代码>解密代码</a></li><li><a href=#样本列表>样本列表</a></li></ul></li><li><a href=#总结>总结</a></li></ul></li></ul></nav></div></div><div class=content id=content><h1 id=verilogvhdl加密浅析>Verilog/VHDL加密浅析</h1><h2 id=背景>背景</h2><p>在EDA开发流程中，涉及了很多不同厂商的软件及IP（Intelligence Property），当用户购买了IP后，如何既能保护开发者的利益，又能够方便用户使用？每家厂商都有着自己的加密方案，有的采用了binary的格式，有的采用的是text的格式，当整个flow中采用了多个EDA厂家的产品时，互操作性很难保证，多家EDA厂商共同发布了IEEE1735这个规范，用于加密Verilog/VHDL语言的代码。</p><h2 id=ieee-1735规范>IEEE-1735规范</h2><p>IEEE-1735规范分为V1和V2两个版本，目前主要使用的是V1。</p><p>简单来说，采用的是对称加密算法使用随机生成的密钥(data_key)对代码进行加密并得到加密后的数据，然后将data_key使用每家EDA厂家自己的RSA私钥加密得到encrypted key，放在key_block中。另外，将使用data_key加密后的数据存放在data_block中，加上EDA厂家及RSA key name构成一个encrypted envelope替换掉原始文件中的内容。</p><p>对数据进行加密的算法主要采用的是AES-CBC，也支持其他算法比如blowfish-cbc等，这个算法也会作为必要的信息包含在加密后描述信息中。对加密数据和RSA加密后的密钥一般采用的编码方式为BASE64，也有少数采用UUencode的方式。</p><p>例如下面的加密样本</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-verilog data-lang=verilog><span class=no>`pragma</span> <span class=n>protect</span> <span class=n>begin_protected</span>
<span class=no>`pragma</span> <span class=n>protect</span> <span class=n>version</span> <span class=o>=</span> <span class=mh>1</span>
<span class=no>`pragma</span> <span class=n>protect</span> <span class=n>key_keyowner</span> <span class=o>=</span> <span class=s>&#34;AAAA&#34;</span><span class=p>,</span> <span class=n>key_keyname</span><span class=o>=</span> <span class=s>&#34;BBBB&#34;</span><span class=p>,</span> <span class=n>key_method</span> <span class=o>=</span> <span class=s>&#34;rsa&#34;</span>
<span class=no>`pragma</span> <span class=n>protect</span> <span class=n>key_block</span>
<span class=n>ARIxiMyY</span><span class=o>/</span><span class=n>u314g</span><span class=o>+</span><span class=mh>0</span><span class=n>H</span><span class=o>+</span><span class=n>bMrO2GAJk</span><span class=o>/</span><span class=n>FvLIb</span><span class=o>/</span><span class=n>AN0hFwJJ3PSmx56gBdOr1Erp45F1i68slteEk2xMxc</span>
<span class=mh>7</span><span class=n>qNtYVS</span><span class=o>/</span><span class=n>QcjeM9tl1pE9lqvCtcev</span><span class=o>/</span><span class=n>w</span><span class=o>+</span><span class=n>cLOdLwVNDWrx</span><span class=o>+</span><span class=n>UjXKJyJdZl4TQpNkGhg3jXezLUm7Y9t5</span>
<span class=n>CIG3ztpiaUgwg4uqJDlcJ</span><span class=o>/</span><span class=n>DU2c4axryeYy4eJbDz8eBbB</span><span class=o>/</span><span class=n>bIkj8ghSMvBZurysZr</span><span class=o>+</span><span class=n>z5yMnLIzvNF</span>
<span class=n>FTLCN7D3yz</span><span class=o>+</span><span class=n>ymWfmo6nub5jEQZq5fKim7L3VYfA38v4Hs1GcyWAQpn32zYJoaBThREZy5hDQ5wQx</span>
<span class=n>JHxS2NPI</span><span class=o>+/</span><span class=n>U8EddEzettvGVl2WQamTv4aCfylA</span><span class=o>==</span>

<span class=no>`pragma</span> <span class=n>protect</span> <span class=n>data_method</span> <span class=o>=</span> <span class=s>&#34;AES128-CBC&#34;</span>
<span class=no>`pragma</span> <span class=n>protect</span> <span class=n>data_block</span>
<span class=n>u</span><span class=o>+</span><span class=mh>2</span><span class=n>vP4WS1vBobqzn052K08Twj4xC9k1w</span><span class=c1>//2Xfp5dqULLFuUvuS5B4VtclRId07+/lwpkBmy5OKPa
</span><span class=c1></span><span class=n>H3N</span><span class=o>+</span><span class=n>t0hmaGzNtMkPtXP8EPDfJTmnQGNP6hfeL1ZFmGLdbAiT7GFJaeXA1EJcFtL9zocScGoYBg7p</span>
<span class=n>nv1qpOPlZN4CFV</span><span class=o>/+</span><span class=n>xKG8MMvCgMRNhGkKqRKAf4QCTzIa2mUta1DjacltrYKoGhOK8BI8nTSipKdp</span>
<span class=o>/</span><span class=n>NSfW</span><span class=o>/</span><span class=n>kkMrtnFmQAYVlPs</span><span class=o>+/</span><span class=n>H0Dyo1EC0n2g8c5Ho87we</span><span class=o>+</span><span class=n>oUX6s1eiMVSdkM5AcIpq8USxIiU</span><span class=o>/</span><span class=n>A48</span>
<span class=mh>0</span><span class=n>NmHieAis8b3ujiVkLO84ZeyS4LNioXMAy45w3jbSfTPDtg3s5SXbFQvUULYFylpHHlQJs0bXkrF</span>

<span class=no>`pragma</span> <span class=n>protect</span> <span class=n>end_protected</span>
</code></pre></td></tr></table></div></div><p>加密参数：</p><table><thead><tr><th>parameter</th><th>comment</th></tr></thead><tbody><tr><td>version</td><td>1</td></tr><tr><td>密钥加密类型</td><td>rsa</td></tr><tr><td>密钥所有者</td><td>AAA</td></tr><tr><td>密钥名称</td><td>BBB</td></tr><tr><td>数据加密算法</td><td>AES128-CBC</td></tr></tbody></table><h2 id=自定义加密方式>自定义加密方式</h2><p>虽然主流的EDA厂家都支持IEEE-1735，各个EDA厂家也有大量遗留IP采用的是自定义的格式。比如Cadence有不少IP都是采用RC5算法对data key进行加密；Synopsys由于收购了不少的EDA厂商，因此加密算法也各不相同，比如之前Synplicity家的产品如Synplify有一种怀疑是简单替换加密的方式，而VCS也自定义加密方式VCS003等，后面会列出我收集到的各种加密格式的样本列表。</p><h2 id=ip代码混淆>IP代码混淆</h2><p>有一些厂商没有对代码直接进行加密，而是采用了混淆的方式来保护IP的代码。也有一些厂商是先混淆，然后再加密。
混淆虽然能够避免用户直接看到代码，但是还是无法抵抗手动还原。</p><p>Aldec就提供一个<a href=https://www.aldec.com/en/support/resources/documentation/articles/1586 target=_blank rel="noopener noreffer">脚本</a>来进行代码的混淆。</p><h2 id=rsa密钥废弃>RSA密钥废弃</h2><p>为了保证互操作性，各大EDA厂商会将RSA的公钥公布到网上或者包含在自己的提供的IP保护工具中，方便第三方加密自己的IP。同时为了避免私钥泄露导致的代码被解密，各大EDA厂商也会经常更换新的RSA公钥，而已泄露的私钥将被废弃，不再推荐用户使用。比如，Mentor的MGC-VERIF-SIM-RSA-1和Aldec的ALDEC08_001就已经被废弃了。</p><h2 id=已公开的rsa私钥>已公开的RSA私钥</h2><p>在网上可以找到很多被破解公开的私钥：</p><ul><li><p><a href=http://bbs.eetop.cn/thread-595345-1-1.html target=_blank rel="noopener noreffer">MGC-DVT-MT</a></p></li><li><p><a href=http://bbs.eetop.cn/thread-597673-1-1.html target=_blank rel="noopener noreffer">cds_key</a></p></li><li><p><a href="http://bbs.eetop.cn/forum.php?mod=redirect&goto=findpost&ptid=595345&pid=8963053" target=_blank rel="noopener noreffer">SNPS-VCS-RSA-1</a></p></li><li><p><a href=http://bbs.eetop.cn/thread-622518-1-1.html target=_blank rel="noopener noreffer">xilinx_2016_05</a></p></li><li><p><a href=https://github.com/dmitrodem/p1735_decryptor target=_blank rel="noopener noreffer">ALDEC08_001</a></p></li></ul><p>另外，还有一篇<a href=http://bbs.eetop.cn/thread-857123-1-1.html target=_blank rel="noopener noreffer">帖子</a>对各种密钥的使用做了说明。</p><h2 id=代码解密>代码解密</h2><p>为了解密IEEE-1735加密的代码，只需要得到对应的RSA私钥即可。获取RSA私钥有两种方式：</p><ol><li>通过公钥计算出私钥</li><li>通过逆向工程的方式，从综合工具中找到私钥</li></ol><h3 id=通过公钥计算私钥>通过公钥计算私钥</h3><p>当RSA密钥长度比较短时，可以通过暴力穷举的方式进行因数分解计算其私钥，目前主流的方法是<a href=https://en.wikipedia.org/wiki/General_number_field_sieve target=_blank rel="noopener noreffer">NFS</a>。可以使用GNNFS和MSEIVE等工具来进行，我尝试过分解一个512bit的RSA私钥，在目前主流的配置上不到1周时间可以分解成功。具体流程可以参考看雪的<a href=https://bbs.pediy.com/thread-156206.htm target=_blank rel="noopener noreffer">两篇</a><a href=https://bbs.pediy.com/thread-268842.htm target=_blank rel="noopener noreffer">贴子</a>。</p><p>附上CDS_RSA_KEY的公钥，有兴趣的可以自己分解一下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-fallback data-lang=fallback>-----BEGIN PUBLIC KEY-----
MFwwDQYJKoZIhvcNAQEBBQADSwAwSAJBAKz/7kNnLtjRpDHsWhg+zJOB1oSRfUPZ
Odt3xmDEZkOvDHh4qxqcZQ08noEYUzuTVqLT0k9Fa2RAfNgOqzVudVsCAwEAAQ==
-----END PUBLIC KEY-----
</code></pre></td></tr></table></div></div><p>当RSA密钥长度为1024甚至2048的时候，暴力因数分解所需要的时间就是不可接受的了。</p><h3 id=逆向工程找到私钥>逆向工程找到私钥</h3><p>由于EDA工具最终识别的是Verilog/VHDL代码，因此必须将加密后的代码进行解密才能继续后续的代码解析/综合等工作，因此综合工具中必然包含了其RSA解密说必须的私钥。为了避免被逆向出私钥，EDA工具也是对私钥进行了很多的保护。从我遇到的情况来看，主要有如下几种：</p><ul><li>不加密，直接字符串保存
直接搜索MII这个特征字符串，基本就很容易定位了</li><li>对私钥进行加密
需要在解密后才能得到MII打头的私钥</li><li>不保存完整的私钥，而是保存RSA的p/q/e等参数，直接采用p/q/e进行解密
根据获取的p/q/e计算出phi，n和d，然后编码为ASN.1格式并base64后加上头尾即可
可以参考<a href=https://github.com/ius/rsatool target=_blank rel="noopener noreffer">rsatool</a></li><li>对解密过程进行混淆
去除混淆，找到密钥</li></ul><h3 id=解密代码>解密代码</h3><p>得到私钥后，可以使用RSA来解密key_block来得到data_key，使用data_key使用data_method中指定的算法来解密data_block中的数据。
简单的解密可以手动拆分文件，然后使用openssl来完成rsa和aes-cbc等算法的解密。对比较复杂的文件（比如一个文件中包含多个envelop）可以采用python来完成代码解析到解密的全过程，具体代码可以参考<a href=https://github.com/dmitrodem/p1735_decryptor target=_blank rel="noopener noreffer">p1735_decryptor</a>这个项目。</p><p>具体的解密过程中还有很多细节需要处理，比如IV的获取和处理，解密后密钥和数据中填充内容的去除等。</p><h3 id=样本列表>样本列表</h3><p>IEEE-1735的加密文件样本：</p><table><thead><tr><th>vendor name</th><th>key name</th><th>comment</th></tr></thead><tbody><tr><td>Synopsys</td><td>SNPS-VCS-RSA-1</td><td>RSA</td></tr><tr><td>Synopsys</td><td>SNPS-VCS-RSA-2</td><td>RSA</td></tr><tr><td>Cadence Design Systems.</td><td>CDS_RSA_KEY</td><td>RSA</td></tr><tr><td>Cadence Design Systems.</td><td>CDS_RSA_KEY_VER_1</td><td>RSA</td></tr><tr><td>Mentor Graphics Corporation</td><td>MGC-VERIF-SIM-RSA-1</td><td>RSA，已废弃</td></tr><tr><td>Mentor Graphics Corporation</td><td>MGC-VERIF-SIM-RSA-2</td><td>RSA</td></tr><tr><td>MTI</td><td>MGC-DVT-MTI</td><td>RSA</td></tr><tr><td>Xilinx</td><td>xilinx_2016_05</td><td>RSA</td></tr><tr><td>Synplicity</td><td>SYNP05_001</td><td>RSA</td></tr><tr><td>Synplicity</td><td>SYNP15_1</td><td>RSA</td></tr><tr><td>ATRENTA</td><td>ATR-SG-2015-RSA-3</td><td>RSA</td></tr><tr><td>Aldec</td><td>ALDEC08_001</td><td>RSA，已废弃</td></tr><tr><td>Aldec</td><td>ALDEC15_001</td><td>RSA</td></tr></tbody></table><p>非标准加密方式：</p><table><thead><tr><th>vendor name</th><th>key name</th><th>comment</th></tr></thead><tbody><tr><td>Cadence Design Systems.</td><td>cds_key</td><td>RC5，IUS/Xcelium出现过两个版本不同的key</td></tr><tr><td>Cadence Design Systems.</td><td>cds_key</td><td>RC5/AES，Spectre有四个版本不同的key</td></tr><tr><td>Cadence Design Systems.</td><td>cds_nc_key</td><td>RC5</td></tr><tr><td>Cadence Design Systems.</td><td>CDS_DATA_KEY</td><td>直接加密data</td></tr><tr><td>Synopsys VCS</td><td>VCS001</td><td>加密算法VCS003，使用uuencode编码</td></tr><tr><td>Synopsys VCS</td><td></td><td>没有keyname和keymethod，直接使用`protected和`endprotected包裹，数据似乎也是采用uuencode编码，可能与上一种是同样的加密方式。出现在VIP的svp文件中。</td></tr><tr><td>Synopsys DC/VCS</td><td></td><td>使用synenc进行数据加密，为binary格式，一般头为"D2 49 69 32 E3 B3 2A F2 FF 00 C3 89 22 C1 08 74"，后缀为一般为.e，能支持vhdl/verilog/tcl/perl/dc_shell等格式的加密。DC中的DW库一般以这种格式加密，IP/VIP中也有很多文件采用这种方式加密。加密后数据DC/VCS/Synplify都可以读取</td></tr><tr><td>Intel Quartus</td><td></td><td>使用binary文件，AES密码保存在FlexLM license的vendor_string中</td></tr></tbody></table><h2 id=总结>总结</h2><p>为了保护IP，各大EDA厂商使用IEEE-1735进行保护，但是究其本质，IEEE-1735的V1版标准是无法避免私钥泄露或者被逆向工程利用的。
我通过对EDA工具的逆向工程，已经获取了上面这些密钥并编写了完整的解密工具。</p></div><div class=post-footer id=post-footer><div class=post-info><div class=post-info-line><div class=post-info-mod><span>更新于 2021-08-16</span></div><div class=post-info-license></div></div><div class=post-info-line><div class=post-info-md></div><div class=post-info-share><span></span></div></div></div><div class=post-info-more><section class=post-tags><i class="fas fa-tags fa-fw"></i>&nbsp;<a href=/tags/verilog/>Verilog</a>,&nbsp;<a href=/tags/systemverilog/>SystemVerilog</a>,&nbsp;<a href=/tags/vhdl/>VHDL</a>,&nbsp;<a href=/tags/eda/>EDA</a>,&nbsp;<a href=/tags/fpga/>FPGA</a>,&nbsp;<a href=/tags/reverse-engineering/>reverse engineering</a></section><section><span><a href=javascript:void(0); onclick=window.history.back();>返回</a></span>&nbsp;|&nbsp;<span><a href=/>主页</a></span></section></div><div class=post-nav><a href=/playing-with-hardware/ class=prev rel=prev title=软件开发者的硬件开发之旅><i class="fas fa-angle-left fa-fw"></i>软件开发者的硬件开发之旅</a></div></div><div id=comments><div id=disqus_thread class=comment></div><noscript>Please enable JavaScript to view the comments powered by <a href=https://disqus.com/?ref_noscript>Disqus</a>.</noscript></div></article></div></main><footer class=footer><div class=footer-container><div class=footer-line><i class="far fa-copyright fa-fw"></i><span itemprop=copyrightYear>2020 - 2021</span><span class=author itemprop=copyrightHolder>&nbsp;<a href=https://boolking.github.io/ target=_blank>boolking</a></span>&nbsp;|&nbsp;<span class=license><a rel="license external nofollow noopener noreffer" href=https://creativecommons.org/licenses/by-nc/4.0/ target=_blank>CC BY-NC 4.0</a></span></div></div></footer></div><div id=fixed-buttons><a href=# id=back-to-top class=fixed-button title=回到顶部><i class="fas fa-arrow-up fa-fw"></i></a><a href=# id=view-comments class=fixed-button title=查看评论><i class="fas fa-comment fa-fw"></i></a></div><script type=text/javascript src=https://boolking-1.disqus.com/embed.js defer></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/smooth-scroll@16.1.3/dist/smooth-scroll.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/lazysizes@5.2.2/lazysizes.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/clipboard@2.0.6/dist/clipboard.min.js></script><script type=text/javascript>window.config={"code":{"copyTitle":"复制到剪贴板","maxShownLines":100},"comment":{}};</script><script type=text/javascript src=/js/theme.min.js></script></body></html>