{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543208153004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proyecto EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"proyecto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543208153025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543208153065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543208153065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543208153319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543208153334 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543208153972 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543208153972 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543208153972 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543208153972 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 2017 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543208153990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 2018 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543208153990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 2019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543208153990 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543208153990 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "175 175 " "No exact pin location assignment(s) for 175 pins of 175 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[0\] " "Pin dataOutA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[1\] " "Pin dataOutA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[2\] " "Pin dataOutA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[3\] " "Pin dataOutA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[4\] " "Pin dataOutA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[5\] " "Pin dataOutA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[6\] " "Pin dataOutA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[7\] " "Pin dataOutA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutA\[8\] " "Pin dataOutA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutA[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[0\] " "Pin dataOutB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[1\] " "Pin dataOutB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[2\] " "Pin dataOutB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[3\] " "Pin dataOutB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[4\] " "Pin dataOutB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[5\] " "Pin dataOutB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[6\] " "Pin dataOutB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[7\] " "Pin dataOutB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOutB\[8\] " "Pin dataOutB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOutB[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOutB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[0\] " "Pin cajaA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[1\] " "Pin cajaA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[2\] " "Pin cajaA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[3\] " "Pin cajaA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[4\] " "Pin cajaA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[5\] " "Pin cajaA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[6\] " "Pin cajaA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[7\] " "Pin cajaA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaA\[8\] " "Pin cajaA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaA[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[0\] " "Pin cajaB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[1\] " "Pin cajaB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[2\] " "Pin cajaB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[3\] " "Pin cajaB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[4\] " "Pin cajaB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[5\] " "Pin cajaB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[6\] " "Pin cajaB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[7\] " "Pin cajaB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cajaB\[8\] " "Pin cajaB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cajaB[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cajaB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[0\] " "Pin inmediato\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[1\] " "Pin inmediato\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[2\] " "Pin inmediato\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[3\] " "Pin inmediato\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[4\] " "Pin inmediato\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[5\] " "Pin inmediato\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[6\] " "Pin inmediato\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[7\] " "Pin inmediato\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inmediato\[8\] " "Pin inmediato\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inmediato[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inmediato[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[0\] " "Pin ResultadoAlu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[1\] " "Pin ResultadoAlu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[2\] " "Pin ResultadoAlu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[3\] " "Pin ResultadoAlu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[4\] " "Pin ResultadoAlu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[5\] " "Pin ResultadoAlu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[6\] " "Pin ResultadoAlu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[7\] " "Pin ResultadoAlu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoAlu\[8\] " "Pin ResultadoAlu\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResultadoAlu[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultadoAlu[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[0\] " "Pin salidaMultiplexorB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[1\] " "Pin salidaMultiplexorB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[2\] " "Pin salidaMultiplexorB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[3\] " "Pin salidaMultiplexorB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[4\] " "Pin salidaMultiplexorB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[5\] " "Pin salidaMultiplexorB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[6\] " "Pin salidaMultiplexorB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[7\] " "Pin salidaMultiplexorB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorB\[8\] " "Pin salidaMultiplexorB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorB[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[0\] " "Pin salidaAluOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[1\] " "Pin salidaAluOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[2\] " "Pin salidaAluOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[3\] " "Pin salidaAluOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[4\] " "Pin salidaAluOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[5\] " "Pin salidaAluOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[6\] " "Pin salidaAluOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[7\] " "Pin salidaAluOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaAluOut\[8\] " "Pin salidaAluOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaAluOut[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaAluOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[0\] " "Pin salidaMultiplexorReg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[1\] " "Pin salidaMultiplexorReg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[2\] " "Pin salidaMultiplexorReg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[3\] " "Pin salidaMultiplexorReg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[4\] " "Pin salidaMultiplexorReg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[5\] " "Pin salidaMultiplexorReg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[6\] " "Pin salidaMultiplexorReg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[7\] " "Pin salidaMultiplexorReg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMultiplexorReg\[8\] " "Pin salidaMultiplexorReg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMultiplexorReg[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMultiplexorReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRd\[0\] " "Pin dirRd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRd[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRd\[1\] " "Pin dirRd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRd[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRd\[2\] " "Pin dirRd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRd[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRd\[3\] " "Pin dirRd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRd[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRd\[4\] " "Pin dirRd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRd[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRs\[0\] " "Pin dirRs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRs[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRs\[1\] " "Pin dirRs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRs[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRs\[2\] " "Pin dirRs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRs[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRs\[3\] " "Pin dirRs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRs[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRs\[4\] " "Pin dirRs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRs[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[0\] " "Pin salidaRom\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[1\] " "Pin salidaRom\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[2\] " "Pin salidaRom\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[3\] " "Pin salidaRom\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[4\] " "Pin salidaRom\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[5\] " "Pin salidaRom\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[6\] " "Pin salidaRom\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[7\] " "Pin salidaRom\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[8\] " "Pin salidaRom\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[9\] " "Pin salidaRom\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[9] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[10\] " "Pin salidaRom\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[10] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[11\] " "Pin salidaRom\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[11] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[12\] " "Pin salidaRom\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[12] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[13\] " "Pin salidaRom\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[13] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[14\] " "Pin salidaRom\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[14] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[15\] " "Pin salidaRom\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[15] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[16\] " "Pin salidaRom\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[16] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[17\] " "Pin salidaRom\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[17] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[18\] " "Pin salidaRom\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[18] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[19\] " "Pin salidaRom\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[19] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[20\] " "Pin salidaRom\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[20] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRom\[21\] " "Pin salidaRom\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRom[21] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRom[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalLedSi " "Pin SignalLedSi not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalLedSi } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalLedSi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalLedNo " "Pin SignalLedNo not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalLedNo } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalLedNo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRam\[0\] " "Pin dirRam\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRam[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRam[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRam\[1\] " "Pin dirRam\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRam[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRam[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRam\[2\] " "Pin dirRam\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRam[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRam[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dirRam\[3\] " "Pin dirRam\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dirRam[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dirRam[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[0\] " "Pin datoInRam\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[1\] " "Pin datoInRam\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[2\] " "Pin datoInRam\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[3\] " "Pin datoInRam\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[4\] " "Pin datoInRam\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[5\] " "Pin datoInRam\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datoInRam\[6\] " "Pin datoInRam\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { datoInRam[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datoInRam[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[0\] " "Pin salidaRam\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[1\] " "Pin salidaRam\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[2\] " "Pin salidaRam\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[3\] " "Pin salidaRam\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[4\] " "Pin salidaRam\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[5\] " "Pin salidaRam\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[6\] " "Pin salidaRam\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[7\] " "Pin salidaRam\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[7] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRam\[8\] " "Pin salidaRam\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRam[8] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRam[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signalLedIn " "Pin signalLedIn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { signalLedIn } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signalLedIn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signalLedOut " "Pin signalLedOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { signalLedOut } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signalLedOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[0\] " "Pin seg0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[1\] " "Pin seg0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[2\] " "Pin seg0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[3\] " "Pin seg0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[4\] " "Pin seg0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[5\] " "Pin seg0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg0\[6\] " "Pin seg0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg0[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[0\] " "Pin seg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[1\] " "Pin seg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[2\] " "Pin seg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[3\] " "Pin seg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[4\] " "Pin seg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[5\] " "Pin seg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[6\] " "Pin seg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg1[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[0\] " "Pin seg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[1\] " "Pin seg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[2\] " "Pin seg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[3\] " "Pin seg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[4\] " "Pin seg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[5\] " "Pin seg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[6\] " "Pin seg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg2[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[0\] " "Pin seg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[1\] " "Pin seg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[2\] " "Pin seg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[3\] " "Pin seg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[4\] " "Pin seg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[4] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[5\] " "Pin seg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[5] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[6\] " "Pin seg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seg3[6] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalLedWaitIn " "Pin SignalLedWaitIn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalLedWaitIn } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalLedWaitIn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalReset " "Pin SignalReset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SignalReset } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 55 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estadoActualSist\[0\] " "Pin estadoActualSist\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estadoActualSist[0] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoActualSist[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estadoActualSist\[1\] " "Pin estadoActualSist\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estadoActualSist[1] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoActualSist[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estadoActualSist\[2\] " "Pin estadoActualSist\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estadoActualSist[2] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoActualSist[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estadoActualSist\[3\] " "Pin estadoActualSist\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estadoActualSist[3] } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoActualSist[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw2 " "Pin sw2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sw2 } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botonEnter " "Pin botonEnter not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botonEnter } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botonEnter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw1 " "Pin sw1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sw1 } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543208154156 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543208154156 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543208154528 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto.sdc " "Synopsys Design Constraints File file not found: 'proyecto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543208154532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543208154532 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543208154549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadControl:MapUnidadControl\|EstadoAc\[1\] " "Destination node UnidadControl:MapUnidadControl\|EstadoAc\[1\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadControl:MapUnidadControl|EstadoAc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 713 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadControl:MapUnidadControl\|EstadoAc\[2\] " "Destination node UnidadControl:MapUnidadControl\|EstadoAc\[2\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadControl:MapUnidadControl|EstadoAc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadControl:MapUnidadControl\|EstadoAc\[3\] " "Destination node UnidadControl:MapUnidadControl\|EstadoAc\[3\]" {  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadControl:MapUnidadControl|EstadoAc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:MapIR\|opcode\[0\] " "Destination node ir:MapIR\|opcode\[0\]" {  } { { "ir.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ir.vhd" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:MapIR|opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:MapIR\|opcode\[1\] " "Destination node ir:MapIR\|opcode\[1\]" {  } { { "ir.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ir.vhd" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:MapIR|opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:MapIR\|opcode\[2\] " "Destination node ir:MapIR\|opcode\[2\]" {  } { { "ir.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/ir.vhd" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:MapIR|opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543208154650 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "main.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/main.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543208154650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadControl:MapUnidadControl\|Mux19~0  " "Automatically promoted node UnidadControl:MapUnidadControl\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543208154650 ""}  } { { "UnidadControl.vhd" "" { Text "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/UnidadControl.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadControl:MapUnidadControl|Mux19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 0 { 0 ""} 0 1972 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543208154650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543208154914 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543208154914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543208154914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543208154924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543208154924 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543208154924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543208154924 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543208154935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543208155026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543208155026 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543208155026 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "174 unused 3.3V 3 171 0 " "Number of I/O pins in group: 174 (unused VREF, 3.3V VCCIO, 3 input, 171 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543208155036 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543208155036 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543208155036 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543208155036 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543208155036 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543208155036 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543208155158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543208156621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543208157372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543208157397 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543208161659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543208161659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543208161936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543208164655 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543208164655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543208166675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543208166678 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543208166678 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.39 " "Total time spent on timing analysis during the Fitter is 2.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543208166733 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543208166739 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "171 " "Found 171 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[0\] 0 " "Pin \"dataOutA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[1\] 0 " "Pin \"dataOutA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[2\] 0 " "Pin \"dataOutA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[3\] 0 " "Pin \"dataOutA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[4\] 0 " "Pin \"dataOutA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[5\] 0 " "Pin \"dataOutA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[6\] 0 " "Pin \"dataOutA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[7\] 0 " "Pin \"dataOutA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutA\[8\] 0 " "Pin \"dataOutA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[0\] 0 " "Pin \"dataOutB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[1\] 0 " "Pin \"dataOutB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[2\] 0 " "Pin \"dataOutB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[3\] 0 " "Pin \"dataOutB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[4\] 0 " "Pin \"dataOutB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[5\] 0 " "Pin \"dataOutB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[6\] 0 " "Pin \"dataOutB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[7\] 0 " "Pin \"dataOutB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOutB\[8\] 0 " "Pin \"dataOutB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[0\] 0 " "Pin \"cajaA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[1\] 0 " "Pin \"cajaA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[2\] 0 " "Pin \"cajaA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[3\] 0 " "Pin \"cajaA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[4\] 0 " "Pin \"cajaA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[5\] 0 " "Pin \"cajaA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[6\] 0 " "Pin \"cajaA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[7\] 0 " "Pin \"cajaA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaA\[8\] 0 " "Pin \"cajaA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[0\] 0 " "Pin \"cajaB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[1\] 0 " "Pin \"cajaB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[2\] 0 " "Pin \"cajaB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[3\] 0 " "Pin \"cajaB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[4\] 0 " "Pin \"cajaB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[5\] 0 " "Pin \"cajaB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[6\] 0 " "Pin \"cajaB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[7\] 0 " "Pin \"cajaB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cajaB\[8\] 0 " "Pin \"cajaB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[0\] 0 " "Pin \"inmediato\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[1\] 0 " "Pin \"inmediato\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[2\] 0 " "Pin \"inmediato\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[3\] 0 " "Pin \"inmediato\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[4\] 0 " "Pin \"inmediato\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[5\] 0 " "Pin \"inmediato\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[6\] 0 " "Pin \"inmediato\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[7\] 0 " "Pin \"inmediato\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inmediato\[8\] 0 " "Pin \"inmediato\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[0\] 0 " "Pin \"ResultadoAlu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[1\] 0 " "Pin \"ResultadoAlu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[2\] 0 " "Pin \"ResultadoAlu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[3\] 0 " "Pin \"ResultadoAlu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[4\] 0 " "Pin \"ResultadoAlu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[5\] 0 " "Pin \"ResultadoAlu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[6\] 0 " "Pin \"ResultadoAlu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[7\] 0 " "Pin \"ResultadoAlu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoAlu\[8\] 0 " "Pin \"ResultadoAlu\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[0\] 0 " "Pin \"salidaMultiplexorB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[1\] 0 " "Pin \"salidaMultiplexorB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[2\] 0 " "Pin \"salidaMultiplexorB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[3\] 0 " "Pin \"salidaMultiplexorB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[4\] 0 " "Pin \"salidaMultiplexorB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[5\] 0 " "Pin \"salidaMultiplexorB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[6\] 0 " "Pin \"salidaMultiplexorB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[7\] 0 " "Pin \"salidaMultiplexorB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorB\[8\] 0 " "Pin \"salidaMultiplexorB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[0\] 0 " "Pin \"salidaAluOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[1\] 0 " "Pin \"salidaAluOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[2\] 0 " "Pin \"salidaAluOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[3\] 0 " "Pin \"salidaAluOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[4\] 0 " "Pin \"salidaAluOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[5\] 0 " "Pin \"salidaAluOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[6\] 0 " "Pin \"salidaAluOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[7\] 0 " "Pin \"salidaAluOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaAluOut\[8\] 0 " "Pin \"salidaAluOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[0\] 0 " "Pin \"salidaMultiplexorReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[1\] 0 " "Pin \"salidaMultiplexorReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[2\] 0 " "Pin \"salidaMultiplexorReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[3\] 0 " "Pin \"salidaMultiplexorReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[4\] 0 " "Pin \"salidaMultiplexorReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[5\] 0 " "Pin \"salidaMultiplexorReg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[6\] 0 " "Pin \"salidaMultiplexorReg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[7\] 0 " "Pin \"salidaMultiplexorReg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMultiplexorReg\[8\] 0 " "Pin \"salidaMultiplexorReg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRd\[0\] 0 " "Pin \"dirRd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRd\[1\] 0 " "Pin \"dirRd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRd\[2\] 0 " "Pin \"dirRd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRd\[3\] 0 " "Pin \"dirRd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRd\[4\] 0 " "Pin \"dirRd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRs\[0\] 0 " "Pin \"dirRs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRs\[1\] 0 " "Pin \"dirRs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRs\[2\] 0 " "Pin \"dirRs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRs\[3\] 0 " "Pin \"dirRs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRs\[4\] 0 " "Pin \"dirRs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[0\] 0 " "Pin \"salidaRom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[1\] 0 " "Pin \"salidaRom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[2\] 0 " "Pin \"salidaRom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[3\] 0 " "Pin \"salidaRom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[4\] 0 " "Pin \"salidaRom\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[5\] 0 " "Pin \"salidaRom\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[6\] 0 " "Pin \"salidaRom\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[7\] 0 " "Pin \"salidaRom\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[8\] 0 " "Pin \"salidaRom\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[9\] 0 " "Pin \"salidaRom\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[10\] 0 " "Pin \"salidaRom\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[11\] 0 " "Pin \"salidaRom\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[12\] 0 " "Pin \"salidaRom\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[13\] 0 " "Pin \"salidaRom\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[14\] 0 " "Pin \"salidaRom\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[15\] 0 " "Pin \"salidaRom\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[16\] 0 " "Pin \"salidaRom\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[17\] 0 " "Pin \"salidaRom\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[18\] 0 " "Pin \"salidaRom\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[19\] 0 " "Pin \"salidaRom\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[20\] 0 " "Pin \"salidaRom\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRom\[21\] 0 " "Pin \"salidaRom\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalLedSi 0 " "Pin \"SignalLedSi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalLedNo 0 " "Pin \"SignalLedNo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRam\[0\] 0 " "Pin \"dirRam\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRam\[1\] 0 " "Pin \"dirRam\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRam\[2\] 0 " "Pin \"dirRam\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dirRam\[3\] 0 " "Pin \"dirRam\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[0\] 0 " "Pin \"datoInRam\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[1\] 0 " "Pin \"datoInRam\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[2\] 0 " "Pin \"datoInRam\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[3\] 0 " "Pin \"datoInRam\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[4\] 0 " "Pin \"datoInRam\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[5\] 0 " "Pin \"datoInRam\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datoInRam\[6\] 0 " "Pin \"datoInRam\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[0\] 0 " "Pin \"salidaRam\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[1\] 0 " "Pin \"salidaRam\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[2\] 0 " "Pin \"salidaRam\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[3\] 0 " "Pin \"salidaRam\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[4\] 0 " "Pin \"salidaRam\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[5\] 0 " "Pin \"salidaRam\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[6\] 0 " "Pin \"salidaRam\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[7\] 0 " "Pin \"salidaRam\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRam\[8\] 0 " "Pin \"salidaRam\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signalLedIn 0 " "Pin \"signalLedIn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signalLedOut 0 " "Pin \"signalLedOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[0\] 0 " "Pin \"seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[1\] 0 " "Pin \"seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[2\] 0 " "Pin \"seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[3\] 0 " "Pin \"seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[4\] 0 " "Pin \"seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[5\] 0 " "Pin \"seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[6\] 0 " "Pin \"seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[0\] 0 " "Pin \"seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[1\] 0 " "Pin \"seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[2\] 0 " "Pin \"seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[3\] 0 " "Pin \"seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[4\] 0 " "Pin \"seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[5\] 0 " "Pin \"seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[6\] 0 " "Pin \"seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalLedWaitIn 0 " "Pin \"SignalLedWaitIn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalReset 0 " "Pin \"SignalReset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estadoActualSist\[0\] 0 " "Pin \"estadoActualSist\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estadoActualSist\[1\] 0 " "Pin \"estadoActualSist\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estadoActualSist\[2\] 0 " "Pin \"estadoActualSist\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estadoActualSist\[3\] 0 " "Pin \"estadoActualSist\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543208166790 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543208166790 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543208167460 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543208167643 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543208168232 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543208168567 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543208168740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/output_files/proyecto.fit.smsg " "Generated suppressed messages file C:/VHDL/ProyectoFinalYes/proyectoTablaMendel/output_files/proyecto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543208169035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543208169675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:56:09 2018 " "Processing ended: Sun Nov 25 23:56:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543208169675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543208169675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543208169675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543208169675 ""}
