-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\db3_2_Level_fixdt\DWT_db3_2_Level_tc.vhd
-- Created: 2024-04-17 21:48:34
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DWT_db3_2_Level_tc
-- Source Path: DWT_db3_2_Level_tc
-- Hierarchy Level: 1
-- 
-- Master clock enable input: clk_enable
-- 
-- enb         : identical to clk_enable
-- enb_1_1_1   : identical to clk_enable
-- enb_1_30_0  : 30x slower than clk with last phase
-- enb_1_30_1  : 30x slower than clk with phase 1
-- enb_1_30_4  : 30x slower than clk with phase 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DWT_db3_2_Level_tc IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        enb                               :   OUT   std_logic;
        enb_1_1_1                         :   OUT   std_logic;
        enb_1_30_0                        :   OUT   std_logic;
        enb_1_30_1                        :   OUT   std_logic;
        enb_1_30_4                        :   OUT   std_logic
        );
END DWT_db3_2_Level_tc;


ARCHITECTURE rtl OF DWT_db3_2_Level_tc IS

  -- Signals
  SIGNAL count30                          : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL phase_all                        : std_logic;
  SIGNAL phase_0                          : std_logic;
  SIGNAL phase_0_tmp                      : std_logic;
  SIGNAL phase_1                          : std_logic;
  SIGNAL phase_1_tmp                      : std_logic;
  SIGNAL phase_4                          : std_logic;
  SIGNAL phase_4_tmp                      : std_logic;

BEGIN
  Counter30 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        count30 <= to_unsigned(1, 5);
      ELSIF clk_enable = '1' THEN
        IF count30 >= to_unsigned(29, 5) THEN
          count30 <= to_unsigned(0, 5);
        ELSE
          count30 <= count30 + to_unsigned(1, 5);
        END IF;
      END IF;
    END IF; 
  END PROCESS Counter30;

  phase_all <= '1' WHEN clk_enable = '1' ELSE '0';

  temp_process1 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        phase_0 <= '0';
      ELSIF clk_enable = '1' THEN
        phase_0 <= phase_0_tmp;
      END IF;
    END IF; 
  END PROCESS temp_process1;

  phase_0_tmp <= '1' WHEN count30 = to_unsigned(29, 5) AND clk_enable = '1' ELSE '0';

  temp_process2 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        phase_1 <= '1';
      ELSIF clk_enable = '1' THEN
        phase_1 <= phase_1_tmp;
      END IF;
    END IF; 
  END PROCESS temp_process2;

  phase_1_tmp <= '1' WHEN count30 = to_unsigned(0, 5) AND clk_enable = '1' ELSE '0';

  temp_process3 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        phase_4 <= '0';
      ELSIF clk_enable = '1' THEN
        phase_4 <= phase_4_tmp;
      END IF;
    END IF; 
  END PROCESS temp_process3;

  phase_4_tmp <= '1' WHEN count30 = to_unsigned(3, 5) AND clk_enable = '1' ELSE '0';

  enb <=  phase_all AND clk_enable;

  enb_1_1_1 <=  phase_all AND clk_enable;

  enb_1_30_0 <=  phase_0 AND clk_enable;

  enb_1_30_1 <=  phase_1 AND clk_enable;

  enb_1_30_4 <=  phase_4 AND clk_enable;


END rtl;

