

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_334_1'
================================================================
* Date:           Tue Jun 18 12:24:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.345 us|  0.345 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_334_1  |       67|       67|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx29 = alloca i32 1"   --->   Operation 8 'alloca' 'idx29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %idx29"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i7"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx29_load = load i7 %idx29" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 11 'load' 'idx29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln334 = icmp_eq  i7 %idx29_load, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 12 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%add_ln334 = add i7 %idx29_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 14 'add' 'add_ln334' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %for.inc.i9, void %IQuantize.exit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 15 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i7 %idx29_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:333->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 16 'zext' 'zext_ln333' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.28ns)   --->   "%xor_ln333 = xor i7 %idx29_load, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:333->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 17 'xor' 'xor_ln333' <Predicate = (!icmp_ln334)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln333_1 = zext i7 %xor_ln333" [benchmarks/chstone/jpeg/src/jpeg_decode.c:333->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 18 'zext' 'zext_ln333_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_jinfo_quant_tbl_quantval_addr = getelementptr i16 %p_jinfo_quant_tbl_quantval, i64 0, i64 %zext_ln333_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:333->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 19 'getelementptr' 'p_jinfo_quant_tbl_quantval_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%QuantBuff_addr = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln333" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 20 'getelementptr' 'QuantBuff_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%QuantBuff_load = load i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 21 'load' 'QuantBuff_load' <Predicate = (!icmp_ln334)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [2/2] (1.29ns)   --->   "%p_jinfo_quant_tbl_quantval_load = load i8 %p_jinfo_quant_tbl_quantval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 22 'load' 'p_jinfo_quant_tbl_quantval_load' <Predicate = (!icmp_ln334)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln334 = store i7 %add_ln334, i7 %idx29" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 23 'store' 'store_ln334' <Predicate = (!icmp_ln334)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 24 [1/2] (1.29ns)   --->   "%QuantBuff_load = load i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 24 'load' 'QuantBuff_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/2] (1.29ns)   --->   "%p_jinfo_quant_tbl_quantval_load = load i8 %p_jinfo_quant_tbl_quantval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 25 'load' 'p_jinfo_quant_tbl_quantval_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i16 %p_jinfo_quant_tbl_quantval_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 26 'zext' 'zext_ln335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (2.89ns)   --->   "%mul_ln335 = mul i32 %zext_ln335, i32 %QuantBuff_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 27 'mul' 'mul_ln335' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 28 [1/2] (2.89ns)   --->   "%mul_ln335 = mul i32 %zext_ln335, i32 %QuantBuff_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 28 'mul' 'mul_ln335' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln335 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 29 'specpipeline' 'specpipeline_ln335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 30 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln335 = store i32 %mul_ln335, i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:335->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 31 'store' 'store_ln335' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.cond.i7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:334->benchmarks/chstone/jpeg/src/jpeg_decode.c:779]   --->   Operation 32 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ QuantBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ p_jinfo_quant_tbl_quantval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx29                           (alloca           ) [ 010000]
store_ln0                       (store            ) [ 000000]
br_ln0                          (br               ) [ 000000]
idx29_load                      (load             ) [ 000000]
icmp_ln334                      (icmp             ) [ 011110]
speclooptripcount_ln0           (speclooptripcount) [ 000000]
add_ln334                       (add              ) [ 000000]
br_ln334                        (br               ) [ 000000]
zext_ln333                      (zext             ) [ 000000]
xor_ln333                       (xor              ) [ 000000]
zext_ln333_1                    (zext             ) [ 000000]
p_jinfo_quant_tbl_quantval_addr (getelementptr    ) [ 011000]
QuantBuff_addr                  (getelementptr    ) [ 011111]
store_ln334                     (store            ) [ 000000]
QuantBuff_load                  (load             ) [ 010110]
p_jinfo_quant_tbl_quantval_load (load             ) [ 010100]
zext_ln335                      (zext             ) [ 010010]
mul_ln335                       (mul              ) [ 010001]
specpipeline_ln335              (specpipeline     ) [ 000000]
specloopname_ln334              (specloopname     ) [ 000000]
store_ln335                     (store            ) [ 000000]
br_ln334                        (br               ) [ 000000]
ret_ln0                         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="QuantBuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QuantBuff"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_jinfo_quant_tbl_quantval">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="idx29_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx29/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_jinfo_quant_tbl_quantval_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="7" slack="0"/>
<pin id="38" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_quant_tbl_quantval_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="QuantBuff_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="7" slack="0"/>
<pin id="45" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="4"/>
<pin id="50" dir="0" index="1" bw="32" slack="1"/>
<pin id="51" dir="0" index="2" bw="0" slack="0"/>
<pin id="53" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="54" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="55" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="56" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="QuantBuff_load/1 store_ln335/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_quant_tbl_quantval_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="1"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln335/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="idx29_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx29_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln334_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln334/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln334_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln333_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="xor_ln333_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="7" slack="0"/>
<pin id="96" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln333_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln334_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln335_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln335/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="idx29_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="idx29 "/>
</bind>
</comp>

<comp id="120" class="1005" name="icmp_ln334_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="3"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln334 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_jinfo_quant_tbl_quantval_addr_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_quant_tbl_quantval_addr "/>
</bind>
</comp>

<comp id="129" class="1005" name="QuantBuff_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="1"/>
<pin id="131" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr "/>
</bind>
</comp>

<comp id="135" class="1005" name="QuantBuff_load_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_load "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_jinfo_quant_tbl_quantval_load_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_quant_tbl_quantval_load "/>
</bind>
</comp>

<comp id="145" class="1005" name="zext_ln335_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln335 "/>
</bind>
</comp>

<comp id="150" class="1005" name="mul_ln335_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln335 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="57"><net_src comp="41" pin="3"/><net_sink comp="48" pin=2"/></net>

<net id="63"><net_src comp="34" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="97"><net_src comp="73" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="108"><net_src comp="82" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="116"><net_src comp="30" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="123"><net_src comp="76" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="132"><net_src comp="41" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="138"><net_src comp="48" pin="7"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="143"><net_src comp="58" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="148"><net_src comp="109" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="153"><net_src comp="64" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: QuantBuff | {5 }
 - Input state : 
	Port: decode_block.1_Pipeline_VITIS_LOOP_334_1 : QuantBuff | {1 2 }
	Port: decode_block.1_Pipeline_VITIS_LOOP_334_1 : p_jinfo_quant_tbl_quantval | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx29_load : 1
		icmp_ln334 : 2
		add_ln334 : 2
		br_ln334 : 3
		zext_ln333 : 2
		xor_ln333 : 2
		zext_ln333_1 : 2
		p_jinfo_quant_tbl_quantval_addr : 3
		QuantBuff_addr : 3
		QuantBuff_load : 4
		p_jinfo_quant_tbl_quantval_load : 4
		store_ln334 : 3
	State 2
	State 3
		mul_ln335 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    mul   |      grp_fu_64     |    2    |   165   |    49   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln334_fu_76  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln334_fu_82  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln333_fu_93  |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln333_fu_88  |    0    |    0    |    0    |
|   zext   | zext_ln333_1_fu_99 |    0    |    0    |    0    |
|          |  zext_ln335_fu_109 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   165   |    84   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|         QuantBuff_addr_reg_129        |    6   |
|         QuantBuff_load_reg_135        |   32   |
|           icmp_ln334_reg_120          |    1   |
|             idx29_reg_113             |    7   |
|           mul_ln335_reg_150           |   32   |
|p_jinfo_quant_tbl_quantval_addr_reg_124|    8   |
|p_jinfo_quant_tbl_quantval_load_reg_140|   16   |
|           zext_ln335_reg_145          |   32   |
+---------------------------------------+--------+
|                 Total                 |   134  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_48 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_58 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_64    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   84   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   299  |   111  |
+-----------+--------+--------+--------+--------+
