{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 11:19:57 2023 " "Info: Processing started: Fri Apr 07 11:19:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off i2c -c i2c --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off i2c -c i2c --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } } { "e:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i2c.W_DATA7 register i2c_reg\[1\] 95.5 MHz 10.471 ns Internal " "Info: Clock \"clk\" has Internal fmax of 95.5 MHz between source register \"i2c.W_DATA7\" and destination register \"i2c_reg\[1\]\" (period= 10.471 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.205 ns + Longest register register " "Info: + Longest register to register delay is 10.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c.W_DATA7 1 REG LCFF_X15_Y2_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c.W_DATA7 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.202 ns) 1.709 ns i2c_reg\[7\]~72 2 COMB LCCOMB_X8_Y3_N20 5 " "Info: 2: + IC(1.507 ns) + CELL(0.202 ns) = 1.709 ns; Loc. = LCCOMB_X8_Y3_N20; Fanout = 5; COMB Node = 'i2c_reg\[7\]~72'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { i2c.W_DATA7 i2c_reg[7]~72 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.206 ns) 3.354 ns i2c_reg\[7\]~80 3 COMB LCCOMB_X14_Y3_N8 1 " "Info: 3: + IC(1.439 ns) + CELL(0.206 ns) = 3.354 ns; Loc. = LCCOMB_X14_Y3_N8; Fanout = 1; COMB Node = 'i2c_reg\[7\]~80'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { i2c_reg[7]~72 i2c_reg[7]~80 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.206 ns) 5.358 ns i2c_reg\[7\]~82 4 COMB LCCOMB_X5_Y3_N22 2 " "Info: 4: + IC(1.798 ns) + CELL(0.206 ns) = 5.358 ns; Loc. = LCCOMB_X5_Y3_N22; Fanout = 2; COMB Node = 'i2c_reg\[7\]~82'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { i2c_reg[7]~80 i2c_reg[7]~82 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 7.727 ns start_clr~5 5 COMB LCCOMB_X15_Y2_N2 7 " "Info: 5: + IC(2.163 ns) + CELL(0.206 ns) = 7.727 ns; Loc. = LCCOMB_X15_Y2_N2; Fanout = 7; COMB Node = 'start_clr~5'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { i2c_reg[7]~82 start_clr~5 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(0.206 ns) 10.097 ns i2c_reg~103 6 COMB LCCOMB_X5_Y3_N28 1 " "Info: 6: + IC(2.164 ns) + CELL(0.206 ns) = 10.097 ns; Loc. = LCCOMB_X5_Y3_N28; Fanout = 1; COMB Node = 'i2c_reg~103'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { start_clr~5 i2c_reg~103 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.205 ns i2c_reg\[1\] 7 REG LCFF_X5_Y3_N29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 10.205 ns; Loc. = LCFF_X5_Y3_N29; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 11.11 % ) " "Info: Total cell delay = 1.134 ns ( 11.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.071 ns ( 88.89 % ) " "Info: Total interconnect delay = 9.071 ns ( 88.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.205 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.205 ns" { i2c.W_DATA7 {} i2c_reg[7]~72 {} i2c_reg[7]~80 {} i2c_reg[7]~82 {} start_clr~5 {} i2c_reg~103 {} i2c_reg[1] {} } { 0.000ns 1.507ns 1.439ns 1.798ns 2.163ns 2.164ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns i2c_reg\[1\] 3 REG LCFF_X5_Y3_N29 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X5_Y3_N29; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.744 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns i2c.W_DATA7 3 REG LCFF_X15_Y2_N1 5 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} i2c.W_DATA7 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} i2c.W_DATA7 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.205 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.205 ns" { i2c.W_DATA7 {} i2c_reg[7]~72 {} i2c_reg[7]~80 {} i2c_reg[7]~82 {} start_clr~5 {} i2c_reg~103 {} i2c_reg[1] {} } { 0.000ns 1.507ns 1.439ns 1.798ns 2.163ns 2.164ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} i2c.W_DATA7 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "i2c_reg\[7\] write_data\[7\] clk 8.666 ns register " "Info: tsu for register \"i2c_reg\[7\]\" (data pin = \"write_data\[7\]\", clock pin = \"clk\") is 8.666 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.459 ns + Longest pin register " "Info: + Longest pin to register delay is 11.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns write_data\[7\] 1 PIN PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; PIN Node = 'write_data\[7\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[7] } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.957 ns) + CELL(0.624 ns) 8.545 ns i2c_reg~78 2 COMB LCCOMB_X8_Y3_N4 1 " "Info: 2: + IC(6.957 ns) + CELL(0.624 ns) = 8.545 ns; Loc. = LCCOMB_X8_Y3_N4; Fanout = 1; COMB Node = 'i2c_reg~78'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.581 ns" { write_data[7] i2c_reg~78 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 9.293 ns i2c_reg~79 3 COMB LCCOMB_X8_Y3_N26 1 " "Info: 3: + IC(0.382 ns) + CELL(0.366 ns) = 9.293 ns; Loc. = LCCOMB_X8_Y3_N26; Fanout = 1; COMB Node = 'i2c_reg~79'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { i2c_reg~78 i2c_reg~79 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.624 ns) 11.351 ns i2c_reg~84 4 COMB LCCOMB_X10_Y1_N0 1 " "Info: 4: + IC(1.434 ns) + CELL(0.624 ns) = 11.351 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 1; COMB Node = 'i2c_reg~84'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { i2c_reg~79 i2c_reg~84 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.459 ns i2c_reg\[7\] 5 REG LCFF_X10_Y1_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.459 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 2; REG Node = 'i2c_reg\[7\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i2c_reg~84 i2c_reg[7] } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.686 ns ( 23.44 % ) " "Info: Total cell delay = 2.686 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.773 ns ( 76.56 % ) " "Info: Total interconnect delay = 8.773 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.459 ns" { write_data[7] i2c_reg~78 i2c_reg~79 i2c_reg~84 i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.459 ns" { write_data[7] {} write_data[7]~combout {} i2c_reg~78 {} i2c_reg~79 {} i2c_reg~84 {} i2c_reg[7] {} } { 0.000ns 0.000ns 6.957ns 0.382ns 1.434ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.366ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns i2c_reg\[7\] 3 REG LCFF_X10_Y1_N1 2 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 2; REG Node = 'i2c_reg\[7\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~clkctrl i2c_reg[7] } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[7] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.459 ns" { write_data[7] i2c_reg~78 i2c_reg~79 i2c_reg~84 i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.459 ns" { write_data[7] {} write_data[7]~combout {} i2c_reg~78 {} i2c_reg~79 {} i2c_reg~84 {} i2c_reg[7] {} } { 0.000ns 0.000ns 6.957ns 0.382ns 1.434ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.366ns 0.624ns 0.108ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[7] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk read_data\[2\] read_data\[2\]~reg0 10.290 ns register " "Info: tco from clock \"clk\" to destination pin \"read_data\[2\]\" through register \"read_data\[2\]~reg0\" is 10.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.757 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns read_data\[2\]~reg0 3 REG LCFF_X7_Y11_N13 2 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X7_Y11_N13; Fanout = 2; REG Node = 'read_data\[2\]~reg0'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl read_data[2]~reg0 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl read_data[2]~reg0 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} read_data[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.229 ns + Longest register pin " "Info: + Longest register to pin delay is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read_data\[2\]~reg0 1 REG LCFF_X7_Y11_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N13; Fanout = 2; REG Node = 'read_data\[2\]~reg0'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_data[2]~reg0 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.153 ns) + CELL(3.076 ns) 7.229 ns read_data\[2\] 2 PIN PIN_74 0 " "Info: 2: + IC(4.153 ns) + CELL(3.076 ns) = 7.229 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'read_data\[2\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { read_data[2]~reg0 read_data[2] } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 42.55 % ) " "Info: Total cell delay = 3.076 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.153 ns ( 57.45 % ) " "Info: Total interconnect delay = 4.153 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { read_data[2]~reg0 read_data[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { read_data[2]~reg0 {} read_data[2] {} } { 0.000ns 4.153ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl read_data[2]~reg0 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} read_data[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { read_data[2]~reg0 read_data[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { read_data[2]~reg0 {} read_data[2] {} } { 0.000ns 4.153ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rd_op read_op clk -4.467 ns register " "Info: th for register \"rd_op\" (data pin = \"read_op\", clock pin = \"clk\") is -4.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns rd_op 3 REG LCFF_X4_Y4_N3 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X4_Y4_N3; Fanout = 2; REG Node = 'rd_op'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl rd_op } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} rd_op {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.509 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns read_op 1 PIN PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'read_op'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_op } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.077 ns) + CELL(0.370 ns) 7.401 ns rd_op~2 2 COMB LCCOMB_X4_Y4_N2 1 " "Info: 2: + IC(6.077 ns) + CELL(0.370 ns) = 7.401 ns; Loc. = LCCOMB_X4_Y4_N2; Fanout = 1; COMB Node = 'rd_op~2'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { read_op rd_op~2 } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.509 ns rd_op 3 REG LCFF_X4_Y4_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.509 ns; Loc. = LCFF_X4_Y4_N3; Fanout = 2; REG Node = 'rd_op'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rd_op~2 rd_op } "NODE_NAME" } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 19.07 % ) " "Info: Total cell delay = 1.432 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.077 ns ( 80.93 % ) " "Info: Total interconnect delay = 6.077 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.509 ns" { read_op rd_op~2 rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.509 ns" { read_op {} read_op~combout {} rd_op~2 {} rd_op {} } { 0.000ns 0.000ns 6.077ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} rd_op {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.509 ns" { read_op rd_op~2 rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.509 ns" { read_op {} read_op~combout {} rd_op~2 {} rd_op {} } { 0.000ns 0.000ns 6.077ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 11:19:57 2023 " "Info: Processing ended: Fri Apr 07 11:19:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
