// Seed: 3373609236
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri0 id_5
);
  tri1 id_7;
  wire id_8;
  assign id_7 = id_2;
  wire id_9 = id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input uwire id_2
    , id_17,
    input tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri0 id_6
    , id_18,
    output uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14,
    input uwire id_15
);
  assign id_18 = 1'b0;
  module_0(
      id_7, id_9, id_6, id_9, id_9, id_13
  );
endmodule
