cocci_test_suite() {
	union cvmx_npei_ctl_port0 cocci_id/* arch/mips/pci/pcie-octeon.c 976 */;
	union cvmx_npei_ctl_port1 cocci_id/* arch/mips/pci/pcie-octeon.c 965 */;
	int cocci_id/* arch/mips/pci/pcie-octeon.c 95 */(int pcie_port);
	union cvmx_npei_bar1_indexx cocci_id/* arch/mips/pci/pcie-octeon.c 705 */;
	union cvmx_pescx_ctl_status2 cocci_id/* arch/mips/pci/pcie-octeon.c 703 */;
	union cvmx_npei_dbg_data cocci_id/* arch/mips/pci/pcie-octeon.c 702 */;
	union cvmx_npei_mem_access_subidx cocci_id/* arch/mips/pci/pcie-octeon.c 701 */;
	union cvmx_npei_mem_access_ctl cocci_id/* arch/mips/pci/pcie-octeon.c 700 */;
	union cvmx_npei_ctl_status cocci_id/* arch/mips/pci/pcie-octeon.c 699 */;
	union cvmx_pescx_bist_status2 cocci_id/* arch/mips/pci/pcie-octeon.c 698 */;
	union cvmx_pescx_bist_status cocci_id/* arch/mips/pci/pcie-octeon.c 697 */;
	union cvmx_ciu_soft_prst cocci_id/* arch/mips/pci/pcie-octeon.c 696 */;
	u64 cocci_id/* arch/mips/pci/pcie-octeon.c 695 */;
	union cvmx_sli_mem_access_subidx *cocci_id/* arch/mips/pci/pcie-octeon.c 675 */;
	void cocci_id/* arch/mips/pci/pcie-octeon.c 675 */;
	union cvmx_pciercx_cfg455 cocci_id/* arch/mips/pci/pcie-octeon.c 609 */;
	union cvmx_pciercx_cfg448 cocci_id/* arch/mips/pci/pcie-octeon.c 590 */;
	union cvmx_pciercx_cfg452 cocci_id/* arch/mips/pci/pcie-octeon.c 588 */;
	union cvmx_pescx_ctl_status cocci_id/* arch/mips/pci/pcie-octeon.c 587 */;
	union cvmx_sli_s2m_portx_ctl cocci_id/* arch/mips/pci/pcie-octeon.c 455 */;
	union cvmx_dpi_sli_prtx_cfg cocci_id/* arch/mips/pci/pcie-octeon.c 454 */;
	union cvmx_npei_ctl_status2 cocci_id/* arch/mips/pci/pcie-octeon.c 429 */;
	union cvmx_pcie_address {
		uint64_t u64;
		struct {
			uint64_t upper:2;
			uint64_t reserved_49_61:13;
			uint64_t io:1;
			uint64_t did:5;
			uint64_t subdid:3;
			uint64_t reserved_36_39:4;
			uint64_t es:2;
			uint64_t port:2;
			uint64_t reserved_29_31:3;
			uint64_t ty:1;
			uint64_t bus:8;
			uint64_t dev:5;
			uint64_t func:3;
			uint64_t reg:12;
		} config;
		struct {
			uint64_t upper:2;
			uint64_t reserved_49_61:13;
			uint64_t io:1;
			uint64_t did:5;
			uint64_t subdid:3;
			uint64_t reserved_36_39:4;
			uint64_t es:2;
			uint64_t port:2;
			uint64_t address:32;
		} io;
		struct {
			uint64_t upper:2;
			uint64_t reserved_49_61:13;
			uint64_t io:1;
			uint64_t did:5;
			uint64_t subdid:3;
			uint64_t reserved_36_39:4;
			uint64_t address:36;
		} mem;
	} cocci_id/* arch/mips/pci/pcie-octeon.c 40 */;
	union cvmx_pciercx_cfg034 cocci_id/* arch/mips/pci/pcie-octeon.c 395 */;
	union cvmx_pciercx_cfg075 cocci_id/* arch/mips/pci/pcie-octeon.c 394 */;
	union cvmx_pciercx_cfg035 cocci_id/* arch/mips/pci/pcie-octeon.c 393 */;
	union cvmx_pciercx_cfg011 cocci_id/* arch/mips/pci/pcie-octeon.c 392 */;
	union cvmx_pciercx_cfg010 cocci_id/* arch/mips/pci/pcie-octeon.c 391 */;
	union cvmx_pciercx_cfg009 cocci_id/* arch/mips/pci/pcie-octeon.c 390 */;
	union cvmx_pciercx_cfg008 cocci_id/* arch/mips/pci/pcie-octeon.c 389 */;
	union cvmx_pciercx_cfg032 cocci_id/* arch/mips/pci/pcie-octeon.c 387 */;
	union cvmx_pciercx_cfg001 cocci_id/* arch/mips/pci/pcie-octeon.c 386 */;
	union cvmx_pciercx_cfg070 cocci_id/* arch/mips/pci/pcie-octeon.c 385 */;
	union cvmx_pciercx_cfg030 cocci_id/* arch/mips/pci/pcie-octeon.c 384 */;
	int cocci_id/* arch/mips/pci/pcie-octeon.c 38 */[2];
	uint16_t cocci_id/* arch/mips/pci/pcie-octeon.c 287 */;
	uint8_t cocci_id/* arch/mips/pci/pcie-octeon.c 265 */;
	union cvmx_pciercx_cfg006 cocci_id/* arch/mips/pci/pcie-octeon.c 232 */;
	union cvmx_pcie_address cocci_id/* arch/mips/pci/pcie-octeon.c 231 */;
	uint64_t cocci_id/* arch/mips/pci/pcie-octeon.c 228 */;
	int cocci_id/* arch/mips/pci/pcie-octeon.c 228 */;
	union cvmx_pemx_cfg_wr cocci_id/* arch/mips/pci/pcie-octeon.c 209 */;
	union cvmx_pescx_cfg_wr cocci_id/* arch/mips/pci/pcie-octeon.c 203 */;
	int __init cocci_id/* arch/mips/pci/pcie-octeon.c 1860 */;
	struct pci_controller cocci_id/* arch/mips/pci/pcie-octeon.c 1840 */;
	struct resource cocci_id/* arch/mips/pci/pcie-octeon.c 1835 */;
	struct pci_ops cocci_id/* arch/mips/pci/pcie-octeon.c 1825 */;
	union cvmx_pemx_cfg_rd cocci_id/* arch/mips/pci/pcie-octeon.c 182 */;
	union cvmx_pescx_cfg_rd cocci_id/* arch/mips/pci/pcie-octeon.c 175 */;
	u32 *cocci_id/* arch/mips/pci/pcie-octeon.c 1722 */;
	struct pci_bus *cocci_id/* arch/mips/pci/pcie-octeon.c 1721 */;
	unsigned int cocci_id/* arch/mips/pci/pcie-octeon.c 1721 */;
	uint32_t cocci_id/* arch/mips/pci/pcie-octeon.c 172 */;
	union octeon_cvmemctl cocci_id/* arch/mips/pci/pcie-octeon.c 1541 */;
	union cvmx_pemx_int_sum cocci_id/* arch/mips/pci/pcie-octeon.c 1526 */;
	u32 cocci_id/* arch/mips/pci/pcie-octeon.c 1512 */;
	u8 cocci_id/* arch/mips/pci/pcie-octeon.c 1465 */;
	const struct pci_dev *cocci_id/* arch/mips/pci/pcie-octeon.c 1465 */;
	union cvmx_pciercx_cfg031 cocci_id/* arch/mips/pci/pcie-octeon.c 1324 */;
	union cvmx_ciu_qlm cocci_id/* arch/mips/pci/pcie-octeon.c 1240 */;
	union cvmx_mio_qlmx_cfg cocci_id/* arch/mips/pci/pcie-octeon.c 1172 */;
	union cvmx_pemx_bar1_indexx cocci_id/* arch/mips/pci/pcie-octeon.c 1162 */;
	union cvmx_sriox_status_reg cocci_id/* arch/mips/pci/pcie-octeon.c 1161 */;
	union cvmx_sli_mem_access_subidx cocci_id/* arch/mips/pci/pcie-octeon.c 1160 */;
	union cvmx_sli_mem_access_ctl cocci_id/* arch/mips/pci/pcie-octeon.c 1159 */;
	union cvmx_sli_ctl_portx cocci_id/* arch/mips/pci/pcie-octeon.c 1158 */;
	union cvmx_pciercx_cfg515 cocci_id/* arch/mips/pci/pcie-octeon.c 1157 */;
	union cvmx_pemx_bist_status2 cocci_id/* arch/mips/pci/pcie-octeon.c 1155 */;
	union cvmx_pemx_bist_status cocci_id/* arch/mips/pci/pcie-octeon.c 1154 */;
	union cvmx_pemx_ctl_status cocci_id/* arch/mips/pci/pcie-octeon.c 1153 */;
	union cvmx_pemx_bar_ctl cocci_id/* arch/mips/pci/pcie-octeon.c 1152 */;
	union cvmx_mio_rst_ctlx cocci_id/* arch/mips/pci/pcie-octeon.c 1151 */;
}
