Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: router_ravenoc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "router_ravenoc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "router_ravenoc"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : router_ravenoc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/high_prior_arbiter.v" into library work
Parsing module <high_prior_arbiter>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/input_datapath.v" into library work
Parsing module <input_datapath>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/input_module.v" into library work
Parsing module <input_module>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/input_router.v" into library work
Parsing module <input_router>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/output_module.v" into library work
Parsing module <output_module>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/ravenoc_pkg.v" into library work
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/router_if.v" into library work
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" into library work
Parsing module <router_ravenoc>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/rr_arbiter.v" into library work
Parsing module <rr_arbiter>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/vc_buffer.v" into library work
Parsing module <vc_buffer>.
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/fifo.v" into library work
Parsing module <fifo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <router_ravenoc>.

Elaborating module <input_module(ROUTER_X_ID=1'b0,ROUTER_Y_ID=1'b0)>.

Elaborating module <input_datapath>.

Elaborating module <vc_buffer>.

Elaborating module <fifo(SLOTS=2,WIDTH=34)>.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/fifo.v" Line 45: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/fifo.v" Line 47: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/KRAL/Desktop/ravenoc/src/router/vc_buffer.v" Line 62: Assignment to error ignored, since the identifier is never used

Elaborating module <input_router(ROUTER_X_ID=1'b0,ROUTER_Y_ID=1'b0)>.

Elaborating module <output_module>.

Elaborating module <rr_arbiter(N_OF_INPUTS=4)>.

Elaborating module <high_prior_arbiter(N_OF_INPUTS=4)>.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/high_prior_arbiter.v" Line 18: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 184: Result of 37-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 186: Result of 37-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 188: Result of 37-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 190: Result of 37-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 194: Result of 37-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 175: Assignment to north_recv_resp ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 34: Net <north_recv_req> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 35: Net <north_send_resp> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 41: Net <south_recv_req> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 42: Net <south_send_resp> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 46: Net <west_recv_req> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 47: Net <west_send_resp> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 53: Net <east_recv_req> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 54: Net <east_send_resp> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 59: Net <local_recv_req> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" Line 60: Net <local_send_resp> does not have a driver.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 78. All outputs of instance <u_input_north> of block <input_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 90. All outputs of instance <u_input_south> of block <input_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 102. All outputs of instance <u_input_west> of block <input_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 114. All outputs of instance <u_input_east> of block <input_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 126. All outputs of instance <u_input_local> of block <input_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 135. All outputs of instance <u_output_north> of block <output_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 143. All outputs of instance <u_output_south> of block <output_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 151. All outputs of instance <u_output_west> of block <output_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 159. All outputs of instance <u_output_east> of block <output_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 167. All outputs of instance <u_output_local> of block <output_module> are unconnected in block <router_ravenoc>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router_ravenoc>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v".
        ROUTER_X_ID = 1'b0
        ROUTER_Y_ID = 1'b0
WARNING:Xst:647 - Input <north_send> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <north_recv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <south_send> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <south_recv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <west_send> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <west_recv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <east_send> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <east_recv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <local_send> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <local_recv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 78: Output port <fin_resp_o> of the instance <u_input_north> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 90: Output port <fin_resp_o> of the instance <u_input_south> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 102: Output port <fin_resp_o> of the instance <u_input_west> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 114: Output port <fin_resp_o> of the instance <u_input_east> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 126: Output port <fin_resp_o> of the instance <u_input_local> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 135: Output port <fout_req_o> of the instance <u_output_north> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 143: Output port <fout_req_o> of the instance <u_output_south> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 151: Output port <fout_req_o> of the instance <u_output_west> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 159: Output port <fout_req_o> of the instance <u_output_east> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/router_ravenoc.v" line 167: Output port <fout_req_o> of the instance <u_output_local> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <north_recv_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <north_send_resp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <south_recv_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <south_send_resp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <west_recv_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <west_send_resp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <east_recv_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <east_send_resp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <local_recv_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <local_send_resp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <router_ravenoc> synthesized.

Synthesizing Unit <input_datapath>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/input_datapath.v".
    Summary:
	no macro.
Unit <input_datapath> synthesized.

Synthesizing Unit <vc_buffer>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/vc_buffer.v".
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/vc_buffer.v" line 55: Output port <ocup_o> of the instance <u_virt_chn_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/KRAL/Desktop/ravenoc/src/router/vc_buffer.v" line 55: Output port <error_o> of the instance <u_virt_chn_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <locked_by_route_ff>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <vc_buffer> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/fifo.v".
        SLOTS = 2
        WIDTH = 34
    Found 2-bit register for signal <read_ptr_ff>.
    Found 2-bit register for signal <write_ptr_ff>.
    Found 68-bit register for signal <fifo_ff>.
    Found 2-bit subtractor for signal <fifo_ocup> created at line 49.
    Found 2-bit adder for signal <write_ptr_ff[1]_GND_5_o_add_6_OUT> created at line 45.
    Found 2-bit adder for signal <read_ptr_ff[1]_GND_5_o_add_8_OUT> created at line 47.
    Found 1x6-bit multiplier for signal <read_ptr_ff[0]_PWR_5_o_MuLt_3_OUT> created at line 42.
    Found 102-bit shifter logical right for signal <n0105> created at line 42
    Found 1x6-bit multiplier for signal <write_ptr_ff[0]_PWR_5_o_MuLt_12_OUT> created at line 65.
    Found 2-bit comparator equal for signal <empty_o> created at line 40
    Found 1-bit comparator equal for signal <write_ptr_ff[0]_read_ptr_ff[0]_equal_2_o> created at line 41
    Found 1-bit comparator not equal for signal <n0002> created at line 41
    Summary:
	inferred   2 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  69 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <fifo> synthesized.

Synthesizing Unit <input_router>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/input_router.v".
        ROUTER_X_ID = 1'b0
        ROUTER_Y_ID = 1'b0
WARNING:Xst:647 - Input <flit_req_i<32:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <routing_table_ff>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <input_router> synthesized.

Synthesizing Unit <rr_arbiter>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/rr_arbiter.v".
        N_OF_INPUTS = 4
    Found 4-bit register for signal <mask_ff>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <rr_arbiter> synthesized.

Synthesizing Unit <high_prior_arbiter>.
    Related source file is "C:/Users/KRAL/Desktop/ravenoc/src/router/high_prior_arbiter.v".
        N_OF_INPUTS = 4
    Found 2-bit comparator greater for signal <GND_12_o_PWR_13_o_LessThan_3_o> created at line 15
    Found 2-bit comparator greater for signal <GND_12_o_PWR_13_o_LessThan_8_o> created at line 15
    Found 2-bit comparator greater for signal <GND_12_o_PWR_13_o_LessThan_13_o> created at line 15
    Summary:
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <high_prior_arbiter> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router_ravenoc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router_ravenoc, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : router_ravenoc.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                   0  out of    500     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.32 secs
 
--> 

Total memory usage is 4617844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :   12 (   0 filtered)

