# Digital Voting Machine with Secure Memory

## ğŸ“Œ Overview
This project implements a **Digital Voting Machine (DVM)** using VHDL on an FPGA platform.  
It supports secure vote storage, multiple candidates, and error handling.  
Developed as part of **Codec Technologies Internship 2025**.

## ğŸ¯ Features
- State machine-based design
- Candidate vote counting logic
- Debouncing logic for switches
- Secure EEPROM-like memory simulation
- Testbench for validation

## ğŸ› ï¸ Tools Used
- VHDL
- ModelSim / Vivado
- GitHub for version control

## ğŸ“‚ Folder Structure
