Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 13:13:55 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 168 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[0] (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[1] (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[2] (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[3] (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_delay/slk_clk_4k/SLW_CLK_reg/C (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_delay/slk_clk_8k/SLW_CLK_reg/C (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_16k/SLW_CLK_reg/C (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_2_7k/SLW_CLK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hello_sample/slw_clk_18k/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: melody_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 469 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.259        0.000                      0                  613        0.098        0.000                      0                  613        4.500        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.259        0.000                      0                  613        0.098        0.000                      0                  613        4.500        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.014ns (25.026%)  route 3.038ns (74.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.565     5.086    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  MIC_delay/slk_clk_8k/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.808     6.413    MIC_delay/slk_clk_8k/COUNT_reg[7]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  MIC_delay/slk_clk_8k/COUNT[0]_i_11__3/O
                         net (fo=1, routed)           0.433     6.969    MIC_delay/slk_clk_8k/COUNT[0]_i_11__3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 f  MIC_delay/slk_clk_8k/COUNT[0]_i_10__3/O
                         net (fo=1, routed)           0.403     7.496    MIC_delay/slk_clk_8k/COUNT[0]_i_10__3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  MIC_delay/slk_clk_8k/COUNT[0]_i_3__4/O
                         net (fo=2, routed)           0.444     8.064    MIC_delay/slk_clk_8k/COUNT[0]_i_3__4_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.188 r  MIC_delay/slk_clk_8k/COUNT[0]_i_1__4/O
                         net (fo=24, routed)          0.950     9.138    MIC_delay/slk_clk_8k/COUNT[0]_i_1__4_n_0
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.436    14.777    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    MIC_delay/slk_clk_8k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.014ns (25.026%)  route 3.038ns (74.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.565     5.086    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  MIC_delay/slk_clk_8k/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.808     6.413    MIC_delay/slk_clk_8k/COUNT_reg[7]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  MIC_delay/slk_clk_8k/COUNT[0]_i_11__3/O
                         net (fo=1, routed)           0.433     6.969    MIC_delay/slk_clk_8k/COUNT[0]_i_11__3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 f  MIC_delay/slk_clk_8k/COUNT[0]_i_10__3/O
                         net (fo=1, routed)           0.403     7.496    MIC_delay/slk_clk_8k/COUNT[0]_i_10__3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  MIC_delay/slk_clk_8k/COUNT[0]_i_3__4/O
                         net (fo=2, routed)           0.444     8.064    MIC_delay/slk_clk_8k/COUNT[0]_i_3__4_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.188 r  MIC_delay/slk_clk_8k/COUNT[0]_i_1__4/O
                         net (fo=24, routed)          0.950     9.138    MIC_delay/slk_clk_8k/COUNT[0]_i_1__4_n_0
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.436    14.777    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    MIC_delay/slk_clk_8k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.014ns (25.026%)  route 3.038ns (74.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.565     5.086    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  MIC_delay/slk_clk_8k/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.808     6.413    MIC_delay/slk_clk_8k/COUNT_reg[7]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  MIC_delay/slk_clk_8k/COUNT[0]_i_11__3/O
                         net (fo=1, routed)           0.433     6.969    MIC_delay/slk_clk_8k/COUNT[0]_i_11__3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 f  MIC_delay/slk_clk_8k/COUNT[0]_i_10__3/O
                         net (fo=1, routed)           0.403     7.496    MIC_delay/slk_clk_8k/COUNT[0]_i_10__3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  MIC_delay/slk_clk_8k/COUNT[0]_i_3__4/O
                         net (fo=2, routed)           0.444     8.064    MIC_delay/slk_clk_8k/COUNT[0]_i_3__4_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.188 r  MIC_delay/slk_clk_8k/COUNT[0]_i_1__4/O
                         net (fo=24, routed)          0.950     9.138    MIC_delay/slk_clk_8k/COUNT[0]_i_1__4_n_0
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.436    14.777    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    MIC_delay/slk_clk_8k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.014ns (25.026%)  route 3.038ns (74.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.565     5.086    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  MIC_delay/slk_clk_8k/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.808     6.413    MIC_delay/slk_clk_8k/COUNT_reg[7]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  MIC_delay/slk_clk_8k/COUNT[0]_i_11__3/O
                         net (fo=1, routed)           0.433     6.969    MIC_delay/slk_clk_8k/COUNT[0]_i_11__3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 f  MIC_delay/slk_clk_8k/COUNT[0]_i_10__3/O
                         net (fo=1, routed)           0.403     7.496    MIC_delay/slk_clk_8k/COUNT[0]_i_10__3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  MIC_delay/slk_clk_8k/COUNT[0]_i_3__4/O
                         net (fo=2, routed)           0.444     8.064    MIC_delay/slk_clk_8k/COUNT[0]_i_3__4_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.188 r  MIC_delay/slk_clk_8k/COUNT[0]_i_1__4/O
                         net (fo=24, routed)          0.950     9.138    MIC_delay/slk_clk_8k/COUNT[0]_i_1__4_n_0
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.436    14.777    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    MIC_delay/slk_clk_8k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/note_sound/slw_clk_note/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.197ns (27.795%)  route 3.110ns (72.205%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.809     5.330    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.834     6.620    note_music/note_sound/slw_clk_note/COUNT_reg[9]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     6.744 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0/O
                         net (fo=1, routed)           1.030     7.774    note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.898    note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.274 r  note_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.274    note_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  note_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.245     9.637    note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.682    15.023    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[20]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335    14.934    note_music/note_sound/slw_clk_note/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/note_sound/slw_clk_note/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.197ns (27.795%)  route 3.110ns (72.205%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.809     5.330    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.834     6.620    note_music/note_sound/slw_clk_note/COUNT_reg[9]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     6.744 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0/O
                         net (fo=1, routed)           1.030     7.774    note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.898    note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.274 r  note_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.274    note_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  note_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.245     9.637    note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.682    15.023    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[21]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335    14.934    note_music/note_sound/slw_clk_note/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/note_sound/slw_clk_note/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.197ns (27.795%)  route 3.110ns (72.205%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.809     5.330    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.834     6.620    note_music/note_sound/slw_clk_note/COUNT_reg[9]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     6.744 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0/O
                         net (fo=1, routed)           1.030     7.774    note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.898    note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.274 r  note_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.274    note_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  note_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.245     9.637    note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.682    15.023    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[22]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335    14.934    note_music/note_sound/slw_clk_note/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/note_sound/slw_clk_note/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.197ns (27.795%)  route 3.110ns (72.205%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.809     5.330    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.834     6.620    note_music/note_sound/slw_clk_note/COUNT_reg[9]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     6.744 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0/O
                         net (fo=1, routed)           1.030     7.774    note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.898    note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.274 r  note_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.274    note_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  note_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.245     9.637    note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.682    15.023    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[23]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDRE (Setup_fdre_C_R)       -0.335    14.934    note_music/note_sound/slw_clk_note/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/note_sound/slw_clk_note/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.197ns (28.718%)  route 2.971ns (71.282%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.809     5.330    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.834     6.620    note_music/note_sound/slw_clk_note/COUNT_reg[9]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     6.744 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0/O
                         net (fo=1, routed)           1.030     7.774    note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.898    note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.274 r  note_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.274    note_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  note_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.107     9.498    note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X3Y106         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.683    15.024    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[16]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X3Y106         FDRE (Setup_fdre_C_R)       -0.335    14.935    note_music/note_sound/slw_clk_note/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/note_sound/slw_clk_note/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.197ns (28.718%)  route 2.971ns (71.282%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.809     5.330    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  note_music/note_sound/slw_clk_note/COUNT_reg[9]/Q
                         net (fo=3, routed)           0.834     6.620    note_music/note_sound/slw_clk_note/COUNT_reg[9]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     6.744 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0/O
                         net (fo=1, routed)           1.030     7.774    note_music/note_sound/slw_clk_note/COUNT0_carry_i_5__0_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.898 r  note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.898    note_music/note_sound/slw_clk_note/COUNT0_carry_i_1__0_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.274 r  note_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.274    note_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  note_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.107     9.498    note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X3Y106         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.683    15.024    note_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  note_music/note_sound/slw_clk_note/COUNT_reg[17]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X3Y106         FDRE (Setup_fdre_C_R)       -0.335    14.935    note_music/note_sound/slw_clk_note/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MIC_delay/slk_clk_8k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    MIC_delay/slk_clk_8k/COUNT_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.946    MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__4_n_7
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    MIC_delay/slk_clk_8k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.355ns (63.068%)  route 0.208ns (36.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.594     1.477    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.207     1.825    note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.985 r  note_sound/slw_clk_note/COUNT_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    note_sound/slw_clk_note/COUNT_reg[0]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  note_sound/slw_clk_note/COUNT_reg[4]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     2.040    note_sound/slw_clk_note/COUNT_reg[4]_i_1__10_n_7
    SLICE_X0Y100         FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.951     2.079    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[4]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    note_sound/slw_clk_note/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MIC_delay/slk_clk_8k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    MIC_delay/slk_clk_8k/COUNT_reg[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.959    MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__4_n_5
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    MIC_delay/slk_clk_8k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_2_7k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    MIC_delay/slw_clk_2_7k/COUNT_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.881    MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.935    MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__6_n_7
    SLICE_X40Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.832     1.959    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    MIC_delay/slw_clk_2_7k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_sound/slw_clk_note/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.366ns (63.776%)  route 0.208ns (36.224%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.594     1.477    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.207     1.825    note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.985 r  note_sound/slw_clk_note/COUNT_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    note_sound/slw_clk_note/COUNT_reg[0]_i_1__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  note_sound/slw_clk_note/COUNT_reg[4]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     2.051    note_sound/slw_clk_note/COUNT_reg[4]_i_1__10_n_5
    SLICE_X0Y100         FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.951     2.079    note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  note_sound/slw_clk_note/COUNT_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    note_sound/slw_clk_note/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_4k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    MIC_delay/slk_clk_4k/COUNT_reg[18]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.936    MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__5_n_7
    SLICE_X36Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_4k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_16k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    MIC_delay/slw_clk_16k/COUNT_reg[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.936    MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1__3_n_7
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slw_clk_16k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_2_7k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_2_7k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    MIC_delay/slw_clk_2_7k/COUNT_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.881    MIC_delay/slw_clk_2_7k/COUNT_reg[16]_i_1__6_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.946    MIC_delay/slw_clk_2_7k/COUNT_reg[20]_i_1__6_n_5
    SLICE_X40Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.832     1.959    MIC_delay/slw_clk_2_7k/CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  MIC_delay/slw_clk_2_7k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    MIC_delay/slw_clk_2_7k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_4k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    MIC_delay/slk_clk_4k/COUNT_reg[18]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.947    MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__5_n_5
    SLICE_X36Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_4k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_16k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    MIC_delay/slw_clk_16k/COUNT_reg[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.882    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.947    MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1__3_n_5
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slw_clk_16k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y48   MIC_delay/slk_clk_8k/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y48   MIC_delay/slk_clk_8k/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y48   MIC_delay/slk_clk_8k/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   MIC_delay/slk_clk_8k/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   MIC_delay/slk_clk_8k/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   MIC_delay/slk_clk_8k/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   MIC_delay/slk_clk_8k/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   MIC_delay/slk_clk_8k/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   MIC_delay/slk_clk_8k/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   melody_music/note_sound/slw_clk_note/SLW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   melody_music/slw_clk/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   melody_music/slw_clk/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   melody_music/slw_clk/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   melody_music/slw_clk/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   melody_music/slw_clk/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   melody_music/slw_clk/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   melody_music/slw_clk/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   melody_music/slw_clk/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   melody_music/slw_clk/SLW_CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   MIC_delay/slk_clk_8k/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   MIC_delay/slk_clk_8k/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   MIC_delay/slk_clk_8k/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   MIC_delay/slk_clk_8k/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   MIC_delay/slw_clk_2_7k/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   MIC_delay/slw_clk_2_7k/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   MIC_delay/slw_clk_2_7k/SLW_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   melody_music/note_sound/slw_clk_note/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   melody_music/note_sound/slw_clk_note/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   melody_music/note_sound/slw_clk_note/COUNT_reg[18]/C



