
---------- Begin Simulation Statistics ----------
final_tick                                 2556037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866564                       # Number of bytes of host memory used
host_op_rate                                   193457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.06                       # Real time elapsed on the host
host_tick_rate                               54317944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002556                       # Number of seconds simulated
sim_ticks                                  2556037000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.926453                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  938061                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               967807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69507                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1694529                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30503                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4203                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2266722                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  218311                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5216                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4433799                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4400298                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63743                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                500769                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1166804                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4723777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.930147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.603759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1956902     41.43%     41.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1035699     21.93%     63.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       569390     12.05%     75.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       232542      4.92%     80.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       126691      2.68%     83.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       146295      3.10%     86.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87334      1.85%     87.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        68155      1.44%     89.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       500769     10.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4723777                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.627241                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.627241                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                957648                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5837                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               924309                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10800890                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1692385                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2141969                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  64178                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 24699                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 47904                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2266722                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1729835                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3031793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 30983                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9934289                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  139884                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.443405                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1802261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1186875                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.943299                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4904084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.255684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.938472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2614720     53.32%     53.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   238447      4.86%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   276687      5.64%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   281529      5.74%     69.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   328848      6.71%     76.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   184219      3.76%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   286674      5.85%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    74553      1.52%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   618407     12.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4904084                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          207991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                68447                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1989362                       # Number of branches executed
system.cpu.iew.exec_nop                         18463                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.925043                       # Inst execution rate
system.cpu.iew.exec_refs                      2445041                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     896182                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  152072                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1592158                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                173                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             29013                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               936558                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10289977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1548859                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            110626                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9840965                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    682                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 64193                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  64178                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 65276                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29053                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        19695                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       195077                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        93465                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            339                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39462                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28985                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10258769                       # num instructions consuming a value
system.cpu.iew.wb_count                       9763976                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530288                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5440103                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.909983                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9782020                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11427978                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7125401                       # number of integer regfile writes
system.cpu.ipc                               1.594285                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.594285                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                16      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7425024     74.61%     74.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27057      0.27%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11282      0.11%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   64      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3347      0.03%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1574483     15.82%     90.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              910198      9.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9951591                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       97873                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009835                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39459     40.32%     40.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     993      1.01%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23172     23.68%     65.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 34244     34.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9951103                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           24726227                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9678038                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11347972                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10271341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9951591                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1168003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6943                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       833065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4904084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.029246                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.030584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1706582     34.80%     34.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              588806     12.01%     46.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              794093     16.19%     63.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              682504     13.92%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              487469      9.94%     86.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              284100      5.79%     92.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              222195      4.53%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               83139      1.70%     98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               55196      1.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4904084                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.946683                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98345                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             185855                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85938                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91876                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             25896                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            49459                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1592158                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              936558                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6528053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          5112075                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  245205                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  17070                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1738815                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2539                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2281                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17540122                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10625788                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12510106                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2138608                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 658612                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  64178                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                679242                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1794524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12381535                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          38036                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1427                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    144943                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            177                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            86026                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     14504823                       # The number of ROB reads
system.cpu.rob.rob_writes                    20750545                       # The number of ROB writes
system.cpu.timesIdled                            1882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83465                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3538                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24337                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            260                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4492                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           73                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4492                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1379                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       890624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  890624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15222                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15222    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15222                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18880500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73235250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          186                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9410                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2903                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1880                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        33920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 39911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       197632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1233600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1431232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             342                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016460                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15655     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    262      1.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           20339500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17626000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4353000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  336                       # number of demand (read+write) hits
system.l2.demand_hits::total                      349                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                 336                       # number of overall hits
system.l2.overall_hits::total                     349                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2890                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10954                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13844                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2890                       # number of overall misses
system.l2.overall_misses::.cpu.data             10954                       # number of overall misses
system.l2.overall_misses::total                 13844                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    231076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    867845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1098922000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    231076500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    867845500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1098922000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14193                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14193                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.970239                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975410                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.970239                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975410                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79957.266436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79226.355669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79378.936723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79957.266436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79226.355669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79378.936723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  73                       # number of writebacks
system.l2.writebacks::total                        73                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13844                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    202186001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    758305001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    960491002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    202186001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    758305001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    960491002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.970239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975410                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.970239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975410                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69960.553979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69226.310115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69379.586969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69960.553979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69226.310115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69379.586969                       # average overall mshr miss latency
system.l2.replacements                            342                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          186                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              186                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          186                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    732674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     732674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78352.529141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78352.529141                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    639164001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    639164001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68352.475778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68352.475778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    231076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    231076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79957.266436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79957.266436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    202186001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    202186001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69960.553979                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69960.553979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    135171000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    135171000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.852660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84323.767935                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84323.767935                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    119141000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    119141000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.852660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.852660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74323.767935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74323.767935                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1379                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1379                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1382                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1382                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.997829                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.997829                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1379                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1379                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     26248000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26248000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.997829                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.997829                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19034.082669                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19034.082669                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5736.751627                       # Cycle average of tags in use
system.l2.tags.total_refs                       22952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.561254                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     177.459272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1411.216606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4148.075749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.086134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.253178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.350144                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6606                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.876221                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    404061                       # Number of tag accesses
system.l2.tags.data_accesses                   404061                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         184896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         701056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             885952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       184896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           73                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 73                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          72336981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         274274590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             346611571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     72336981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         72336981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1827830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1827830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1827830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         72336981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        274274590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            348439401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000461126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 49                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         73                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       73                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    131542750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               391080250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9503.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28253.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10895                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      23                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   73                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.148248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.841258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.216884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1028     34.64%     34.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          706     23.79%     58.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          401     13.51%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          203      6.84%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          144      4.85%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      2.59%     86.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           91      3.07%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      1.82%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          264      8.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4581.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1060.114914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7363.626643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 885888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  885952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       346.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    346.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2555960000                       # Total gap between requests
system.mem_ctrls.avgGap                     183670.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       184896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       700992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 72336981.037441939116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 274249551.160644352436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1302015.581151603023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           73                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83362500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    307717750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2830482000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28855.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28091.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38773726.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9660420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5123250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48244980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              78300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     201601920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        904560360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        219783360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1389052590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.439938                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    563158000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     85280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1907599000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11588220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6140310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50586900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             193140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     201601920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        790853910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        315536160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1376500560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.529200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    813511250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     85280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1657245750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1725845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1725845                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1725845                       # number of overall hits
system.cpu.icache.overall_hits::total         1725845                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3990                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3990                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3990                       # number of overall misses
system.cpu.icache.overall_misses::total          3990                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    302757496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302757496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    302757496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302757496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1729835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1729835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1729835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1729835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002307                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002307                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002307                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002307                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75879.071679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75879.071679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75879.071679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75879.071679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          186                       # number of writebacks
system.cpu.icache.writebacks::total               186                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1087                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1087                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1087                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1087                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2903                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2903                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2903                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2903                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    235597497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    235597497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    235597497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    235597497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001678                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001678                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001678                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001678                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81156.561144                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81156.561144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81156.561144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81156.561144                       # average overall mshr miss latency
system.cpu.icache.replacements                    186                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1725845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1725845                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3990                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3990                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    302757496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302757496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1729835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1729835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75879.071679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75879.071679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1087                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    235597497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    235597497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001678                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001678                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81156.561144                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81156.561144                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1397.324554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1728747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            595.708822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1397.324554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.341144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2716                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          877                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.663086                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6922242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6922242                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2257102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2257102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2257635                       # number of overall hits
system.cpu.dcache.overall_hits::total         2257635                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        87409                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        87413                       # number of overall misses
system.cpu.dcache.overall_misses::total         87413                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5946038711                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5946038711                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5946038711                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5946038711                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2344511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2344511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2345048                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2345048                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037282                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68025.474619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68025.474619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68022.361788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68022.361788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40393                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.463565                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7985                       # number of writebacks
system.cpu.dcache.writebacks::total              7985                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74742                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74742                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12670                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    930663919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    930663919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    930961419                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    930961419                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005403                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005403                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005403                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005403                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73471.533828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73471.533828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73477.617916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73477.617916                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8576                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1494746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1494746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    435399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    435399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1501355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1501355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65879.785141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65879.785141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    140803500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    140803500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74975.239617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74975.239617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       762348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         762348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80069                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80069                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5487069271                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5487069271                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68529.259401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68529.259401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    767021479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    767021479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76259.840823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76259.840823                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          533                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           533                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          537                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          537                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007449                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007449                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005587                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005587                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          731                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          731                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23569940                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23569940                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.989175                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.989175                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32243.419973                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32243.419973                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          731                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          731                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     22838940                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     22838940                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.989175                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.989175                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31243.419973                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31243.419973                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        49000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3000.480219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2270510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12672                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.175347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3000.480219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.732539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1093                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18774704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18774704                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2556037000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2556037000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
