


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ******************************
    2 00000000         ;*  TWI_example.s
    3 00000000         ;*  Routines for initializing the Two Wire Interface, tr
                       ansmitting an array of bytes
    4 00000000         ;*  and receiving an array of bytes.
    5 00000000         ;*  
    6 00000000         ;*  CpE312 Experiment #2, Spring 2014
    7 00000000         ;*******************************************************
                       ******************************
    8 00000000         ;*  Version 1.0            Roger Younger
    9 00000000         ;*******************************************************
                       ******************************
   10 00000000         ;*  
   11 00000000         ;* CONSTANT DECLARATIONS
   12 00000000         
   13 00000000                 INCLUDE          AT91SAM7SE512.INC
    1 00000000 00000001 
                       REGS512 EQU              1
    2 00000000         
    3 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
    4 00000000         
    5 00000000 00000010 
                       Mode_USR
                               EQU              0x10
    6 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
    7 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
    8 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
    9 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   10 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   11 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   12 00000000         
   13 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   14 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   15 00000000         
   16 00000000         ; Internal Memory Base Addresses
   17 00000000 00100000 
                       FLASH_BASE
                               EQU              0x00100000
   18 00000000 00200000 
                       RAM_BASE
                               EQU              0x00200000



ARM Macro Assembler    Page 2 


   19 00000000         
   20 00000000         
   21 00000000         
   22 00000000         
   23 00000000         
   24 00000000         
   25 00000000         
   26 00000000         
   27 00000000         
   28 00000000         ; Embedded Flash Controller (EFC) definitions
   29 00000000 FFFFFF00 
                       EFC_BASE
                               EQU              0xFFFFFF00  ; EFC Base Address
   30 00000000 00000060 
                       EFC0_FMR
                               EQU              0x60        ; EFC0_FMR Offset
   31 00000000 00000070 
                       EFC1_FMR
                               EQU              0x70        ; EFC1_FMR Offset
   32 00000000         
   33 00000000         ;// <e> Embedded Flash Controller 0 (EFC0)
   34 00000000         ;//   <o1.16..23> FMCN: Flash Microsecond Cycle Number <
                       0-255>
   35 00000000         ;//               <i> Number of Master Clock Cycles in 1
                       us
   36 00000000         ;//   <o1.8..9>   FWS: Flash Wait State
   37 00000000         ;//               <0=> Read: 1 cycle / Write: 2 cycles
   38 00000000         ;//               <1=> Read: 2 cycle / Write: 3 cycles
   39 00000000         ;//               <2=> Read: 3 cycle / Write: 4 cycles
   40 00000000         ;//               <3=> Read: 4 cycle / Write: 4 cycles
   41 00000000         ;// </e>
   42 00000000 00000001 
                       EFC0_SETUP
                               EQU              1
   43 00000000 00320100 
                       EFC0_FMR_Val
                               EQU              0x00320100
   44 00000000         
   45 00000000         ;// <e> Embedded Flash Controller 1 (EFC1)
   46 00000000         ;//   <o1.16..23> FMCN: Flash Microsecond Cycle Number <
                       0-255>
   47 00000000         ;//               <i> Number of Master Clock Cycles in 1
                       us
   48 00000000         ;//   <o1.8..9>   FWS: Flash Wait State
   49 00000000         ;//               <0=> Read: 1 cycle / Write: 2 cycles
   50 00000000         ;//               <1=> Read: 2 cycle / Write: 3 cycles
   51 00000000         ;//               <2=> Read: 3 cycle / Write: 4 cycles
   52 00000000         ;//               <3=> Read: 4 cycle / Write: 4 cycles
   53 00000000         ;// </e>
   54 00000000 00000000 
                       EFC1_SETUP
                               EQU              0
   55 00000000 00320100 
                       EFC1_FMR_Val
                               EQU              0x00320100
   56 00000000         
   57 00000000         
   58 00000000         
   59 00000000         



ARM Macro Assembler    Page 3 


   60 00000000         
   61 00000000         
   62 00000000         ; PID Number Definitions (shifted '1')
   63 00000000 00000004 
                       PIOA_PID_BIT
                               EQU              1<<2
   64 00000000 00000008 
                       PIOB_PID_BIT
                               EQU              1<<3
   65 00000000 00000010 
                       PIOC_PID_BIT
                               EQU              1<<4
   66 00000000 00000020 
                       SPI_PID_BIT
                               EQU              1<<5
   67 00000000 00000040 
                       USART0_PID_BIT
                               EQU              1<<6
   68 00000000 00000080 
                       USART1_PID_BIT
                               EQU              1<<7
   69 00000000 00000100 
                       SSC_PID_BIT
                               EQU              1<<8
   70 00000000 00000200 
                       TWI_PID_BIT
                               EQU              1<<9
   71 00000000 00000400 
                       PWMC_PID_BIT
                               EQU              1<<10
   72 00000000 00000800 
                       UDP_PID_BIT
                               EQU              1<<11
   73 00000000 00001000 
                       TC0_PID_BIT
                               EQU              1<<12
   74 00000000 00002000 
                       TC1_PID_BIT
                               EQU              1<<13
   75 00000000 00004000 
                       TC2_PID_BIT
                               EQU              1<<14
   76 00000000 00008000 
                       ADC_PID_BIT
                               EQU              1<<15
   77 00000000         
   78 00000000         ; PID Number Definitions
   79 00000000 00000002 
                       PIOA_PID
                               EQU              2
   80 00000000 00000003 
                       PIOB_PID
                               EQU              3
   81 00000000 00000004 
                       PIOC_PID
                               EQU              4
   82 00000000 00000005 
                       SPI_PID EQU              5
   83 00000000 00000006 



ARM Macro Assembler    Page 4 


                       USART0_PID
                               EQU              6
   84 00000000 00000007 
                       USART1_PID
                               EQU              7
   85 00000000 00000008 
                       SSC_PID EQU              8
   86 00000000 00000009 
                       TWI_PID EQU              9
   87 00000000 0000000A 
                       PWMC_PID
                               EQU              10
   88 00000000 0000000B 
                       UDP_PID EQU              11
   89 00000000 0000000C 
                       TC0_PID EQU              12
   90 00000000 0000000D 
                       TC1_PID EQU              13
   91 00000000 0000000E 
                       TC2_PID EQU              14
   92 00000000 0000000F 
                       ADC_PID EQU              15
   93 00000000         
   94 00000000         
   95 00000000         ; Power Mangement Controller (PMC) definitions
   96 00000000 FFFFFC00 
                       PMC_BASE
                               EQU              0xFFFFFC00  ; PMC Base Address
   97 00000000 00000020 
                       PMC_MOR EQU              0x20        ; PMC_MOR Offset
   98 00000000 00000024 
                       PMC_MCFR
                               EQU              0x24        ; PMC_MCFR Offset
   99 00000000 0000002C 
                       PMC_PLLR
                               EQU              0x2C        ; PMC_PLLR Offset
  100 00000000 00000030 
                       PMC_MCKR
                               EQU              0x30        ; PMC_MCKR Offset
  101 00000000 00000068 
                       PMC_SR  EQU              0x68        ; PMC_SR Offset
  102 00000000 00000001 
                       PMC_MOSCEN
                               EQU              (1<<0)      ; Main Oscillator E
                                                            nable
  103 00000000 00000002 
                       PMC_OSCBYPASS
                               EQU              (1<<1)      ; Main Oscillator B
                                                            ypass
  104 00000000 0000FF00 
                       PMC_OSCOUNT
                               EQU              (0xFF<<8)   ; Main OScillator S
                                                            tart-up Time
  105 00000000 000000FF 
                       PMC_DIV EQU              (0xFF<<0)   ; PLL Divider
  106 00000000 00003F00 
                       PMC_PLLCOUNT
                               EQU              (0x3F<<8)   ; PLL Lock Counter
  107 00000000 0000C000 



ARM Macro Assembler    Page 5 


                       PMC_OUT EQU              (0x03<<14)  ; PLL Clock Frequen
                                                            cy Range
  108 00000000 07FF0000 
                       PMC_MUL EQU              (0x7FF<<16) ; PLL Multiplier
  109 00000000 30000000 
                       PMC_USBDIV
                               EQU              (0x03<<28)  ; USB Clock Divider
                                                            
  110 00000000 00000003 
                       PMC_CSS EQU              (3<<0)      ; Clock Source Sele
                                                            ction
  111 00000000 0000001C 
                       PMC_PRES
                               EQU              (7<<2)      ; Prescaler Selecti
                                                            on
  112 00000000 00000001 
                       PMC_MOSCS
                               EQU              (1<<0)      ; Main Oscillator S
                                                            table
  113 00000000 00000004 
                       PMC_LOCK
                               EQU              (1<<2)      ; PLL Lock Status
  114 00000000 00000008 
                       PMC_MCKRDY
                               EQU              (1<<3)      ; Master Clock Stat
                                                            us
  115 00000000 00000000 
                       PMC_SCER
                               EQU              0x0000
  116 00000000 00000004 
                       PMC_SCDR
                               EQU              0x0004
  117 00000000 00000008 
                       PMC_SCSR
                               EQU              0x0008
  118 00000000 00000010 
                       PMC_PCER
                               EQU              0x0010
  119 00000000 00000014 
                       PMC_PCDR
                               EQU              0x0014
  120 00000000 00000018 
                       PMC_PCSR
                               EQU              0x0018
  121 00000000 00000040 
                       PMC_PCK0
                               EQU              0x0040
  122 00000000 00000044 
                       PMC_PCK1
                               EQU              0x0044
  123 00000000 00000048 
                       PMC_PCK2
                               EQU              0x0048
  124 00000000 00000060 
                       PMC_IER EQU              0x0060
  125 00000000 00000064 
                       PMC_IDR EQU              0x0064
  126 00000000 0000006C 
                       PMC_IMR EQU              0x006C



ARM Macro Assembler    Page 6 


  127 00000000         
  128 00000000         ;// <e> Power Mangement Controller (PMC)
  129 00000000         ;//   <h> Main Oscillator
  130 00000000         ;//     <o1.0>      MOSCEN: Main Oscillator Enable
  131 00000000         ;//     <o1.1>      OSCBYPASS: Oscillator Bypass
  132 00000000         ;//     <o1.8..15>  OSCCOUNT: Main Oscillator Startup Ti
                       me <0-255>
  133 00000000         ;//   </h>
  134 00000000         ;//   <h> Phase Locked Loop (PLL)
  135 00000000         ;//     <o2.0..7>   DIV: PLL Divider <0-255>
  136 00000000         ;//     <o2.16..26> MUL: PLL Multiplier <0-2047>
  137 00000000         ;//                 <i> PLL Output is multiplied by MUL+
                       1
  138 00000000         ;//     <o2.14..15> OUT: PLL Clock Frequency Range
  139 00000000         ;//                 <0=> 80..160MHz  <1=> Reserved
  140 00000000         ;//                 <2=> 150..220MHz <3=> Reserved
  141 00000000         ;//     <o2.8..13>  PLLCOUNT: PLL Lock Counter <0-63>
  142 00000000         ;//     <o2.28..29> USBDIV: USB Clock Divider
  143 00000000         ;//                 <0=> None  <1=> 2  <2=> 4  <3=> Rese
                       rved
  144 00000000         ;//   </h>
  145 00000000         ;//   <o3.0..1>   CSS: Clock Source Selection
  146 00000000         ;//               <0=> Slow Clock
  147 00000000         ;//               <1=> Main Clock
  148 00000000         ;//               <2=> Reserved
  149 00000000         ;//               <3=> PLL Clock
  150 00000000         ;//   <o3.2..4>   PRES: Prescaler
  151 00000000         ;//               <0=> None
  152 00000000         ;//               <1=> Clock / 2    <2=> Clock / 4
  153 00000000         ;//               <3=> Clock / 8    <4=> Clock / 16
  154 00000000         ;//               <5=> Clock / 32   <6=> Clock / 64
  155 00000000         ;//               <7=> Reserved
  156 00000000         ;// </e>
  157 00000000 00000001 
                       PMC_SETUP
                               EQU              1
  158 00000000 00000601 
                       PMC_MOR_Val
                               EQU              0x00000601
  159 00000000 00491C0E 
                       PMC_PLLR_Val
                               EQU              0x00491C0E
  160 00000000 00000007 
                       PMC_MCKR_Val
                               EQU              0x00000007
  161 00000000         
  162 00000000         ;Universal Synchronous Asynchronous Receiver Transmitter
                        (USART)
  163 00000000         
  164 00000000 FFFC0000 
                       USART0_BASE
                               EQU              0xFFFC0000
  165 00000000 FFFC4000 
                       USART1_BASE
                               EQU              0xFFFC4000
  166 00000000 00000000 
                       US_CR   EQU              0x0000
  167 00000000 00000004 
                       US_MR   EQU              0x0004



ARM Macro Assembler    Page 7 


  168 00000000 00000008 
                       US_IER  EQU              0x0008
  169 00000000 0000000C 
                       US_IDR  EQU              0x000C
  170 00000000 00000010 
                       US_IMR  EQU              0x0010
  171 00000000 00000014 
                       US_CSR  EQU              0x0014
  172 00000000 00000018 
                       US_RHR  EQU              0x0018
  173 00000000 0000001C 
                       US_THR  EQU              0x001C
  174 00000000 00000020 
                       US_BRGR EQU              0x0020
  175 00000000 00000024 
                       US_RTOR EQU              0x0024
  176 00000000 00000028 
                       US_TTGR EQU              0x0028
  177 00000000 00000040 
                       US_FIDI EQU              0x0040
  178 00000000 00000044 
                       US_NER  EQU              0x0044
  179 00000000 0000004C 
                       US_IF   EQU              0x004C
  180 00000000         
  181 00000000         
  182 00000000         ;Advanced Interrupt Control (AIC)
  183 00000000         
  184 00000000 FFFFF000 
                       AIC_BASE
                               EQU              0xFFFFF000
  185 00000000         ; SOURCE MODE REGISTERS (SOURCE# * 4)
  186 00000000 00000004 
                       AIC_SMR1
                               EQU              0x0004
  187 00000000 00000018 
                       AIC_SMR6
                               EQU              0x0018
  188 00000000 0000003C 
                       AIC_SMR15
                               EQU              0x003C
  189 00000000         ; SOURCE VECTOR REGISTERS ((SOURCE# * 4) + 0x80)
  190 00000000 00000084 
                       AIC_SVR1
                               EQU              0x0084
  191 00000000 00000098 
                       AIC_SVR6
                               EQU              0x0098
  192 00000000 000000BC 
                       AIC_SVR15
                               EQU              0x00BC
  193 00000000 00000100 
                       AIC_IVR EQU              0x0100
  194 00000000 00000104 
                       AIC_FVR EQU              0x0104
  195 00000000 00000108 
                       AIC_ISR EQU              0x0108
  196 00000000 0000010C 
                       AIC_IPR EQU              0x010C



ARM Macro Assembler    Page 8 


  197 00000000 00000110 
                       AIC_IMR EQU              0x0110
  198 00000000 00000114 
                       AIC_CISR
                               EQU              0x0114
  199 00000000 00000120 
                       AIC_IECR
                               EQU              0x0120
  200 00000000 00000124 
                       AIC_IDCR
                               EQU              0x0124
  201 00000000 00000128 
                       AIC_ICCR
                               EQU              0x0128
  202 00000000 0000012C 
                       AIC_ISCR
                               EQU              0x012C
  203 00000000 00000130 
                       AIC_EOICR
                               EQU              0x0130
  204 00000000 00000134 
                       AIC_SPU EQU              0x0134
  205 00000000 00000138 
                       AIC_DCR EQU              0x0138
  206 00000000 00000140 
                       AIC_FFER
                               EQU              0x0140
  207 00000000 00000144 
                       AIC_FFDR
                               EQU              0x0144
  208 00000000 00000148 
                       AIC_FFSR
                               EQU              0x0148
  209 00000000         
  210 00000000         
  211 00000000         ; Parallel Input Output Controller
  212 00000000 FFFFF400 
                       PIOA_BASE
                               EQU              0xFFFFF400
  213 00000000 FFFFF600 
                       PIOB_BASE
                               EQU              0xFFFFF600
  214 00000000 FFFFF800 
                       PIOC_BASE
                               EQU              0xFFFFF800
  215 00000000 00000000 
                       PIO_PER EQU              0x0000
  216 00000000 00000004 
                       PIO_PDR EQU              0x0004
  217 00000000 00000008 
                       PIO_PSR EQU              0x0008
  218 00000000 00000010 
                       PIO_OER EQU              0x0010
  219 00000000 00000014 
                       PIO_ODR EQU              0x0014
  220 00000000 00000018 
                       PIO_OSR EQU              0x0018
  221 00000000 00000020 
                       PIO_IFER



ARM Macro Assembler    Page 9 


                               EQU              0x0020
  222 00000000 00000024 
                       PIO_IFDR
                               EQU              0x0024
  223 00000000 00000028 
                       PIO_IFSR
                               EQU              0x0028
  224 00000000 00000030 
                       PIO_SODR
                               EQU              0x0030
  225 00000000 00000034 
                       PIO_CODR
                               EQU              0x0034
  226 00000000 00000038 
                       PIO_ODSR
                               EQU              0x0038
  227 00000000 0000003C 
                       PIO_PDSR
                               EQU              0x003C
  228 00000000 00000040 
                       PIO_IER EQU              0x0040
  229 00000000 00000044 
                       PIO_IDR EQU              0x0044
  230 00000000 00000048 
                       PIO_IMR EQU              0x0048
  231 00000000 0000004C 
                       PIO_ISR EQU              0x004C
  232 00000000 00000050 
                       PIO_MDER
                               EQU              0x0050
  233 00000000 00000054 
                       PIO_MDDR
                               EQU              0x0054
  234 00000000 00000058 
                       PIO_MDSR
                               EQU              0x0058
  235 00000000 00000060 
                       PIO_PUDR
                               EQU              0x0060
  236 00000000 00000064 
                       PIO_PUER
                               EQU              0x0064
  237 00000000 00000068 
                       PIO_PUSR
                               EQU              0x0068
  238 00000000 00000070 
                       PIO_ASR EQU              0x0070
  239 00000000 00000074 
                       PIO_BSR EQU              0x0074
  240 00000000 00000078 
                       PIO_ABSR
                               EQU              0x0078
  241 00000000 000000A0 
                       PIO_OWER
                               EQU              0x00A0
  242 00000000 000000A4 
                       PIO_OWDR
                               EQU              0x00A4
  243 00000000 000000A8 



ARM Macro Assembler    Page 10 


                       PIO_OWSR
                               EQU              0x00A8
  244 00000000         
  245 00000000         ; Analog to Digital Converter (ADC)
  246 00000000 FFFD8000 
                       ADC_BASE
                               EQU              0xFFFD8000
  247 00000000 00000000 
                       ADC_CR  EQU              0x0000
  248 00000000 00000004 
                       ADC_MR  EQU              0x0004
  249 00000000 00000010 
                       ADC_CHER
                               EQU              0x0010
  250 00000000 00000014 
                       ADC_CHDR
                               EQU              0x0014
  251 00000000 00000018 
                       ADC_CHSR
                               EQU              0x0018
  252 00000000 0000001C 
                       ADC_SR  EQU              0x001C
  253 00000000 00000020 
                       ADC_LCDR
                               EQU              0x0020
  254 00000000 00000024 
                       ADC_IER EQU              0x0024
  255 00000000 00000028 
                       ADC_IDR EQU              0x0028
  256 00000000 0000002C 
                       ADC_IMR EQU              0x002C
  257 00000000 00000030 
                       ADC_CDR0
                               EQU              0x0030
  258 00000000 00000034 
                       ADC_CDR1
                               EQU              0x0034
  259 00000000 00000038 
                       ADC_CDR2
                               EQU              0x0038
  260 00000000 0000003C 
                       ADC_CDR3
                               EQU              0x003C
  261 00000000 00000040 
                       ADC_CDR4
                               EQU              0x0040
  262 00000000 00000044 
                       ADC_CDR5
                               EQU              0x0044
  263 00000000 00000048 
                       ADC_CDR6
                               EQU              0x0048
  264 00000000 0000004C 
                       ADC_CDR7
                               EQU              0x004C
  265 00000000         
  266 00000000         
  267 00000000         ;  Pulse Width Modulator (PWM)
  268 00000000 FFFCC000 



ARM Macro Assembler    Page 11 


                       PWM_BASE
                               EQU              0xFFFCC000
  269 00000000 00000000 
                       PWM_MR  EQU              0x0000
  270 00000000 00000004 
                       PWM_ENA EQU              0x0004
  271 00000000 00000008 
                       PWM_DIS EQU              0x0008
  272 00000000 0000000C 
                       PWM_SR  EQU              0x000C
  273 00000000 00000010 
                       PWM_IER EQU              0x0010
  274 00000000 00000014 
                       PWM_IDR EQU              0x0014
  275 00000000 00000018 
                       PWM_IMR EQU              0x0018
  276 00000000 0000001C 
                       PWM_ISR EQU              0x001C
  277 00000000 00000200 
                       PWM_CMR0
                               EQU              0x0200
  278 00000000 00000204 
                       PWM_CDTY0
                               EQU              0x0204
  279 00000000 00000208 
                       PWM_CPRD0
                               EQU              0x0208
  280 00000000 0000020C 
                       PWM_CCNT0
                               EQU              0x020C
  281 00000000 00000210 
                       PWM_CUPD0
                               EQU              0x0210
  282 00000000 00000220 
                       PWM_CMR1
                               EQU              0x0220
  283 00000000 00000224 
                       PWM_CDTY1
                               EQU              0x0224
  284 00000000 00000228 
                       PWM_CPRD1
                               EQU              0x0228
  285 00000000 0000022C 
                       PWM_CCNT1
                               EQU              0x022C
  286 00000000 00000230 
                       PWM_CUPD1
                               EQU              0x0230
  287 00000000 00000240 
                       PWM_CMR2
                               EQU              0x0240
  288 00000000 00000244 
                       PWM_CDTY2
                               EQU              0x0244
  289 00000000 00000248 
                       PWM_CPRD2
                               EQU              0x0248
  290 00000000 0000024C 
                       PWM_CCNT2



ARM Macro Assembler    Page 12 


                               EQU              0x024C
  291 00000000 00000250 
                       PWM_CUPD2
                               EQU              0x0250
  292 00000000 00000260 
                       PWM_CMR3
                               EQU              0x0260
  293 00000000 00000264 
                       PWM_CDTY3
                               EQU              0x0264
  294 00000000 00000268 
                       PWM_CPRD3
                               EQU              0x0268
  295 00000000 0000026C 
                       PWM_CCNT3
                               EQU              0x026C
  296 00000000 00000270 
                       PWM_CUPD3
                               EQU              0x0270
  297 00000000         
  298 00000000         
  299 00000000         ; Timer/Counter (TC)
  300 00000000 FFFA0000 
                       TC_BASE EQU              0xFFFA0000
  301 00000000 FFFA0000 
                       TC0_BASE
                               EQU              0xFFFA0000
  302 00000000 FFFA0040 
                       TC1_BASE
                               EQU              0xFFFA0040
  303 00000000 FFFA0080 
                       TC2_BASE
                               EQU              0xFFFA0080
  304 00000000 000000C0 
                       TC_BCR  EQU              0xC0
  305 00000000 000000C4 
                       TC_BMR  EQU              0xC4
  306 00000000         ; Timer/Counter Channel Registers
  307 00000000 00000000 
                       TC_CCR  EQU              0x00
  308 00000000 00000004 
                       TC_CMR  EQU              0x04
  309 00000000 00000010 
                       TC_CV   EQU              0x10
  310 00000000 00000014 
                       TC_RA   EQU              0x14
  311 00000000 00000018 
                       TC_RB   EQU              0x18
  312 00000000 0000001C 
                       TC_RC   EQU              0x1C
  313 00000000 00000020 
                       TC_SR   EQU              0x20
  314 00000000 00000024 
                       TC_IER  EQU              0x24
  315 00000000 00000028 
                       TC_IDR  EQU              0x28
  316 00000000 0000002C 
                       TC_IMR  EQU              0x2C
  317 00000000         



ARM Macro Assembler    Page 13 


  318 00000000         
  319 00000000         ; Real-Time Timer
  320 00000000         
  321 00000000 FFFFFD20 
                       RTT_BASE
                               EQU              0xFFFFFD20
  322 00000000 00000000 
                       RTT_MR  EQU              0x00
  323 00000000 00000004 
                       RTT_AR  EQU              0x04
  324 00000000 00000008 
                       RTT_VR  EQU              0x08
  325 00000000 0000000C 
                       RTT_SR  EQU              0x0C
  326 00000000         
  327 00000000         ; Periodic Interval Timer
  328 00000000         
  329 00000000 FFFFFD30 
                       PITC_BASE
                               EQU              0xFFFFFD30
  330 00000000 00000000 
                       PITC_MR EQU              0x00
  331 00000000 00000004 
                       PITC_SR EQU              0x04
  332 00000000 00000008 
                       PITC_PIVR
                               EQU              0x08
  333 00000000 0000000C 
                       PITC_PIIR
                               EQU              0x0C
  334 00000000         
  335 00000000         ; Serial Peripheral Interface (SPI)
  336 00000000 FFFE0000 
                       SPI_BASE
                               EQU              0xFFFE0000
  337 00000000 00000000 
                       SPI_CR  EQU              0x00
  338 00000000 00000004 
                       SPI_MR  EQU              0x04
  339 00000000 00000008 
                       SPI_RDR EQU              0x08
  340 00000000 0000000C 
                       SPI_TDR EQU              0x0C
  341 00000000 00000010 
                       SPI_SR  EQU              0X10
  342 00000000 00000014 
                       SPI_IER EQU              0x14
  343 00000000 00000018 
                       SPI_IDR EQU              0x18
  344 00000000 0000001C 
                       SPI_IMR EQU              0x1C
  345 00000000 00000030 
                       SPI_CSR0
                               EQU              0x30
  346 00000000 00000034 
                       SPI_CSR1
                               EQU              0x34
  347 00000000 00000038 
                       SPI_CSR2



ARM Macro Assembler    Page 14 


                               EQU              0x38
  348 00000000 0000003C 
                       SPI_CSR3
                               EQU              0x3C
  349 00000000         
  350 00000000         ; Synchronous Serial Controller (SSC)
  351 00000000 FFFD4000 
                       SSC_BASE
                               EQU              0xFFFD4000
  352 00000000 00000000 
                       SSC_CR  EQU              0x00
  353 00000000 00000004 
                       SSC_CMR EQU              0x04
  354 00000000 00000010 
                       SSC_RCMR
                               EQU              0x10
  355 00000000 00000014 
                       SSC_RFMR
                               EQU              0x14
  356 00000000 00000018 
                       SSC_TCMR
                               EQU              0x18
  357 00000000 0000001C 
                       SSC_TFMR
                               EQU              0x1C
  358 00000000 00000020 
                       SSC_RHR EQU              0x20
  359 00000000 00000024 
                       SSC_THR EQU              0x24
  360 00000000 00000030 
                       SSC_RSHR
                               EQU              0x30
  361 00000000 00000034 
                       SSC_TSHR
                               EQU              0x34
  362 00000000 00000038 
                       SSC_RC0R
                               EQU              0x38
  363 00000000 0000003C 
                       SSC_RC1R
                               EQU              0x3C
  364 00000000 00000040 
                       SSC_SR  EQU              0x40
  365 00000000 00000044 
                       SSC_IER EQU              0x44
  366 00000000 00000048 
                       SSC_IDR EQU              0x48
  367 00000000 0000004C 
                       SSC_IMR EQU              0x4C
  368 00000000         
  369 00000000         ; Two Wire Interface (TWI)
  370 00000000 FFFB8000 
                       TWI_BASE
                               EQU              0xFFFB8000
  371 00000000 00000000 
                       TWI_CR  EQU              0x00
  372 00000000 00000004 
                       TWI_MMR EQU              0x04
  373 00000000 00000008 



ARM Macro Assembler    Page 15 


                       TWI_SMR EQU              0x08
  374 00000000 0000000C 
                       TWI_IADR
                               EQU              0x0C
  375 00000000 00000010 
                       TWI_CWGR
                               EQU              0x10
  376 00000000 00000020 
                       TWI_SR  EQU              0x20
  377 00000000 00000024 
                       TWI_IER EQU              0x24
  378 00000000 00000028 
                       TWI_IDR EQU              0x28
  379 00000000 0000002C 
                       TWI_IMR EQU              0x2C
  380 00000000 00000030 
                       TWI_RHR EQU              0x30
  381 00000000 00000034 
                       TWI_THR EQU              0x34
  382 00000000         
  383 00000000         ; Peripheral DMA Controller
  384 00000000 FFFC0100 
                       USART0_PDMA_BASE
                               EQU              0xFFFC0100
  385 00000000 FFFC4100 
                       USART1_PDMA_BASE
                               EQU              0xFFFC4100
  386 00000000 FFFE0100 
                       SPI_PDMA_BASE
                               EQU              0xFFFE0100
  387 00000000 FFFD4100 
                       SSC_PDMA_BASE
                               EQU              0xFFFD4100
  388 00000000 FFFD8100 
                       ADC_PDMA_BASE
                               EQU              0xFFFD8100
  389 00000000 00000000 
                       PDC_RPR EQU              0x00000000
  390 00000000 00000004 
                       PDC_RCR EQU              0x00000004
  391 00000000 00000008 
                       PDC_TPR EQU              0x00000008
  392 00000000 0000000C 
                       PDC_TCR EQU              0x0000000C
  393 00000000 00000010 
                       PDC_RNPR
                               EQU              0x00000010
  394 00000000 00000014 
                       PDC_RNCR
                               EQU              0x00000014
  395 00000000 00000018 
                       PDC_TNPR
                               EQU              0x00000018
  396 00000000 0000001C 
                       PDC_TNCR
                               EQU              0x0000001C
  397 00000000 00000020 
                       PDC_PTCR
                               EQU              0x00000020



ARM Macro Assembler    Page 16 


  398 00000000 00000024 
                       PDC_PTSR
                               EQU              0x00000024
  399 00000000         
  400 00000000         ; Clock Generator Contoller
  401 00000000 FFFFFC20 
                       CKGR_BASE
                               EQU              0xFFFFFC20
  402 00000000 00000000 
                       CKGR_MOR
                               EQU              0x00000000
  403 00000000 00000004 
                       CKGR_MCFR
                               EQU              0x00000004
  404 00000000 0000000C 
                       CKGR_PLLR
                               EQU              0x0000000C
  405 00000000         
  406 00000000         ; Reset Controller
  407 00000000 FFFFFD00 
                       RSTC_BASE
                               EQU              0xFFFFFD00
  408 00000000 00000000 
                       RSTC_CR EQU              0x00000000  ;(RSTC_RCR) Reset C
                                                            ontrol Register
  409 00000000 00000004 
                       RSTC_SR EQU              0x00000004  ;(RSTC_RSR) Reset S
                                                            tatus Register
  410 00000000 00000008 
                       RSTC_MR EQU              0x00000008  ;(RSTC_RMR) Reset M
                                                            ode Register
  411 00000000         
  412 00000000         
  413 00000000         ; Watch Dog Timer
  414 00000000 FFFFFD40 
                       WDT_BASE
                               EQU              0xFFFFFD40
  415 00000000 00000000 
                       WDT_CR  EQU              0x00000000  ;(WDTC_WDCR) Watchd
                                                            og Control Register
                                                            
  416 00000000 00000004 
                       WDT_MR  EQU              0x00000004  ;(WDTC_WDMR) Watchd
                                                            og Mode Register
  417 00000000 00000008 
                       WDT_SR  EQU              0x00000008  ;(WDTC_WDSR) Watchd
                                                            og Status Register
  418 00000000         
  419 00000000         ; USB Controller Interface
  420 00000000 FFFB0000 
                       UDP_BASE
                               EQU              0xFFFB0000
  421 00000000 00000000 
                       UDP_FRM_NUM
                               EQU              0x00000000  ;(UDP_FRM_NUM) Fram
                                                            e Number Register
  422 00000000 00000004 
                       UDP_GLBSTATE
                               EQU              0x00000004  ;(UDP_GLBSTATE) Glo



ARM Macro Assembler    Page 17 


                                                            bal State Register
  423 00000000 00000008 
                       UDP_FADDR
                               EQU              0x00000008  ;(UDP_FADDR) Functi
                                                            on Address Register
                                                            
  424 00000000 00000010 
                       UDP_IER EQU              0x00000010  ;(UDP_IER) Interrup
                                                            t Enable Register
  425 00000000 00000014 
                       UDP_IDR EQU              0x00000014  ;(UDP_IDR) Interrup
                                                            t Disable Register
  426 00000000 00000018 
                       UDP_IMR EQU              0x00000018  ;(UDP_IMR) Interrup
                                                            t Mask Register
  427 00000000 0000001C 
                       UDP_ISR EQU              0x0000001C  ;(UDP_ISR) Interrup
                                                            t Status Register
  428 00000000 00000020 
                       UDP_ICR EQU              0x00000020  ;(UDP_ICR) Interrup
                                                            t Clear Register
  429 00000000 00000028 
                       UDP_RSTEP
                               EQU              0x00000028  ;(UDP_RSTEP) Reset 
                                                            Endpoint Register
  430 00000000 00000030 
                       UDP_CSR0
                               EQU              0x00000030  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 0
  431 00000000 00000034 
                       UDP_CSR1
                               EQU              0x00000034  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 1
  432 00000000 00000038 
                       UDP_CSR2
                               EQU              0x00000038  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 2
  433 00000000 0000003C 
                       UDP_CSR3
                               EQU              0x0000003C  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 3
  434 00000000 00000040 
                       UDP_CSR4
                               EQU              0x00000040  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 4
  435 00000000 00000044 
                       UDP_CSR5
                               EQU              0x00000044  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 5
  436 00000000 00000048 
                       UDP_CSR6
                               EQU              0x00000048  ;(UDP_CSR) Endpoint
                                                             Control and Status



ARM Macro Assembler    Page 18 


                                                             Register 6
  437 00000000 0000004C 
                       UDP_CSR7
                               EQU              0x0000004C  ;(UDP_CSR) Endpoint
                                                             Control and Status
                                                             Register 7
  438 00000000 00000050 
                       UDP_FDR0
                               EQU              0x00000050  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             0
  439 00000000 00000054 
                       UDP_FDR1
                               EQU              0x00000054  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             1
  440 00000000 00000058 
                       UDP_FDR2
                               EQU              0x00000058  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             2
  441 00000000 0000005C 
                       UDP_FDR3
                               EQU              0x0000005C  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             3
  442 00000000 00000060 
                       UDP_FDR4
                               EQU              0x00000060  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             4
  443 00000000 00000064 
                       UDP_FDR5
                               EQU              0x00000064  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             5
  444 00000000 00000068 
                       UDP_FDR6
                               EQU              0x00000068  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             6
  445 00000000 0000006C 
                       UDP_FDR7
                               EQU              0x0000006C  ;(UDP_FDR) Endpoint
                                                             FIFO Data Register
                                                             7
  446 00000000 00000074 
                       UDP_TXVC
                               EQU              0x00000074  ;(UDP_TXVC) Transce
                                                            iver Control Regist
                                                            er
  447 00000000         
  448 00000000         ; External Bus interface
  449 00000000 FFFFFF80 
                       EBI_BASE
                               EQU              0xFFFFFF80  ;(EBI) Base Address
                                                            
  450 00000000 00000000 
                       EBI_CSA EQU              0x00000000  ;(EBI_CSA) EBI Chip



ARM Macro Assembler    Page 19 


                                                             Select Assignment 
                                                            Register
  451 00000000         
  452 00000000 FFFFFF90 
                       SMC_BASE
                               EQU              0xFFFFFF90  ;(SMC) Base Address
                                                             
  453 00000000 00000000 
                       SMC_CSR0
                               EQU              0x00000000  ;(SMC_CSR0) SMC Chi
                                                            p Select Register 0
                                                            
  454 00000000 00000004 
                       SMC_CSR1
                               EQU              0x00000004  ;(SMC_CSR1) SMC Chi
                                                            p Select Register 1
                                                            
  455 00000000 00000008 
                       SMC_CSR2
                               EQU              0x00000008  ;(SMC_CSR2) SMC Chi
                                                            p Select Register 2
                                                            
  456 00000000 0000000C 
                       SMC_CSR3
                               EQU              0x0000000C  ;(SMC_CSR3) SMC Chi
                                                            p Select Register 3
                                                            
  457 00000000 00000010 
                       SMC_CSR4
                               EQU              0x00000010  ;(SMC_CSR4) SMC Chi
                                                            p Select Register 4
                                                            
  458 00000000 00000014 
                       SMC_CSR5
                               EQU              0x00000014  ;(SMC_CSR5) SMC Chi
                                                            p Select Register 5
                                                            
  459 00000000 00000018 
                       SMC_CSR6
                               EQU              0x00000018  ;(SMC_CSR6) SMC Chi
                                                            p Select Register 6
                                                            
  460 00000000 0000001C 
                       SMC_CSR7
                               EQU              0x0000001C  ;(SMC_CSR7) SMC Chi
                                                            p Select Register 7
                                                            
  461 00000000         
  462 00000000 FFFFFFB0 
                       SDRC_BASE
                               EQU              0xFFFFFFB0  ;(SDRC) Base Addres
                                                            s 
  463 00000000 00000000 
                       SDRC_MR EQU              0x00000000  ;(SDRC_MR) SDRAM Co
                                                            ntroller Mode Regis
                                                            ter
  464 00000000 00000004 
                       SDRC_TR EQU              0x00000004  ;(SDRC_TR) SDRAM Co
                                                            ntroller Refresh Ti



ARM Macro Assembler    Page 20 


                                                            mer Register
  465 00000000 00000008 
                       SDRC_CR EQU              0x00000008  ;(SDRC_CR) SDRAM Co
                                                            ntroller Configurat
                                                            ion Register
  466 00000000 0000000C 
                       SDRC_SRR
                               EQU              0x0000000C  ;(SDRC_SRR) SDRAM C
                                                            ontroller Self Refr
                                                            esh Register
  467 00000000 00000010 
                       SDRC_LPR
                               EQU              0x00000010  ;(SDRC_LPR) SDRAM C
                                                            ontroller Low Power
                                                             Register
  468 00000000 00000014 
                       SDRC_IER
                               EQU              0x00000014  ;(SDRC_IER) SDRAM C
                                                            ontroller Interrupt
                                                             Enable Register
  469 00000000 00000018 
                       SDRC_IDR
                               EQU              0x00000018  ;(SDRC_IDR) SDRAM C
                                                            ontroller Interrupt
                                                             Disable Register
  470 00000000 0000001C 
                       SDRC_IMR
                               EQU              0x0000001C  ;(SDRC_IMR) SDRAM C
                                                            ontroller Interrupt
                                                             Mask Register
  471 00000000 00000020 
                       SDRC_ISR
                               EQU              0x00000020  ;(SDRC_ISR) SDRAM C
                                                            ontroller Interrupt
                                                             Mask Register
  472 00000000         ;IPB_VER         EQU  0x00000024  ;(IPB_VER) SDRAM Contr
                       oller Version Register
  473 00000000         
  474 00000000 FFFFFFDC 
                       ECC_BASE
                               EQU              0xFFFFFFDC  ;(HECC) Base Addres
                                                            s
  475 00000000 00000000 
                       ECC_CR  EQU              0x00000000  ;(ECC_CR)  ECC rese
                                                            t register
  476 00000000 00000004 
                       ECC_MR  EQU              0x00000004  ;(ECC_MR)  ECC Page
                                                             size register
  477 00000000 00000008 
                       ECC_SR  EQU              0x00000008  ;(ECC_SR)  ECC Stat
                                                            us register
  478 00000000 0000000C 
                       ECC_PR  EQU              0x0000000C  ;(ECC_PR)  ECC Pari
                                                            ty register
  479 00000000 00000010 
                       ECC_NPR EQU              0x00000010  ;(ECC_NPR)  ECC Par
                                                            ity N register
  480 00000000         ;ECC_VR          EQU  0x00000014  ;(ECC_VR)  ECC Version
                        register



ARM Macro Assembler    Page 21 


  481 00000000         
  482 00000000                 END
   14 00000000         
   15 00000000 00000000 
                       BRGR_VAL
                               EQU              0           ; calculated by stu
                                                            dent
   16 00000000         
   17 00000000 00000001 
                       NACK_Error
                               EQU              1           ; defined by studen
                                                            t
   18 00000000 00000000 
                       OVRE_Error
                               EQU              0           ; Not used
   19 00000000         
   20 00000000         
   21 00000000         ;*******************************************************
                       ***********************
   22 00000000         ;* AREA DEFINITION
   23 00000000         
   24 00000000                 PRESERVE8
   25 00000000                 AREA             TWIPORT,CODE,READONLY
   26 00000000                 ARM
   27 00000000         
   28 00000000         ;*******************************************************
                       ***********************
   29 00000000         ;* INITIALIZATION ROUTINE   void TWI_MASTER_INIT(void)
   30 00000000         ;*  Sets up the TWI to master mode with a 25KHz clock Ra
                       te.  
   31 00000000         ;*******************************************************
                       ************************
   32 00000000         
   33 00000000         
   34 00000000                 EXPORT           TWI_MASTER_INIT
   35 00000000         
   36 00000000         TWI_MASTER_INIT
   37 00000000 E92D40F0        PUSH             {R4-R7,R14}
   38 00000004 00000018 
                       TWIPORTPINS
                               EQU              0x18        ; set bits 3 and 4 
                                                            to 1. for TWD(SDA) 
                                                            and TWCK(SCL)
   39 00000004         
   40 00000004         ;Enable Peripheral Clocks
   41 00000004 E59F4170        LDR              R4,=PMC_BASE
   42 00000008 E3A05F81        MOV              R5, #((1<<PIOA_PID):OR:(1<<9)) 
                                                            ;R5=0x204. to set c
                                                            lock for TWI and PI
                                                            OA
   43 0000000C E5845010        STR              R5, [R4, #PMC_PCER] ;Enables PI
                                                            OA Clock, TWI Clock
                                                            
   44 00000010         
   45 00000010         ;set up the I/O Pins
   46 00000010 E59F4168        LDR              R4,=PIOA_BASE
   47 00000014 E3A05018        MOV              R5, #TWIPORTPINS
   48 00000018 E5845004        STR              R5,[R4,#PIO_PDR] ; Disable Para
                                                            llel I/O, enables p



ARM Macro Assembler    Page 22 


                                                            eripheral control
   49 0000001C E5845070        STR              R5,[R4,#PIO_ASR] ; Select the A
                                                             peripheral
   50 00000020 E5845050        STR              R5,[R4,#PIO_MDER] ; Enable Mult
                                                            i-Drive
   51 00000024 E5845060        STR              R5,[R4,#PIO_PUDR] ; Disable Pul
                                                            l up resistor
   52 00000028         
   53 00000028 E59F4154        LDR              R4,=TWI_BASE ;reset the TWI
   54 0000002C E3A05080        MOV              R5, #(1<<7)
   55 00000030 E5845000        STR              R5,[R4, #TWI_CR]
   56 00000034         
   57 00000034         ;Set up Master Mode, disable Slave
   58 00000034 00000024 
                       TWIMASTERPINS
                               EQU              (1<<5) :OR: (1<<2) ; set bits 5
                                                             and 2 to 1, for ma
                                                            ster mode of TWI de
                                                            vice
   59 00000034         
   60 00000034 E3A05024        MOV              R5, #TWIMASTERPINS 
                                                            ; Move into R5
   61 00000038 E5845000        STR              R5,[R4,#TWI_CR] ; Store 1s for 
                                                            bit 5 and 2 into CR
                                                            
   62 0000003C         
   63 0000003C         ;Set the TWI Clock To a frequency of 50kHz or Less
   64 0000003C 00000001 
                       CKDIV   EQU              1
   65 0000003C 000000EE 
                       CHDIV   EQU              0xEE
   66 0000003C 000000EE 
                       CLDIV   EQU              0xEE
   67 0000003C         
   68 0000003C 0001EEEE 
                       CWGR_VALUE
                               EQU              ((CKDIV<<16)+(CHDIV<<8)+(CLDIV)
)
   69 0000003C E59F5144        LDR              R5, =CWGR_VALUE
   70 00000040 E5845010        STR              R5,[R4, #TWI_CWGR]
   71 00000044         
   72 00000044 E8BD40F0        POP              {R4-R7,R14}
   73 00000048 E12FFF1E        BX               R14
   74 0000004C         
   75 0000004C         ;*******************************************************
                       ************************
   76 0000004C         ;* TRANSMIT ROUTINE 
   77 0000004C         ;*      int TWI_WRITE (uint device_address, uint interna
                       l_address, uint int_addr_bytes,
   78 0000004C         ;*                      uint number_of_bytes, uint * arr
                       ay)
   79 0000004C         ;*
   80 0000004C         ;*  Places the device address and int_addr_bytes into th
                       e Master Mode Reg with the 
   81 0000004C         ;*      MREAD bit cleared to '0'. The internal address i
                       s placed in the internal
   82 0000004C         ;*      address register.  The parameter number_of_bytes
                        indicates how many bytes
   83 0000004C         ;*  from array will be transmitted.  An error flag is re



ARM Macro Assembler    Page 23 


                       turned to indicate
   84 0000004C         ;*  if the slave device responds with an NACK.
   85 0000004C         ;*******************************************************
                       ************************
   86 0000004C         
   87 0000004C         
   88 0000004C                 EXPORT           TWI_MASTER_WRITE
   89 0000004C         TWI_MASTER_WRITE
   90 0000004C         
   91 0000004C E92D43F0        PUSH             {R4-R9,R14}
   92 00000050         
   93 00000050 00000001 
                       wTXCOMP_bit
                               EQU              1<<0
   94 00000050 00000100 
                       wNACK_bit
                               EQU              1<<8
   95 00000050 00000004 
                       wTXRDY_bit
                               EQU              1<<2
   96 00000050 00000002 
                       wSTOP_bit
                               EQU              1<<1
   97 00000050         
   98 00000050         ;retrieve send array pointer form stack
   99 00000050 E59D4014        LDR              R4,[SP, #20]
  100 00000054         
  101 00000054 E1A00800        MOV              R0, R0, LSL#16 ;device address
  102 00000058 E1800402        ORR              R0, R0, R2, LSL #8 
                                                            ;internal addr
  103 0000005C E59F5120        LDR              R5,=TWI_BASE
  104 00000060 E5850004        STR              R0,[R5, #TWI_MMR]
  105 00000064         ;store internal address value
  106 00000064 E585100C        STR              R1,[R5,#TWI_IADR]
  107 00000068         
  108 00000068 E3A07000        MOV              R7, #0      ; R7 index
  109 0000006C E3A06000        MOV              R6, #0      ; intitialize statu
                                                            s reg val, NACK to 
                                                            0
  110 00000070         WHILE_WRITE
  111 00000070 E3160C01        TST              R6, #wNACK_bit 
                                                            ; Check error first
                                                            
  112 00000074 1A000008        BNE              EXIT_ERR_W  ; return a NACK_Err
                                                            or
  113 00000078 E1570003        CMP              R7, R3      ; R3 is the number 
                                                            of bytes
  114 0000007C 2A000008        BHS              EXIT_WW     ; assumes send arra
                                                            y is of unsigned by
                                                            tes
  115 00000080 E7D46007        LDRB             R6,[R4,R7]  ;R4 is a send-array
                                                             pointer, R6 is to 
                                                            be sent
  116 00000084 E5856034        STR              R6,[R5,#TWI_THR] ;Store byte va
                                                            lue as word to 32bi
                                                            t register
  117 00000088         DO_LOOP_W
  118 00000088 E5956020        LDR              R6,[R5,#TWI_SR]
  119 0000008C E3160F41        TST              R6,#(wTXRDY_bit :OR: wNACK_bit)



ARM Macro Assembler    Page 24 


  120 00000090 0AFFFFFC        BEQ              DO_LOOP_W
  121 00000094 E2877001        ADD              R7, R7, #1
  122 00000098 EAFFFFF4        B                WHILE_WRITE
  123 0000009C         
  124 0000009C         EXIT_ERR_W
  125 0000009C E3A00001        LDR              R0,=NACK_Error
  126 000000A0 EA000000        B                DO_LOOP_C
  127 000000A4         EXIT_WW
  128 000000A4 E3A00000        MOV              R0, #0      ; No errors
  129 000000A8         
  130 000000A8         DO_LOOP_C
  131 000000A8 E5956020        LDR              R6,[R5, #TWI_SR] ;re use R6 to 
                                                            hold status registe
                                                            r values
  132 000000AC E3160001        TST              R6,#wTXCOMP_bit
  133 000000B0 0AFFFFFC        BEQ              DO_LOOP_C
  134 000000B4         
  135 000000B4 E8BD43F0        POP              {R4-R9,R14}
  136 000000B8 E12FFF1E        BX               R14
  137 000000BC         
  138 000000BC         ;*******************************************************
                       ***************************
  139 000000BC         ;* RECEIVE ROUTINE 
  140 000000BC         ;*      int TWI_READ (uint device_address, uint internal
                       _address, uint int_addr_bytes,
  141 000000BC         ;*                      uint number_of_bytes, uint * arr
                       ay)
  142 000000BC         ;*
  143 000000BC         ;*  Places the device address and int_addr_bytes into th
                       e Master Mode Reg with the 
  144 000000BC         ;*      MREAD bit set to '1'. The internal address is pl
                       aced in the internal
  145 000000BC         ;*      address register.  The parameter number_of_bytes
                        indicates how many bytes
  146 000000BC         ;*  should be read from the slave device.  The transmiss
                       ion is started by
  147 000000BC         ;*  writing a '1' to the START bit.  A '1' should be wri
                       tten to the STOP bit 
  148 000000BC         ;*      before the last byte is received.  If only one b
                       yte is to be received,   
  149 000000BC         ;*      then both a '1' should be written to both START 
                       and STOP.
  150 000000BC         ;*******************************************************
                       ***************************
  151 000000BC         
  152 000000BC         
  153 000000BC                 EXPORT           TWI_MASTER_READ
  154 000000BC         TWI_MASTER_READ
  155 000000BC E92D43F0        PUSH             {R4-R9,R14}
  156 000000C0         
  157 000000C0 00001000 
                       rMREAD_bit
                               EQU              1<<12
  158 000000C0 00000001 
                       rTXCOMP_bit
                               EQU              1<<0
  159 000000C0 00000100 
                       rNACK_bit
                               EQU              1<<8



ARM Macro Assembler    Page 25 


  160 000000C0 00000002 
                       rRXRDY_bit
                               EQU              1<<1
  161 000000C0 00000002 
                       rSTOP_bit
                               EQU              1<<1
  162 000000C0         
  163 000000C0 E59D4018        LDR              R4,[SP, #24] ; retreive from st
                                                            ack, last parameter
                                                            
  164 000000C4         
  165 000000C4 E1A00800        MOV              R0, R0, LSL#16 ; device address
                                                            
  166 000000C8 E1800402        ORR              R0, R0, R2,LSL#8 ; R2, internal
                                                             address size
  167 000000CC E3800A01        ORR              R0, R0, #rMREAD_bit
  168 000000D0         
  169 000000D0 E59F50AC        LDR              R5,=TWI_BASE
  170 000000D4 E5850004        STR              R0,[R5, #TWI_MMR]
  171 000000D8         ;Store the internal address value
  172 000000D8 E585100C        STR              R1,[R5,#TWI_IADR]
  173 000000DC         
  174 000000DC E3A09001        MOV              R9, #0x01   ; Start bit set her
                                                            e
  175 000000E0 E3330001        TEQ              R3, #1      ; if reading only 1
                                                             bit,
  176 000000E4 1A000000        BNE              END_LOOP
  177 000000E8 E3899004        ORR              R9, R9, #0x04 ; set both start 
                                                            and stop bits
  178 000000EC         END_LOOP
  179 000000EC E5859000        STR              R9,[R5, #TWI_CR] ; send to CR
  180 000000F0         
  181 000000F0 E3A07000        MOV              R7, #0      ; R7 is an index. i
                                                            nitialize
  182 000000F4 E3A06000        MOV              R6, #0      ; initializes statu
                                                            s value to 0. NACK.
                                                            
  183 000000F8         WHILE_READ
  184 000000F8 E3160C01        TST              R6, #rNACK_bit 
                                                            ;check error first
  185 000000FC 1A00000F        BNE              EXIT_ERR_R  ;Return NACK_ERROR
  186 00000100 E1570003        CMP              R7, R3      ; R3 is number of b
                                                            ytes(x4, word)
  187 00000104 2A00000F        BHS              EXIT_WR     ; Assume read_array
                                                             is array of words
  188 00000108         DO_LOOP_R
  189 00000108 E5956020        LDR              R6,[R5, #TWI_SR] ; reuse R6 to 
                                                            hold status registe
                                                            r value
  190 0000010C E3160C01        TST              R6,#rNACK_bit ; causes an exit 
                                                            of DO_LOOP_R
  191 00000110 1AFFFFF8        BNE              WHILE_READ  ; to exit to EXIT_E
                                                            RR_R
  192 00000114 E3160002        TST              R6,#(rRXRDY_bit)
  193 00000118 0AFFFFFA        BEQ              DO_LOOP_R   ;While  transmit re
                                                            ady AND nack == 0
  194 0000011C         
  195 0000011C E5951030        LDR              R1,[R5, #TWI_RHR]
  196 00000120 E7C41007        STRB             R1,[R4,R7]



ARM Macro Assembler    Page 26 


  197 00000124 E2877001        ADD              R7, R7, #1  ; Stored as a word,
                                                             increment by 4.
  198 00000128 E0431007        SUB              R1, R3, R7  ; check if 1 byte i
                                                            s left
  199 0000012C E3310001        TEQ              R1, #1
  200 00000130 1AFFFFF0        BNE              WHILE_READ  ; continue while
  201 00000134 E3A01002        MOV              R1, #rSTOP_bit ; if this is las
                                                            t byte, do followin
                                                            g
  202 00000138 E5851000        STR              R1, [R5, #TWI_CR] ; send NACK a
                                                            nd STOP condition
  203 0000013C EAFFFFED        B                WHILE_READ
  204 00000140         
  205 00000140         EXIT_ERR_R
  206 00000140 E3A00001        LDR              R0,=NACK_Error
  207 00000144 EA000000        B                CHECK_TXCOMP_R
  208 00000148         ;Error return values left up to student
  209 00000148         EXIT_WR
  210 00000148 E3A00000        MOV              R0, #0x00   ; return the value 
                                                             
  211 0000014C         ; loop for checking TXCOMP is left to student
  212 0000014C         CHECK_TXCOMP_R
  213 0000014C E5956020        LDR              R6,[R5, #TWI_SR]
  214 00000150 E3160001        TST              R6, #rTXCOMP_bit
  215 00000154 0AFFFFFC        BEQ              CHECK_TXCOMP_R
  216 00000158         
  217 00000158 E8BD43F0        POP              {R4-R9,R14}
  218 0000015C E12FFF1E        BX               R14
  219 00000160         
  220 00000160         ;*******************************************************
                       ***************************
  221 00000160         ;* C TO F CONVERSION ROUTINE 
  222 00000160         ;*      float C_TO_F_CONV (float celsiusVal);
  223 00000160         ;*
  224 00000160         ;*******************************************************
                       ***************************
  225 00000160         
  226 00000160                 EXPORT           C_TO_F_CONV
  227 00000160         C_TO_F_CONV
  228 00000160 E92D43F0        PUSH             {R4-R9,R14}
  229 00000164 000001CD 
                       CtoF_MUL
                               EQU              461
  230 00000164         
  231 00000164 E59F1020        LDR              R1,=CtoF_MUL
  232 00000168 E0020190        MUL              R2, R0, R1
  233 0000016C E1A00442        MOV              R0, R2, ASR#8
  234 00000170 E2800A02        ADD              R0, R0, #8192
  235 00000174         
  236 00000174 E8BD43F0        POP              {R4-R9,R14}
  237 00000178 E12FFF1E        BX               R14
  238 0000017C         
  239 0000017C                 END
              FFFFFC00 
              FFFFF400 
              FFFB8000 
              0001EEEE 
              000001CD 
Command Line: --debug --xref --apcs=interwork --depend=.\twi_example.d -o.\twi_



ARM Macro Assembler    Page 27 


example.o -IC:\KeilARM\ARM\RV31\INC -IC:\KeilARM\ARM\CMSIS\Include -IC:\KeilARM
\ARM\Inc\Atmel\SAM7SE --predefine="__EVAL SETA 1" --list=.\twi_example.lst TWI_
example.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

CHECK_TXCOMP_R 0000014C

Symbol: CHECK_TXCOMP_R
   Definitions
      At line 212 in file TWI_example.s
   Uses
      At line 207 in file TWI_example.s
      At line 215 in file TWI_example.s

C_TO_F_CONV 00000160

Symbol: C_TO_F_CONV
   Definitions
      At line 227 in file TWI_example.s
   Uses
      At line 226 in file TWI_example.s
Comment: C_TO_F_CONV used once
DO_LOOP_C 000000A8

Symbol: DO_LOOP_C
   Definitions
      At line 130 in file TWI_example.s
   Uses
      At line 126 in file TWI_example.s
      At line 133 in file TWI_example.s

DO_LOOP_R 00000108

Symbol: DO_LOOP_R
   Definitions
      At line 188 in file TWI_example.s
   Uses
      At line 193 in file TWI_example.s
Comment: DO_LOOP_R used once
DO_LOOP_W 00000088

Symbol: DO_LOOP_W
   Definitions
      At line 117 in file TWI_example.s
   Uses
      At line 120 in file TWI_example.s
Comment: DO_LOOP_W used once
END_LOOP 000000EC

Symbol: END_LOOP
   Definitions
      At line 178 in file TWI_example.s
   Uses
      At line 176 in file TWI_example.s
Comment: END_LOOP used once
EXIT_ERR_R 00000140

Symbol: EXIT_ERR_R
   Definitions
      At line 205 in file TWI_example.s
   Uses
      At line 185 in file TWI_example.s
Comment: EXIT_ERR_R used once
EXIT_ERR_W 0000009C



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: EXIT_ERR_W
   Definitions
      At line 124 in file TWI_example.s
   Uses
      At line 112 in file TWI_example.s
Comment: EXIT_ERR_W used once
EXIT_WR 00000148

Symbol: EXIT_WR
   Definitions
      At line 209 in file TWI_example.s
   Uses
      At line 187 in file TWI_example.s
Comment: EXIT_WR used once
EXIT_WW 000000A4

Symbol: EXIT_WW
   Definitions
      At line 127 in file TWI_example.s
   Uses
      At line 114 in file TWI_example.s
Comment: EXIT_WW used once
TWIPORT 00000000

Symbol: TWIPORT
   Definitions
      At line 25 in file TWI_example.s
   Uses
      None
Comment: TWIPORT unused
TWI_MASTER_INIT 00000000

Symbol: TWI_MASTER_INIT
   Definitions
      At line 36 in file TWI_example.s
   Uses
      At line 34 in file TWI_example.s
Comment: TWI_MASTER_INIT used once
TWI_MASTER_READ 000000BC

Symbol: TWI_MASTER_READ
   Definitions
      At line 154 in file TWI_example.s
   Uses
      At line 153 in file TWI_example.s
Comment: TWI_MASTER_READ used once
TWI_MASTER_WRITE 0000004C

Symbol: TWI_MASTER_WRITE
   Definitions
      At line 89 in file TWI_example.s
   Uses
      At line 88 in file TWI_example.s
Comment: TWI_MASTER_WRITE used once
WHILE_READ 000000F8

Symbol: WHILE_READ
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 183 in file TWI_example.s
   Uses
      At line 191 in file TWI_example.s
      At line 200 in file TWI_example.s
      At line 203 in file TWI_example.s

WHILE_WRITE 00000070

Symbol: WHILE_WRITE
   Definitions
      At line 110 in file TWI_example.s
   Uses
      At line 122 in file TWI_example.s
Comment: WHILE_WRITE used once
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC_BASE FFFD8000

Symbol: ADC_BASE
   Definitions
      At line 246 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_BASE unused
ADC_CDR0 00000030

Symbol: ADC_CDR0
   Definitions
      At line 257 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR0 unused
ADC_CDR1 00000034

Symbol: ADC_CDR1
   Definitions
      At line 258 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR1 unused
ADC_CDR2 00000038

Symbol: ADC_CDR2
   Definitions
      At line 259 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR2 unused
ADC_CDR3 0000003C

Symbol: ADC_CDR3
   Definitions
      At line 260 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR3 unused
ADC_CDR4 00000040

Symbol: ADC_CDR4
   Definitions
      At line 261 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR4 unused
ADC_CDR5 00000044

Symbol: ADC_CDR5
   Definitions
      At line 262 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR5 unused
ADC_CDR6 00000048

Symbol: ADC_CDR6



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 263 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR6 unused
ADC_CDR7 0000004C

Symbol: ADC_CDR7
   Definitions
      At line 264 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CDR7 unused
ADC_CHDR 00000014

Symbol: ADC_CHDR
   Definitions
      At line 250 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CHDR unused
ADC_CHER 00000010

Symbol: ADC_CHER
   Definitions
      At line 249 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CHER unused
ADC_CHSR 00000018

Symbol: ADC_CHSR
   Definitions
      At line 251 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CHSR unused
ADC_CR 00000000

Symbol: ADC_CR
   Definitions
      At line 247 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_CR unused
ADC_IDR 00000028

Symbol: ADC_IDR
   Definitions
      At line 255 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_IDR unused
ADC_IER 00000024

Symbol: ADC_IER
   Definitions
      At line 254 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: ADC_IER unused
ADC_IMR 0000002C

Symbol: ADC_IMR
   Definitions
      At line 256 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_IMR unused
ADC_LCDR 00000020

Symbol: ADC_LCDR
   Definitions
      At line 253 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_LCDR unused
ADC_MR 00000004

Symbol: ADC_MR
   Definitions
      At line 248 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_MR unused
ADC_PDMA_BASE FFFD8100

Symbol: ADC_PDMA_BASE
   Definitions
      At line 388 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_PDMA_BASE unused
ADC_PID 0000000F

Symbol: ADC_PID
   Definitions
      At line 92 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_PID unused
ADC_PID_BIT 00008000

Symbol: ADC_PID_BIT
   Definitions
      At line 76 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_PID_BIT unused
ADC_SR 0000001C

Symbol: ADC_SR
   Definitions
      At line 252 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ADC_SR unused
AIC_BASE FFFFF000



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: AIC_BASE
   Definitions
      At line 184 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_BASE unused
AIC_CISR 00000114

Symbol: AIC_CISR
   Definitions
      At line 198 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_CISR unused
AIC_DCR 00000138

Symbol: AIC_DCR
   Definitions
      At line 205 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_DCR unused
AIC_EOICR 00000130

Symbol: AIC_EOICR
   Definitions
      At line 203 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_EOICR unused
AIC_FFDR 00000144

Symbol: AIC_FFDR
   Definitions
      At line 207 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_FFDR unused
AIC_FFER 00000140

Symbol: AIC_FFER
   Definitions
      At line 206 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_FFER unused
AIC_FFSR 00000148

Symbol: AIC_FFSR
   Definitions
      At line 208 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_FFSR unused
AIC_FVR 00000104

Symbol: AIC_FVR
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 194 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_FVR unused
AIC_ICCR 00000128

Symbol: AIC_ICCR
   Definitions
      At line 201 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_ICCR unused
AIC_IDCR 00000124

Symbol: AIC_IDCR
   Definitions
      At line 200 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_IDCR unused
AIC_IECR 00000120

Symbol: AIC_IECR
   Definitions
      At line 199 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_IECR unused
AIC_IMR 00000110

Symbol: AIC_IMR
   Definitions
      At line 197 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_IMR unused
AIC_IPR 0000010C

Symbol: AIC_IPR
   Definitions
      At line 196 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_IPR unused
AIC_ISCR 0000012C

Symbol: AIC_ISCR
   Definitions
      At line 202 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_ISCR unused
AIC_ISR 00000108

Symbol: AIC_ISR
   Definitions
      At line 195 in file AT91SAM7SE512.INC
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: AIC_ISR unused
AIC_IVR 00000100

Symbol: AIC_IVR
   Definitions
      At line 193 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_IVR unused
AIC_SMR1 00000004

Symbol: AIC_SMR1
   Definitions
      At line 186 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SMR1 unused
AIC_SMR15 0000003C

Symbol: AIC_SMR15
   Definitions
      At line 188 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SMR15 unused
AIC_SMR6 00000018

Symbol: AIC_SMR6
   Definitions
      At line 187 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SMR6 unused
AIC_SPU 00000134

Symbol: AIC_SPU
   Definitions
      At line 204 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SPU unused
AIC_SVR1 00000084

Symbol: AIC_SVR1
   Definitions
      At line 190 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SVR1 unused
AIC_SVR15 000000BC

Symbol: AIC_SVR15
   Definitions
      At line 192 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SVR15 unused
AIC_SVR6 00000098




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: AIC_SVR6
   Definitions
      At line 191 in file AT91SAM7SE512.INC
   Uses
      None
Comment: AIC_SVR6 unused
BRGR_VAL 00000000

Symbol: BRGR_VAL
   Definitions
      At line 15 in file TWI_example.s
   Uses
      None
Comment: BRGR_VAL unused
CHDIV 000000EE

Symbol: CHDIV
   Definitions
      At line 65 in file TWI_example.s
   Uses
      At line 68 in file TWI_example.s
Comment: CHDIV used once
CKDIV 00000001

Symbol: CKDIV
   Definitions
      At line 64 in file TWI_example.s
   Uses
      At line 68 in file TWI_example.s
Comment: CKDIV used once
CKGR_BASE FFFFFC20

Symbol: CKGR_BASE
   Definitions
      At line 401 in file AT91SAM7SE512.INC
   Uses
      None
Comment: CKGR_BASE unused
CKGR_MCFR 00000004

Symbol: CKGR_MCFR
   Definitions
      At line 403 in file AT91SAM7SE512.INC
   Uses
      None
Comment: CKGR_MCFR unused
CKGR_MOR 00000000

Symbol: CKGR_MOR
   Definitions
      At line 402 in file AT91SAM7SE512.INC
   Uses
      None
Comment: CKGR_MOR unused
CKGR_PLLR 0000000C

Symbol: CKGR_PLLR
   Definitions
      At line 404 in file AT91SAM7SE512.INC



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CKGR_PLLR unused
CLDIV 000000EE

Symbol: CLDIV
   Definitions
      At line 66 in file TWI_example.s
   Uses
      At line 68 in file TWI_example.s
Comment: CLDIV used once
CWGR_VALUE 0001EEEE

Symbol: CWGR_VALUE
   Definitions
      At line 68 in file TWI_example.s
   Uses
      At line 69 in file TWI_example.s
Comment: CWGR_VALUE used once
CtoF_MUL 000001CD

Symbol: CtoF_MUL
   Definitions
      At line 229 in file TWI_example.s
   Uses
      At line 231 in file TWI_example.s
Comment: CtoF_MUL used once
EBI_BASE FFFFFF80

Symbol: EBI_BASE
   Definitions
      At line 449 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EBI_BASE unused
EBI_CSA 00000000

Symbol: EBI_CSA
   Definitions
      At line 450 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EBI_CSA unused
ECC_BASE FFFFFFDC

Symbol: ECC_BASE
   Definitions
      At line 474 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ECC_BASE unused
ECC_CR 00000000

Symbol: ECC_CR
   Definitions
      At line 475 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ECC_CR unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

ECC_MR 00000004

Symbol: ECC_MR
   Definitions
      At line 476 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ECC_MR unused
ECC_NPR 00000010

Symbol: ECC_NPR
   Definitions
      At line 479 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ECC_NPR unused
ECC_PR 0000000C

Symbol: ECC_PR
   Definitions
      At line 478 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ECC_PR unused
ECC_SR 00000008

Symbol: ECC_SR
   Definitions
      At line 477 in file AT91SAM7SE512.INC
   Uses
      None
Comment: ECC_SR unused
EFC0_FMR 00000060

Symbol: EFC0_FMR
   Definitions
      At line 30 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC0_FMR unused
EFC0_FMR_Val 00320100

Symbol: EFC0_FMR_Val
   Definitions
      At line 43 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC0_FMR_Val unused
EFC0_SETUP 00000001

Symbol: EFC0_SETUP
   Definitions
      At line 42 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC0_SETUP unused
EFC1_FMR 00000070

Symbol: EFC1_FMR



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 31 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC1_FMR unused
EFC1_FMR_Val 00320100

Symbol: EFC1_FMR_Val
   Definitions
      At line 55 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC1_FMR_Val unused
EFC1_SETUP 00000000

Symbol: EFC1_SETUP
   Definitions
      At line 54 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC1_SETUP unused
EFC_BASE FFFFFF00

Symbol: EFC_BASE
   Definitions
      At line 29 in file AT91SAM7SE512.INC
   Uses
      None
Comment: EFC_BASE unused
FLASH_BASE 00100000

Symbol: FLASH_BASE
   Definitions
      At line 17 in file AT91SAM7SE512.INC
   Uses
      None
Comment: FLASH_BASE unused
F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 14 in file AT91SAM7SE512.INC
   Uses
      None
Comment: F_Bit unused
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 13 in file AT91SAM7SE512.INC
   Uses
      None
Comment: I_Bit unused
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 9 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      None
Comment: Mode_ABT unused
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 6 in file AT91SAM7SE512.INC
   Uses
      None
Comment: Mode_FIQ unused
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 7 in file AT91SAM7SE512.INC
   Uses
      None
Comment: Mode_IRQ unused
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 8 in file AT91SAM7SE512.INC
   Uses
      None
Comment: Mode_SVC unused
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 11 in file AT91SAM7SE512.INC
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 10 in file AT91SAM7SE512.INC
   Uses
      None
Comment: Mode_UND unused
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 5 in file AT91SAM7SE512.INC
   Uses
      None
Comment: Mode_USR unused
NACK_Error 00000001

Symbol: NACK_Error
   Definitions
      At line 17 in file TWI_example.s
   Uses
      At line 125 in file TWI_example.s
      At line 206 in file TWI_example.s




ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

OVRE_Error 00000000

Symbol: OVRE_Error
   Definitions
      At line 18 in file TWI_example.s
   Uses
      None
Comment: OVRE_Error unused
PDC_PTCR 00000020

Symbol: PDC_PTCR
   Definitions
      At line 397 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_PTCR unused
PDC_PTSR 00000024

Symbol: PDC_PTSR
   Definitions
      At line 398 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_PTSR unused
PDC_RCR 00000004

Symbol: PDC_RCR
   Definitions
      At line 390 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_RCR unused
PDC_RNCR 00000014

Symbol: PDC_RNCR
   Definitions
      At line 394 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_RNCR unused
PDC_RNPR 00000010

Symbol: PDC_RNPR
   Definitions
      At line 393 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_RNPR unused
PDC_RPR 00000000

Symbol: PDC_RPR
   Definitions
      At line 389 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_RPR unused
PDC_TCR 0000000C

Symbol: PDC_TCR



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 392 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_TCR unused
PDC_TNCR 0000001C

Symbol: PDC_TNCR
   Definitions
      At line 396 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_TNCR unused
PDC_TNPR 00000018

Symbol: PDC_TNPR
   Definitions
      At line 395 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_TNPR unused
PDC_TPR 00000008

Symbol: PDC_TPR
   Definitions
      At line 391 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PDC_TPR unused
PIOA_BASE FFFFF400

Symbol: PIOA_BASE
   Definitions
      At line 212 in file AT91SAM7SE512.INC
   Uses
      At line 46 in file TWI_example.s
Comment: PIOA_BASE used once
PIOA_PID 00000002

Symbol: PIOA_PID
   Definitions
      At line 79 in file AT91SAM7SE512.INC
   Uses
      At line 42 in file TWI_example.s
Comment: PIOA_PID used once
PIOA_PID_BIT 00000004

Symbol: PIOA_PID_BIT
   Definitions
      At line 63 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIOA_PID_BIT unused
PIOB_BASE FFFFF600

Symbol: PIOB_BASE
   Definitions
      At line 213 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

      None
Comment: PIOB_BASE unused
PIOB_PID 00000003

Symbol: PIOB_PID
   Definitions
      At line 80 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIOB_PID unused
PIOB_PID_BIT 00000008

Symbol: PIOB_PID_BIT
   Definitions
      At line 64 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIOB_PID_BIT unused
PIOC_BASE FFFFF800

Symbol: PIOC_BASE
   Definitions
      At line 214 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIOC_BASE unused
PIOC_PID 00000004

Symbol: PIOC_PID
   Definitions
      At line 81 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIOC_PID unused
PIOC_PID_BIT 00000010

Symbol: PIOC_PID_BIT
   Definitions
      At line 65 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIOC_PID_BIT unused
PIO_ABSR 00000078

Symbol: PIO_ABSR
   Definitions
      At line 240 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_ABSR unused
PIO_ASR 00000070

Symbol: PIO_ASR
   Definitions
      At line 238 in file AT91SAM7SE512.INC
   Uses
      At line 49 in file TWI_example.s
Comment: PIO_ASR used once
PIO_BSR 00000074



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols


Symbol: PIO_BSR
   Definitions
      At line 239 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_BSR unused
PIO_CODR 00000034

Symbol: PIO_CODR
   Definitions
      At line 225 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_CODR unused
PIO_IDR 00000044

Symbol: PIO_IDR
   Definitions
      At line 229 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_IDR unused
PIO_IER 00000040

Symbol: PIO_IER
   Definitions
      At line 228 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_IER unused
PIO_IFDR 00000024

Symbol: PIO_IFDR
   Definitions
      At line 222 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_IFDR unused
PIO_IFER 00000020

Symbol: PIO_IFER
   Definitions
      At line 221 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_IFER unused
PIO_IFSR 00000028

Symbol: PIO_IFSR
   Definitions
      At line 223 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_IFSR unused
PIO_IMR 00000048

Symbol: PIO_IMR
   Definitions



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      At line 230 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_IMR unused
PIO_ISR 0000004C

Symbol: PIO_ISR
   Definitions
      At line 231 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_ISR unused
PIO_MDDR 00000054

Symbol: PIO_MDDR
   Definitions
      At line 233 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_MDDR unused
PIO_MDER 00000050

Symbol: PIO_MDER
   Definitions
      At line 232 in file AT91SAM7SE512.INC
   Uses
      At line 50 in file TWI_example.s
Comment: PIO_MDER used once
PIO_MDSR 00000058

Symbol: PIO_MDSR
   Definitions
      At line 234 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_MDSR unused
PIO_ODR 00000014

Symbol: PIO_ODR
   Definitions
      At line 219 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_ODR unused
PIO_ODSR 00000038

Symbol: PIO_ODSR
   Definitions
      At line 226 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_ODSR unused
PIO_OER 00000010

Symbol: PIO_OER
   Definitions
      At line 218 in file AT91SAM7SE512.INC
   Uses
      None



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

Comment: PIO_OER unused
PIO_OSR 00000018

Symbol: PIO_OSR
   Definitions
      At line 220 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_OSR unused
PIO_OWDR 000000A4

Symbol: PIO_OWDR
   Definitions
      At line 242 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_OWDR unused
PIO_OWER 000000A0

Symbol: PIO_OWER
   Definitions
      At line 241 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_OWER unused
PIO_OWSR 000000A8

Symbol: PIO_OWSR
   Definitions
      At line 243 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_OWSR unused
PIO_PDR 00000004

Symbol: PIO_PDR
   Definitions
      At line 216 in file AT91SAM7SE512.INC
   Uses
      At line 48 in file TWI_example.s
Comment: PIO_PDR used once
PIO_PDSR 0000003C

Symbol: PIO_PDSR
   Definitions
      At line 227 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_PDSR unused
PIO_PER 00000000

Symbol: PIO_PER
   Definitions
      At line 215 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_PER unused
PIO_PSR 00000008




ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

Symbol: PIO_PSR
   Definitions
      At line 217 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_PSR unused
PIO_PUDR 00000060

Symbol: PIO_PUDR
   Definitions
      At line 235 in file AT91SAM7SE512.INC
   Uses
      At line 51 in file TWI_example.s
Comment: PIO_PUDR used once
PIO_PUER 00000064

Symbol: PIO_PUER
   Definitions
      At line 236 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_PUER unused
PIO_PUSR 00000068

Symbol: PIO_PUSR
   Definitions
      At line 237 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_PUSR unused
PIO_SODR 00000030

Symbol: PIO_SODR
   Definitions
      At line 224 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PIO_SODR unused
PITC_BASE FFFFFD30

Symbol: PITC_BASE
   Definitions
      At line 329 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PITC_BASE unused
PITC_MR 00000000

Symbol: PITC_MR
   Definitions
      At line 330 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PITC_MR unused
PITC_PIIR 0000000C

Symbol: PITC_PIIR
   Definitions
      At line 333 in file AT91SAM7SE512.INC



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PITC_PIIR unused
PITC_PIVR 00000008

Symbol: PITC_PIVR
   Definitions
      At line 332 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PITC_PIVR unused
PITC_SR 00000004

Symbol: PITC_SR
   Definitions
      At line 331 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PITC_SR unused
PMC_BASE FFFFFC00

Symbol: PMC_BASE
   Definitions
      At line 96 in file AT91SAM7SE512.INC
   Uses
      At line 41 in file TWI_example.s
Comment: PMC_BASE used once
PMC_CSS 00000003

Symbol: PMC_CSS
   Definitions
      At line 110 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_CSS unused
PMC_DIV 000000FF

Symbol: PMC_DIV
   Definitions
      At line 105 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_DIV unused
PMC_IDR 00000064

Symbol: PMC_IDR
   Definitions
      At line 125 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_IDR unused
PMC_IER 00000060

Symbol: PMC_IER
   Definitions
      At line 124 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_IER unused



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

PMC_IMR 0000006C

Symbol: PMC_IMR
   Definitions
      At line 126 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_IMR unused
PMC_LOCK 00000004

Symbol: PMC_LOCK
   Definitions
      At line 113 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_LOCK unused
PMC_MCFR 00000024

Symbol: PMC_MCFR
   Definitions
      At line 98 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MCFR unused
PMC_MCKR 00000030

Symbol: PMC_MCKR
   Definitions
      At line 100 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MCKR unused
PMC_MCKRDY 00000008

Symbol: PMC_MCKRDY
   Definitions
      At line 114 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MCKRDY unused
PMC_MCKR_Val 00000007

Symbol: PMC_MCKR_Val
   Definitions
      At line 160 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MCKR_Val unused
PMC_MOR 00000020

Symbol: PMC_MOR
   Definitions
      At line 97 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MOR unused
PMC_MOR_Val 00000601

Symbol: PMC_MOR_Val



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 158 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MOR_Val unused
PMC_MOSCEN 00000001

Symbol: PMC_MOSCEN
   Definitions
      At line 102 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MOSCEN unused
PMC_MOSCS 00000001

Symbol: PMC_MOSCS
   Definitions
      At line 112 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MOSCS unused
PMC_MUL 07FF0000

Symbol: PMC_MUL
   Definitions
      At line 108 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_MUL unused
PMC_OSCBYPASS 00000002

Symbol: PMC_OSCBYPASS
   Definitions
      At line 103 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_OSCBYPASS unused
PMC_OSCOUNT 0000FF00

Symbol: PMC_OSCOUNT
   Definitions
      At line 104 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_OSCOUNT unused
PMC_OUT 0000C000

Symbol: PMC_OUT
   Definitions
      At line 107 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_OUT unused
PMC_PCDR 00000014

Symbol: PMC_PCDR
   Definitions
      At line 119 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

      None
Comment: PMC_PCDR unused
PMC_PCER 00000010

Symbol: PMC_PCER
   Definitions
      At line 118 in file AT91SAM7SE512.INC
   Uses
      At line 43 in file TWI_example.s
Comment: PMC_PCER used once
PMC_PCK0 00000040

Symbol: PMC_PCK0
   Definitions
      At line 121 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PCK0 unused
PMC_PCK1 00000044

Symbol: PMC_PCK1
   Definitions
      At line 122 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PCK1 unused
PMC_PCK2 00000048

Symbol: PMC_PCK2
   Definitions
      At line 123 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PCK2 unused
PMC_PCSR 00000018

Symbol: PMC_PCSR
   Definitions
      At line 120 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PCSR unused
PMC_PLLCOUNT 00003F00

Symbol: PMC_PLLCOUNT
   Definitions
      At line 106 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PLLCOUNT unused
PMC_PLLR 0000002C

Symbol: PMC_PLLR
   Definitions
      At line 99 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PLLR unused
PMC_PLLR_Val 00491C0E



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols


Symbol: PMC_PLLR_Val
   Definitions
      At line 159 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PLLR_Val unused
PMC_PRES 0000001C

Symbol: PMC_PRES
   Definitions
      At line 111 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_PRES unused
PMC_SCDR 00000004

Symbol: PMC_SCDR
   Definitions
      At line 116 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_SCDR unused
PMC_SCER 00000000

Symbol: PMC_SCER
   Definitions
      At line 115 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_SCER unused
PMC_SCSR 00000008

Symbol: PMC_SCSR
   Definitions
      At line 117 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_SCSR unused
PMC_SETUP 00000001

Symbol: PMC_SETUP
   Definitions
      At line 157 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_SETUP unused
PMC_SR 00000068

Symbol: PMC_SR
   Definitions
      At line 101 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_SR unused
PMC_USBDIV 30000000

Symbol: PMC_USBDIV
   Definitions



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

      At line 109 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PMC_USBDIV unused
PWMC_PID 0000000A

Symbol: PWMC_PID
   Definitions
      At line 87 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWMC_PID unused
PWMC_PID_BIT 00000400

Symbol: PWMC_PID_BIT
   Definitions
      At line 71 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWMC_PID_BIT unused
PWM_BASE FFFCC000

Symbol: PWM_BASE
   Definitions
      At line 268 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_BASE unused
PWM_CCNT0 0000020C

Symbol: PWM_CCNT0
   Definitions
      At line 280 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CCNT0 unused
PWM_CCNT1 0000022C

Symbol: PWM_CCNT1
   Definitions
      At line 285 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CCNT1 unused
PWM_CCNT2 0000024C

Symbol: PWM_CCNT2
   Definitions
      At line 290 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CCNT2 unused
PWM_CCNT3 0000026C

Symbol: PWM_CCNT3
   Definitions
      At line 295 in file AT91SAM7SE512.INC
   Uses
      None



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

Comment: PWM_CCNT3 unused
PWM_CDTY0 00000204

Symbol: PWM_CDTY0
   Definitions
      At line 278 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CDTY0 unused
PWM_CDTY1 00000224

Symbol: PWM_CDTY1
   Definitions
      At line 283 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CDTY1 unused
PWM_CDTY2 00000244

Symbol: PWM_CDTY2
   Definitions
      At line 288 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CDTY2 unused
PWM_CDTY3 00000264

Symbol: PWM_CDTY3
   Definitions
      At line 293 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CDTY3 unused
PWM_CMR0 00000200

Symbol: PWM_CMR0
   Definitions
      At line 277 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CMR0 unused
PWM_CMR1 00000220

Symbol: PWM_CMR1
   Definitions
      At line 282 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CMR1 unused
PWM_CMR2 00000240

Symbol: PWM_CMR2
   Definitions
      At line 287 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CMR2 unused
PWM_CMR3 00000260




ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

Symbol: PWM_CMR3
   Definitions
      At line 292 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CMR3 unused
PWM_CPRD0 00000208

Symbol: PWM_CPRD0
   Definitions
      At line 279 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CPRD0 unused
PWM_CPRD1 00000228

Symbol: PWM_CPRD1
   Definitions
      At line 284 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CPRD1 unused
PWM_CPRD2 00000248

Symbol: PWM_CPRD2
   Definitions
      At line 289 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CPRD2 unused
PWM_CPRD3 00000268

Symbol: PWM_CPRD3
   Definitions
      At line 294 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CPRD3 unused
PWM_CUPD0 00000210

Symbol: PWM_CUPD0
   Definitions
      At line 281 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CUPD0 unused
PWM_CUPD1 00000230

Symbol: PWM_CUPD1
   Definitions
      At line 286 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CUPD1 unused
PWM_CUPD2 00000250

Symbol: PWM_CUPD2
   Definitions
      At line 291 in file AT91SAM7SE512.INC



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PWM_CUPD2 unused
PWM_CUPD3 00000270

Symbol: PWM_CUPD3
   Definitions
      At line 296 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_CUPD3 unused
PWM_DIS 00000008

Symbol: PWM_DIS
   Definitions
      At line 271 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_DIS unused
PWM_ENA 00000004

Symbol: PWM_ENA
   Definitions
      At line 270 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_ENA unused
PWM_IDR 00000014

Symbol: PWM_IDR
   Definitions
      At line 274 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_IDR unused
PWM_IER 00000010

Symbol: PWM_IER
   Definitions
      At line 273 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_IER unused
PWM_IMR 00000018

Symbol: PWM_IMR
   Definitions
      At line 275 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_IMR unused
PWM_ISR 0000001C

Symbol: PWM_ISR
   Definitions
      At line 276 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_ISR unused



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

PWM_MR 00000000

Symbol: PWM_MR
   Definitions
      At line 269 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_MR unused
PWM_SR 0000000C

Symbol: PWM_SR
   Definitions
      At line 272 in file AT91SAM7SE512.INC
   Uses
      None
Comment: PWM_SR unused
RAM_BASE 00200000

Symbol: RAM_BASE
   Definitions
      At line 18 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RAM_BASE unused
REGS512 00000001

Symbol: REGS512
   Definitions
      At line 1 in file AT91SAM7SE512.INC
   Uses
      None
Comment: REGS512 unused
RSTC_BASE FFFFFD00

Symbol: RSTC_BASE
   Definitions
      At line 407 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RSTC_BASE unused
RSTC_CR 00000000

Symbol: RSTC_CR
   Definitions
      At line 408 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RSTC_CR unused
RSTC_MR 00000008

Symbol: RSTC_MR
   Definitions
      At line 410 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RSTC_MR unused
RSTC_SR 00000004

Symbol: RSTC_SR



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 409 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RSTC_SR unused
RTT_AR 00000004

Symbol: RTT_AR
   Definitions
      At line 323 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RTT_AR unused
RTT_BASE FFFFFD20

Symbol: RTT_BASE
   Definitions
      At line 321 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RTT_BASE unused
RTT_MR 00000000

Symbol: RTT_MR
   Definitions
      At line 322 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RTT_MR unused
RTT_SR 0000000C

Symbol: RTT_SR
   Definitions
      At line 325 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RTT_SR unused
RTT_VR 00000008

Symbol: RTT_VR
   Definitions
      At line 324 in file AT91SAM7SE512.INC
   Uses
      None
Comment: RTT_VR unused
SDRC_BASE FFFFFFB0

Symbol: SDRC_BASE
   Definitions
      At line 462 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_BASE unused
SDRC_CR 00000008

Symbol: SDRC_CR
   Definitions
      At line 465 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SDRC_CR unused
SDRC_IDR 00000018

Symbol: SDRC_IDR
   Definitions
      At line 469 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_IDR unused
SDRC_IER 00000014

Symbol: SDRC_IER
   Definitions
      At line 468 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_IER unused
SDRC_IMR 0000001C

Symbol: SDRC_IMR
   Definitions
      At line 470 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_IMR unused
SDRC_ISR 00000020

Symbol: SDRC_ISR
   Definitions
      At line 471 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_ISR unused
SDRC_LPR 00000010

Symbol: SDRC_LPR
   Definitions
      At line 467 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_LPR unused
SDRC_MR 00000000

Symbol: SDRC_MR
   Definitions
      At line 463 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_MR unused
SDRC_SRR 0000000C

Symbol: SDRC_SRR
   Definitions
      At line 466 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_SRR unused
SDRC_TR 00000004



ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols


Symbol: SDRC_TR
   Definitions
      At line 464 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SDRC_TR unused
SMC_BASE FFFFFF90

Symbol: SMC_BASE
   Definitions
      At line 452 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_BASE unused
SMC_CSR0 00000000

Symbol: SMC_CSR0
   Definitions
      At line 453 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR0 unused
SMC_CSR1 00000004

Symbol: SMC_CSR1
   Definitions
      At line 454 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR1 unused
SMC_CSR2 00000008

Symbol: SMC_CSR2
   Definitions
      At line 455 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR2 unused
SMC_CSR3 0000000C

Symbol: SMC_CSR3
   Definitions
      At line 456 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR3 unused
SMC_CSR4 00000010

Symbol: SMC_CSR4
   Definitions
      At line 457 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR4 unused
SMC_CSR5 00000014

Symbol: SMC_CSR5
   Definitions



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

      At line 458 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR5 unused
SMC_CSR6 00000018

Symbol: SMC_CSR6
   Definitions
      At line 459 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR6 unused
SMC_CSR7 0000001C

Symbol: SMC_CSR7
   Definitions
      At line 460 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SMC_CSR7 unused
SPI_BASE FFFE0000

Symbol: SPI_BASE
   Definitions
      At line 336 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_BASE unused
SPI_CR 00000000

Symbol: SPI_CR
   Definitions
      At line 337 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_CR unused
SPI_CSR0 00000030

Symbol: SPI_CSR0
   Definitions
      At line 345 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_CSR0 unused
SPI_CSR1 00000034

Symbol: SPI_CSR1
   Definitions
      At line 346 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_CSR1 unused
SPI_CSR2 00000038

Symbol: SPI_CSR2
   Definitions
      At line 347 in file AT91SAM7SE512.INC
   Uses
      None



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

Comment: SPI_CSR2 unused
SPI_CSR3 0000003C

Symbol: SPI_CSR3
   Definitions
      At line 348 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_CSR3 unused
SPI_IDR 00000018

Symbol: SPI_IDR
   Definitions
      At line 343 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_IDR unused
SPI_IER 00000014

Symbol: SPI_IER
   Definitions
      At line 342 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_IER unused
SPI_IMR 0000001C

Symbol: SPI_IMR
   Definitions
      At line 344 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_IMR unused
SPI_MR 00000004

Symbol: SPI_MR
   Definitions
      At line 338 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_MR unused
SPI_PDMA_BASE FFFE0100

Symbol: SPI_PDMA_BASE
   Definitions
      At line 386 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_PDMA_BASE unused
SPI_PID 00000005

Symbol: SPI_PID
   Definitions
      At line 82 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_PID unused
SPI_PID_BIT 00000020




ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

Symbol: SPI_PID_BIT
   Definitions
      At line 66 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_PID_BIT unused
SPI_RDR 00000008

Symbol: SPI_RDR
   Definitions
      At line 339 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_RDR unused
SPI_SR 00000010

Symbol: SPI_SR
   Definitions
      At line 341 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_SR unused
SPI_TDR 0000000C

Symbol: SPI_TDR
   Definitions
      At line 340 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SPI_TDR unused
SSC_BASE FFFD4000

Symbol: SSC_BASE
   Definitions
      At line 351 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_BASE unused
SSC_CMR 00000004

Symbol: SSC_CMR
   Definitions
      At line 353 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_CMR unused
SSC_CR 00000000

Symbol: SSC_CR
   Definitions
      At line 352 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_CR unused
SSC_IDR 00000048

Symbol: SSC_IDR
   Definitions
      At line 366 in file AT91SAM7SE512.INC



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: SSC_IDR unused
SSC_IER 00000044

Symbol: SSC_IER
   Definitions
      At line 365 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_IER unused
SSC_IMR 0000004C

Symbol: SSC_IMR
   Definitions
      At line 367 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_IMR unused
SSC_PDMA_BASE FFFD4100

Symbol: SSC_PDMA_BASE
   Definitions
      At line 387 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_PDMA_BASE unused
SSC_PID 00000008

Symbol: SSC_PID
   Definitions
      At line 85 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_PID unused
SSC_PID_BIT 00000100

Symbol: SSC_PID_BIT
   Definitions
      At line 69 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_PID_BIT unused
SSC_RC0R 00000038

Symbol: SSC_RC0R
   Definitions
      At line 362 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_RC0R unused
SSC_RC1R 0000003C

Symbol: SSC_RC1R
   Definitions
      At line 363 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_RC1R unused



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols

SSC_RCMR 00000010

Symbol: SSC_RCMR
   Definitions
      At line 354 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_RCMR unused
SSC_RFMR 00000014

Symbol: SSC_RFMR
   Definitions
      At line 355 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_RFMR unused
SSC_RHR 00000020

Symbol: SSC_RHR
   Definitions
      At line 358 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_RHR unused
SSC_RSHR 00000030

Symbol: SSC_RSHR
   Definitions
      At line 360 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_RSHR unused
SSC_SR 00000040

Symbol: SSC_SR
   Definitions
      At line 364 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_SR unused
SSC_TCMR 00000018

Symbol: SSC_TCMR
   Definitions
      At line 356 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_TCMR unused
SSC_TFMR 0000001C

Symbol: SSC_TFMR
   Definitions
      At line 357 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_TFMR unused
SSC_THR 00000024

Symbol: SSC_THR



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 359 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_THR unused
SSC_TSHR 00000034

Symbol: SSC_TSHR
   Definitions
      At line 361 in file AT91SAM7SE512.INC
   Uses
      None
Comment: SSC_TSHR unused
TC0_BASE FFFA0000

Symbol: TC0_BASE
   Definitions
      At line 301 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC0_BASE unused
TC0_PID 0000000C

Symbol: TC0_PID
   Definitions
      At line 89 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC0_PID unused
TC0_PID_BIT 00001000

Symbol: TC0_PID_BIT
   Definitions
      At line 73 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC0_PID_BIT unused
TC1_BASE FFFA0040

Symbol: TC1_BASE
   Definitions
      At line 302 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC1_BASE unused
TC1_PID 0000000D

Symbol: TC1_PID
   Definitions
      At line 90 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC1_PID unused
TC1_PID_BIT 00002000

Symbol: TC1_PID_BIT
   Definitions
      At line 74 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TC1_PID_BIT unused
TC2_BASE FFFA0080

Symbol: TC2_BASE
   Definitions
      At line 303 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC2_BASE unused
TC2_PID 0000000E

Symbol: TC2_PID
   Definitions
      At line 91 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC2_PID unused
TC2_PID_BIT 00004000

Symbol: TC2_PID_BIT
   Definitions
      At line 75 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC2_PID_BIT unused
TC_BASE FFFA0000

Symbol: TC_BASE
   Definitions
      At line 300 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_BASE unused
TC_BCR 000000C0

Symbol: TC_BCR
   Definitions
      At line 304 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_BCR unused
TC_BMR 000000C4

Symbol: TC_BMR
   Definitions
      At line 305 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_BMR unused
TC_CCR 00000000

Symbol: TC_CCR
   Definitions
      At line 307 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_CCR unused
TC_CMR 00000004



ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols


Symbol: TC_CMR
   Definitions
      At line 308 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_CMR unused
TC_CV 00000010

Symbol: TC_CV
   Definitions
      At line 309 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_CV unused
TC_IDR 00000028

Symbol: TC_IDR
   Definitions
      At line 315 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_IDR unused
TC_IER 00000024

Symbol: TC_IER
   Definitions
      At line 314 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_IER unused
TC_IMR 0000002C

Symbol: TC_IMR
   Definitions
      At line 316 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_IMR unused
TC_RA 00000014

Symbol: TC_RA
   Definitions
      At line 310 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_RA unused
TC_RB 00000018

Symbol: TC_RB
   Definitions
      At line 311 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_RB unused
TC_RC 0000001C

Symbol: TC_RC
   Definitions



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

      At line 312 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_RC unused
TC_SR 00000020

Symbol: TC_SR
   Definitions
      At line 313 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TC_SR unused
TWIMASTERPINS 00000024

Symbol: TWIMASTERPINS
   Definitions
      At line 58 in file TWI_example.s
   Uses
      At line 60 in file TWI_example.s
Comment: TWIMASTERPINS used once
TWIPORTPINS 00000018

Symbol: TWIPORTPINS
   Definitions
      At line 38 in file TWI_example.s
   Uses
      At line 47 in file TWI_example.s
Comment: TWIPORTPINS used once
TWI_BASE FFFB8000

Symbol: TWI_BASE
   Definitions
      At line 370 in file AT91SAM7SE512.INC
   Uses
      At line 53 in file TWI_example.s
      At line 103 in file TWI_example.s
      At line 169 in file TWI_example.s

TWI_CR 00000000

Symbol: TWI_CR
   Definitions
      At line 371 in file AT91SAM7SE512.INC
   Uses
      At line 55 in file TWI_example.s
      At line 61 in file TWI_example.s
      At line 179 in file TWI_example.s
      At line 202 in file TWI_example.s

TWI_CWGR 00000010

Symbol: TWI_CWGR
   Definitions
      At line 375 in file AT91SAM7SE512.INC
   Uses
      At line 70 in file TWI_example.s
Comment: TWI_CWGR used once
TWI_IADR 0000000C




ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

Symbol: TWI_IADR
   Definitions
      At line 374 in file AT91SAM7SE512.INC
   Uses
      At line 106 in file TWI_example.s
      At line 172 in file TWI_example.s

TWI_IDR 00000028

Symbol: TWI_IDR
   Definitions
      At line 378 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TWI_IDR unused
TWI_IER 00000024

Symbol: TWI_IER
   Definitions
      At line 377 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TWI_IER unused
TWI_IMR 0000002C

Symbol: TWI_IMR
   Definitions
      At line 379 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TWI_IMR unused
TWI_MMR 00000004

Symbol: TWI_MMR
   Definitions
      At line 372 in file AT91SAM7SE512.INC
   Uses
      At line 104 in file TWI_example.s
      At line 170 in file TWI_example.s

TWI_PID 00000009

Symbol: TWI_PID
   Definitions
      At line 86 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TWI_PID unused
TWI_PID_BIT 00000200

Symbol: TWI_PID_BIT
   Definitions
      At line 70 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TWI_PID_BIT unused
TWI_RHR 00000030

Symbol: TWI_RHR



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 380 in file AT91SAM7SE512.INC
   Uses
      At line 195 in file TWI_example.s
Comment: TWI_RHR used once
TWI_SMR 00000008

Symbol: TWI_SMR
   Definitions
      At line 373 in file AT91SAM7SE512.INC
   Uses
      None
Comment: TWI_SMR unused
TWI_SR 00000020

Symbol: TWI_SR
   Definitions
      At line 376 in file AT91SAM7SE512.INC
   Uses
      At line 118 in file TWI_example.s
      At line 131 in file TWI_example.s
      At line 189 in file TWI_example.s
      At line 213 in file TWI_example.s

TWI_THR 00000034

Symbol: TWI_THR
   Definitions
      At line 381 in file AT91SAM7SE512.INC
   Uses
      At line 116 in file TWI_example.s
Comment: TWI_THR used once
UDP_BASE FFFB0000

Symbol: UDP_BASE
   Definitions
      At line 420 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_BASE unused
UDP_CSR0 00000030

Symbol: UDP_CSR0
   Definitions
      At line 430 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR0 unused
UDP_CSR1 00000034

Symbol: UDP_CSR1
   Definitions
      At line 431 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR1 unused
UDP_CSR2 00000038

Symbol: UDP_CSR2



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 432 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR2 unused
UDP_CSR3 0000003C

Symbol: UDP_CSR3
   Definitions
      At line 433 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR3 unused
UDP_CSR4 00000040

Symbol: UDP_CSR4
   Definitions
      At line 434 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR4 unused
UDP_CSR5 00000044

Symbol: UDP_CSR5
   Definitions
      At line 435 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR5 unused
UDP_CSR6 00000048

Symbol: UDP_CSR6
   Definitions
      At line 436 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR6 unused
UDP_CSR7 0000004C

Symbol: UDP_CSR7
   Definitions
      At line 437 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_CSR7 unused
UDP_FADDR 00000008

Symbol: UDP_FADDR
   Definitions
      At line 423 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FADDR unused
UDP_FDR0 00000050

Symbol: UDP_FDR0
   Definitions
      At line 438 in file AT91SAM7SE512.INC
   Uses



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols

      None
Comment: UDP_FDR0 unused
UDP_FDR1 00000054

Symbol: UDP_FDR1
   Definitions
      At line 439 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR1 unused
UDP_FDR2 00000058

Symbol: UDP_FDR2
   Definitions
      At line 440 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR2 unused
UDP_FDR3 0000005C

Symbol: UDP_FDR3
   Definitions
      At line 441 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR3 unused
UDP_FDR4 00000060

Symbol: UDP_FDR4
   Definitions
      At line 442 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR4 unused
UDP_FDR5 00000064

Symbol: UDP_FDR5
   Definitions
      At line 443 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR5 unused
UDP_FDR6 00000068

Symbol: UDP_FDR6
   Definitions
      At line 444 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR6 unused
UDP_FDR7 0000006C

Symbol: UDP_FDR7
   Definitions
      At line 445 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FDR7 unused
UDP_FRM_NUM 00000000



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols


Symbol: UDP_FRM_NUM
   Definitions
      At line 421 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_FRM_NUM unused
UDP_GLBSTATE 00000004

Symbol: UDP_GLBSTATE
   Definitions
      At line 422 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_GLBSTATE unused
UDP_ICR 00000020

Symbol: UDP_ICR
   Definitions
      At line 428 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_ICR unused
UDP_IDR 00000014

Symbol: UDP_IDR
   Definitions
      At line 425 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_IDR unused
UDP_IER 00000010

Symbol: UDP_IER
   Definitions
      At line 424 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_IER unused
UDP_IMR 00000018

Symbol: UDP_IMR
   Definitions
      At line 426 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_IMR unused
UDP_ISR 0000001C

Symbol: UDP_ISR
   Definitions
      At line 427 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_ISR unused
UDP_PID 0000000B

Symbol: UDP_PID
   Definitions



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

      At line 88 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_PID unused
UDP_PID_BIT 00000800

Symbol: UDP_PID_BIT
   Definitions
      At line 72 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_PID_BIT unused
UDP_RSTEP 00000028

Symbol: UDP_RSTEP
   Definitions
      At line 429 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_RSTEP unused
UDP_TXVC 00000074

Symbol: UDP_TXVC
   Definitions
      At line 446 in file AT91SAM7SE512.INC
   Uses
      None
Comment: UDP_TXVC unused
USART0_BASE FFFC0000

Symbol: USART0_BASE
   Definitions
      At line 164 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART0_BASE unused
USART0_PDMA_BASE FFFC0100

Symbol: USART0_PDMA_BASE
   Definitions
      At line 384 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART0_PDMA_BASE unused
USART0_PID 00000006

Symbol: USART0_PID
   Definitions
      At line 83 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART0_PID unused
USART0_PID_BIT 00000040

Symbol: USART0_PID_BIT
   Definitions
      At line 67 in file AT91SAM7SE512.INC
   Uses
      None



ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

Comment: USART0_PID_BIT unused
USART1_BASE FFFC4000

Symbol: USART1_BASE
   Definitions
      At line 165 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART1_BASE unused
USART1_PDMA_BASE FFFC4100

Symbol: USART1_PDMA_BASE
   Definitions
      At line 385 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART1_PDMA_BASE unused
USART1_PID 00000007

Symbol: USART1_PID
   Definitions
      At line 84 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART1_PID unused
USART1_PID_BIT 00000080

Symbol: USART1_PID_BIT
   Definitions
      At line 68 in file AT91SAM7SE512.INC
   Uses
      None
Comment: USART1_PID_BIT unused
US_BRGR 00000020

Symbol: US_BRGR
   Definitions
      At line 174 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_BRGR unused
US_CR 00000000

Symbol: US_CR
   Definitions
      At line 166 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_CR unused
US_CSR 00000014

Symbol: US_CSR
   Definitions
      At line 171 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_CSR unused
US_FIDI 00000040




ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

Symbol: US_FIDI
   Definitions
      At line 177 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_FIDI unused
US_IDR 0000000C

Symbol: US_IDR
   Definitions
      At line 169 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_IDR unused
US_IER 00000008

Symbol: US_IER
   Definitions
      At line 168 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_IER unused
US_IF 0000004C

Symbol: US_IF
   Definitions
      At line 179 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_IF unused
US_IMR 00000010

Symbol: US_IMR
   Definitions
      At line 170 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_IMR unused
US_MR 00000004

Symbol: US_MR
   Definitions
      At line 167 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_MR unused
US_NER 00000044

Symbol: US_NER
   Definitions
      At line 178 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_NER unused
US_RHR 00000018

Symbol: US_RHR
   Definitions
      At line 172 in file AT91SAM7SE512.INC



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: US_RHR unused
US_RTOR 00000024

Symbol: US_RTOR
   Definitions
      At line 175 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_RTOR unused
US_THR 0000001C

Symbol: US_THR
   Definitions
      At line 173 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_THR unused
US_TTGR 00000028

Symbol: US_TTGR
   Definitions
      At line 176 in file AT91SAM7SE512.INC
   Uses
      None
Comment: US_TTGR unused
WDT_BASE FFFFFD40

Symbol: WDT_BASE
   Definitions
      At line 414 in file AT91SAM7SE512.INC
   Uses
      None
Comment: WDT_BASE unused
WDT_CR 00000000

Symbol: WDT_CR
   Definitions
      At line 415 in file AT91SAM7SE512.INC
   Uses
      None
Comment: WDT_CR unused
WDT_MR 00000004

Symbol: WDT_MR
   Definitions
      At line 416 in file AT91SAM7SE512.INC
   Uses
      None
Comment: WDT_MR unused
WDT_SR 00000008

Symbol: WDT_SR
   Definitions
      At line 417 in file AT91SAM7SE512.INC
   Uses
      None
Comment: WDT_SR unused



ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols

rMREAD_bit 00001000

Symbol: rMREAD_bit
   Definitions
      At line 157 in file TWI_example.s
   Uses
      At line 167 in file TWI_example.s
Comment: rMREAD_bit used once
rNACK_bit 00000100

Symbol: rNACK_bit
   Definitions
      At line 159 in file TWI_example.s
   Uses
      At line 184 in file TWI_example.s
      At line 190 in file TWI_example.s

rRXRDY_bit 00000002

Symbol: rRXRDY_bit
   Definitions
      At line 160 in file TWI_example.s
   Uses
      At line 192 in file TWI_example.s
Comment: rRXRDY_bit used once
rSTOP_bit 00000002

Symbol: rSTOP_bit
   Definitions
      At line 161 in file TWI_example.s
   Uses
      At line 201 in file TWI_example.s
Comment: rSTOP_bit used once
rTXCOMP_bit 00000001

Symbol: rTXCOMP_bit
   Definitions
      At line 158 in file TWI_example.s
   Uses
      At line 214 in file TWI_example.s
Comment: rTXCOMP_bit used once
wNACK_bit 00000100

Symbol: wNACK_bit
   Definitions
      At line 94 in file TWI_example.s
   Uses
      At line 111 in file TWI_example.s
      At line 119 in file TWI_example.s

wSTOP_bit 00000002

Symbol: wSTOP_bit
   Definitions
      At line 96 in file TWI_example.s
   Uses
      None
Comment: wSTOP_bit unused
wTXCOMP_bit 00000001



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols


Symbol: wTXCOMP_bit
   Definitions
      At line 93 in file TWI_example.s
   Uses
      At line 132 in file TWI_example.s
Comment: wTXCOMP_bit used once
wTXRDY_bit 00000004

Symbol: wTXRDY_bit
   Definitions
      At line 95 in file TWI_example.s
   Uses
      At line 119 in file TWI_example.s
Comment: wTXRDY_bit used once
369 symbols
718 symbols in table
