* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jul 1 2025 18:43:41

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  C:/Users/jason/Documents/GitHub/AmigaPCI/Logic/Verilog/AmigaPCI/DEV/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP  --package  TQ144  --outdir  C:/Users/jason/Documents/GitHub/AmigaPCI/Logic/Verilog/AmigaPCI/DEV/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/jason/Documents/GitHub/AmigaPCI/Logic/Verilog/AmigaPCI/DEV/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc  --dst_sdc_file  C:/Users/jason/Documents/GitHub/AmigaPCI/Logic/Verilog/AmigaPCI/DEV/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U409_TOP
Used Logic Cell: 295/3520
Used Logic Tile: 92/440
Used IO Cell:    85/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK28_IN_c_g
Clock Source: clk28_in 
Clock Driver: CLK28_IN_ibuf_gb_io (ICE_GB_IO)
Driver Position: (25, 11, 0)
Fanout to FF: 11
Fanout to Tile: 5

Clock Domain: CLK80_OUT
Clock Source: CONSTANT_ONE_NET GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GB_BUFFER_CLK40_IN_c_g_THRU_CO 
Clock Driver: pll (SB_PLL40_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 28
Fanout to Tile: 13

Clock Domain: CLK6_c_g
Clock Source: clk6 
Clock Driver: CLK6_ibuf_gb_io (ICE_GB_IO)
Driver Position: (13, 0, 0)
Fanout to FF: 36
Fanout to Tile: 10

Clock Domain: CLK40_IN_c_g
Clock Source: clk40_in 
Clock Driver: CLK40_IN_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 21, 1)
Fanout to FF: 44
Fanout to Tile: 19


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   2 2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1   
13|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 2 0 1 8 6 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 1 0 3 3 5 2 4 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0   
10|   0 1 1 0 3 2 7 3 1 8 1 7 4 2 1 0 0 0 0 0 0 0 0 0   
 9|   0 0 1 0 1 5 5 6 6 8 5 2 3 2 2 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 2 4 5 8 5 7 1 6 3 3 7 0 0 0 0 0 0 0 0 0   
 7|   0 0 1 0 2 1 0 4 6 6 3 1 0 8 6 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 2 1 0 1 2 2 0 1 0 8 7 2 8 0 0 0 0 0 0 0   
 5|   0 0 0 0 1 0 0 0 0 0 0 3 0 0 0 5 8 1 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 1 0 1 1 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.21

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     6  7  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  3    
13|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  6  0  4 15 10  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  4  0 10 11 11  7 14  6  4  4  0  2  0  0  0  0  0  0  0  0  0  0    
10|     0  2  4  0  9  6 14  9  2 13  4 18 14  7  4  0  0  0  0  0  0  0  0  0    
 9|     0  0  2  0  3 11 11 14 17 15 12  7 10  4  2  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  6 11 17 17 15 17  1 12  7  7 13  0  0  0  0  0  0  0  0  0    
 7|     0  0  4  0  6  4  0 12 15 22  9  4  0 16 18  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  8  2  0  3  8  6  0  4  0 16 15  6 16  0  0  0  0  0  0  0    
 5|     0  0  0  0  2  0  0  0  0  0  0  5  0  0  0 11 16  4  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 21  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  4  0  0  0  0  0  0  2  2  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  2  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 8.15

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     8  7  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  3    
13|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  6  0  4 20 17  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  4  0 10 11 16  8 14  6  4  4  0  2  0  0  0  0  0  0  0  0  0  0    
10|     0  2  4  0  9  6 24  9  2 25  4 23 16  8  4  0  0  0  0  0  0  0  0  0    
 9|     0  0  2  0  3 16 18 21 23 30 17  7 11  6  2  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  6 15 19 26 19 27  1 20 11  7 25  0  0  0  0  0  0  0  0  0    
 7|     0  0  4  0  6  4  0 14 24 24 10  4  0 16 24  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  8  2  0  3  8  6  0  4  0 16 25  6 16  0  0  0  0  0  0  0    
 5|     0  0  0  0  2  0  0  0  0  0  0  6  0  0  0 20 16  4  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 31  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  8  0  0  0  0  0  0  2  2  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  2  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 10.41

***** Run Time Info *****
Run Time:  1
