Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys.qsys --block-symbol-file --output-directory=/home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading EBB-FPGA/Qsys.qsys
Progress: Reading input file
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180)
Info: Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys.qsys --synthesis=VERILOG --output-directory=/home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading EBB-FPGA/Qsys.qsys
Progress: Reading input file
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180)
Info: Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info: alt_vip_cl_vfb_0: "Qsys" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: altpll_0: "Qsys" instantiated altpll "altpll_0"
Info: i2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info: jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt9504_2829071311828482033.dir/0187_jtag_uart_gen/ --quartus_dir=/home/shuyuan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9504_2829071311828482033.dir/0187_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info: jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'
Info: mipi_pwdn_n:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt9504_2829071311828482033.dir/0188_mipi_pwdn_n_gen/ --quartus_dir=/home/shuyuan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9504_2829071311828482033.dir/0188_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info: mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'
Info: mipi_pwdn_n: "Qsys" instantiated altera_avalon_pio "mipi_pwdn_n"
Info: nios2_gen2: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt9504_2829071311828482033.dir/0189_onchip_memory2_0_gen/ --quartus_dir=/home/shuyuan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9504_2829071311828482033.dir/0189_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'Qsys_sdram'
Info: sdram:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt9504_2829071311828482033.dir/0190_sdram_gen/ --quartus_dir=/home/shuyuan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9504_2829071311828482033.dir/0190_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Qsys_sdram'
Info: sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer: Starting RTL generation for module 'Qsys_timer'
Info: timer:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt9504_2829071311828482033.dir/0191_timer_gen/ --quartus_dir=/home/shuyuan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9504_2829071311828482033.dir/0191_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'Qsys_timer'
Info: timer: "Qsys" instantiated altera_avalon_timer "timer"
Info: uart_0: Starting RTL generation for module 'Qsys_uart_0'
Info: uart_0:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=/tmp/alt9504_2829071311828482033.dir/0192_uart_0_gen/ --quartus_dir=/home/shuyuan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9504_2829071311828482033.dir/0192_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'Qsys_uart_0'
Info: uart_0: "Qsys" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info: video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/shuyuan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=/tmp/alt9504_2829071311828482033.dir/0199_cpu_gen/ --quartus_bindir=/home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9504_2829071311828482033.dir/0199_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.05.27 22:54:34 (*) Starting Nios II generation
Info: cpu: # 2023.05.27 22:54:34 (*)   Checking for plaintext license.
Info: cpu: # 2023.05.27 22:54:35 (*)   Couldn't query license setup in Quartus directory /home/shuyuan/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2023.05.27 22:54:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.05.27 22:54:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.05.27 22:54:35 (*)   Plaintext license not found.
Info: cpu: # 2023.05.27 22:54:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.05.27 22:54:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.05.27 22:54:35 (*)   Creating all objects for CPU
Info: cpu: # 2023.05.27 22:54:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.05.27 22:54:36 (*)   Creating plain-text RTL
Info: cpu: # 2023.05.27 22:54:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_011: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: vid_front: "video_in" instantiated alt_vip_video_input_bridge_resp "vid_front"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: vid_back: "video_in" instantiated alt_vip_video_input_bridge_cmd "vid_back"
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/shuyuan/Documents/College/Project/EBB-FPGA/Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: Qsys: Done "Qsys" with 51 modules, 106 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
