import hashlib
import string
from ast_tools.stack import _SKIP_FRAME_DEBUG_STMT, get_symbol_table
from magma.circuit import _definition_context_stack, Circuit, IO
from magma.passes.passes import CircuitPass
from magma.primitives.wire import Wire
from magma.t import Type, Direction, In
from magma.view import PortView, InstView
from magma.digital import Digital
from magma.bit import Bit
from magma.array import Array
from magma.clock import ClockTypes
from magma.tuple import Tuple
from magma.wire import wire
from magma.ref import DefnRef, InstRef, ArrayRef, TupleRef


def _get_top_level_ref(ref):
    if isinstance(ref, ArrayRef):
        return _get_top_level_ref(ref.array.name)
    if isinstance(ref, TupleRef):
        return _get_top_level_ref(ref.tuple.name)
    return ref


def _get_view_inst_parent(view):
    while not isinstance(view, InstView):
        assert isinstance(view, PortView), type(view)
        return _get_view_inst_parent(view.parent)
    return view


def _make_inline_value(cls, inline_value_map, value):
    if isinstance(value, Array) and not issubclass(value.T, Digital):
        return "'{" + ", ".join(_make_inline_value(cls, inline_value_map, t)
                                for t in reversed(value)) + "}"
    if isinstance(value, Tuple):
        raise NotImplementedError("Inlining tuple to verilog")
    value_key = f"__magma_inline_value_{len(inline_value_map)}"
    inline_value_map[value_key] = value
    return f"{{{value_key}}}"


def _make_temporary(defn, value, num, inline_wire_prefix, parent=None):
    with defn.open():
        # Insert a wire so it can't be inlined out
        temp_name = f"{inline_wire_prefix}{num}"
        temp = Wire(type(value).undirected_t)(name=temp_name)
        temp.I @= value
    if parent is not None:
        return PortView(temp.O, parent)
    return temp.O


class InlineVerilogError(RuntimeError):
    pass


def _insert_temporary_wires(cls, value, inline_wire_prefix):
    """
    For non DefnRef, insert a temporary Wire instance so the signal isn't
    inlined out
    """
    if isinstance(value, Type):
        if value.is_input():
            orig_value = value
            value = value.value()
            if value is None:
                raise InlineVerilogError(
                    f"Found reference to undriven input port: "
                    f"{orig_value.debug_name}")

        if not isinstance(_get_top_level_ref(value.name), DefnRef):
            key = value
            if isinstance(value, ClockTypes) and not value.driven():
                # Share wire for undriven clocks so we don't
                # generate a separate wire for the eventual
                # driver from the automatic clock wiring logic
                key = type(value)
            if key not in cls.inline_verilog_wire_map:
                temp = _make_temporary(cls, value,
                                       len(cls.inline_verilog_wire_map),
                                       inline_wire_prefix)
                cls.inline_verilog_wire_map[key] = temp
            value = cls.inline_verilog_wire_map[key]
    else:
        assert isinstance(value, PortView)
        if value.port.is_input():
            # For now we can't handle input port views, since this might return
            # a connection to the interface (e.g. self.I), then we'd need to
            # walk up to the parent instance and select the corresponding input
            # port, then trace that, which may need to happen recursively until
            # we find the driver in the current definition.
            # We don't have any existing use case for this, and a work around
            # exists which requires the user to effectively use the driver we
            # would find, rather than selecting the hierarchical input port
            # (this should work for simple cases, but might be annoying for
            # deep hierarchies where the driver could come from a far away
            # place, at which point we can add this feature)
            raise NotImplementedError()
        if value not in cls.inline_verilog_wire_map:
            # get first instance parent, then the parent of that will
            # be the container where we insert a wire
            parent = _get_view_inst_parent(value).parent
            if isinstance(parent, InstView):
                defn = parent.circuit
            else:
                assert isinstance(parent, Circuit)
                defn = type(parent)

            temp = _make_temporary(defn, value.port,
                                   len(cls.inline_verilog_wire_map),
                                   inline_wire_prefix, parent)
            cls.inline_verilog_wire_map[value] = temp
        value = cls.inline_verilog_wire_map[value]
    return value


def _build_io(inline_value_map):
    if not inline_value_map:
        # if there's not inlined values, make a dummy input/instance so there's
        # a def
        io = IO(I=In(Bit))
        io.I.unused()
        return io
    io = IO()
    for key, value in inline_value_map.items():
        if isinstance(value, PortView):
            T = value.T
        else:
            T = type(value)
        io += IO(**{key: In(T)})
    return io


def _inline_verilog(cls, inline_str, inline_value_map, inline_wire_prefix,
                    **kwargs):
    format_args = {}
    for key, arg in kwargs.items():
        if isinstance(arg, (Type, PortView)):
            arg = _make_inline_value(cls, inline_value_map, arg)
        format_args[key] = arg
    inline_str = inline_str.format(**format_args)

    # modules/instances will be sorted lexigraphically in the generated
    # verilog, so we need to generate a lexicographically increasing string
    # based on the module count
    i = len(cls.inline_verilog_modules)

    # For every 10 modules, we insert a prefix 9 (so it comes after the
    # previous 1-9 digits)
    prefix_len = i // 10
    prefix = "9" * prefix_len

    suffix = i % 10

    class _InlineVerilog(Circuit):

        # Unique name (hash) since uniquify doesn't check inline_verilog
        name = f"{cls.name}_inline_verilog_{prefix}{suffix}"

        io = _build_io(inline_value_map)

        # each inline value (key) will map to a port, populate the
        # connect_references dictionary with a map from key to port
        connect_references = {}

        for key in inline_value_map:
            port = getattr(io, key)
            # Need to mark unused so coreir knows there's a module definition
            port.unused()
            connect_references[key] = port

        inline_verilog_strs = [(inline_str, connect_references)]

    cls.inline_verilog_modules.append(_InlineVerilog)

    with cls.open():
        inst = _InlineVerilog(
            name=f"{cls.name}_inline_verilog_inst_{prefix}{suffix}"
        )
        # Dummy var so there's a defn for inline verilog without any
        # interpoalted avlues
        if not inline_value_map:
            inst.I @= 0

    for key, value in inline_value_map.items():
        value = _insert_temporary_wires(cls, value, inline_wire_prefix)
        wire(value, getattr(inst, key))


def _process_fstring_syntax(format_str, format_args, cls, inline_value_map,
                            symbol_table):
    fieldnames = [fname
                  for _, fname, _, _ in string.Formatter().parse(format_str)
                  if fname]
    for field in fieldnames:
        if field in format_args:
            continue
        try:
            value = eval(field, {}, symbol_table)
        except NameError:
            continue
        if isinstance(value, (Type, PortView)):
            # These have special handling, don't convert to string.
            value = _make_inline_value(cls, inline_value_map, value)
            # Stage for subsequent format call for regular kwargs inside
            # _inline_verilog
            value = value.replace("{", "{{").replace("}", "}}")
        format_str = format_str.replace(f"{{{field}}}", str(value))
    return format_str


def _process_inline_verilog(cls, format_str, format_args, symbol_table,
                            inline_wire_prefix):
    inline_value_map = {}
    if symbol_table is not None:
        format_str = _process_fstring_syntax(format_str, format_args, cls,
                                             inline_value_map, symbol_table)
    _inline_verilog(cls, format_str, inline_value_map, inline_wire_prefix,
                    **format_args)


class ProcessInlineVerilogPass(CircuitPass):
    def __call__(self, cls):
        if cls.inline_verilog_generated:
            return
        if not cls._context_._inline_verilog:
            return
        cls.inline_verilog_wire_map = {}
        cls.inline_verilog_modules = []
        with cls.open():
            for fields in cls._context_._inline_verilog:
                _process_inline_verilog(cls, *fields)
        if getattr(cls, "instances", []):
            cls._is_definition = True
        cls.inline_verilog_generated = True


def inline_verilog(format_str, inline_wire_prefix="_magma_inline_wire",
                   **kwargs):
    exec(_SKIP_FRAME_DEBUG_STMT)
    symbol_table = get_symbol_table([inline_verilog], copy_locals=True)

    context = _definition_context_stack.peek()
    context.add_inline_verilog(format_str, kwargs, symbol_table,
                               inline_wire_prefix)
