 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : DMAC_TOP
Version: Q-2019.12-SP5-5
Date   : Mon May 15 13:59:30 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p75v125c   Library: saed32lvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: u_w_arbiter/rotate_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wdata_o[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_ARBITER_N_MASTER4_DATA_SIZE41
                     8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_w_arbiter/rotate_ptr_reg[1]/CLK (DFFX1_LVT)           0.00 #     0.00 r
  u_w_arbiter/rotate_ptr_reg[1]/Q (DFFX1_LVT)             0.21       0.21 r
  u_w_arbiter/U519/Y (NAND2X0_LVT)                        0.22       0.43 f
  u_w_arbiter/U382/Y (INVX1_LVT)                          0.21       0.64 r
  u_w_arbiter/U919/Y (NBUFFX2_LVT)                        0.12       0.76 r
  u_w_arbiter/U904/Y (NBUFFX2_LVT)                        0.21       0.97 r
  u_w_arbiter/U908/Y (NBUFFX2_LVT)                        1.04       2.01 r
  u_w_arbiter/U274/Y (AO22X1_LVT)                         1.30       3.31 r
  u_w_arbiter/U273/Y (AO221X1_LVT)                        0.12       3.43 r
  u_w_arbiter/U528/Y (AND2X1_LVT)                         0.13       3.56 r
  u_w_arbiter/U529/Y (OR3X1_LVT)                          0.11       3.67 r
  u_w_arbiter/U679/Y (NAND2X0_LVT)                        0.12       3.79 f
  u_w_arbiter/U336/Y (NAND2X0_LVT)                        0.11       3.90 r
  u_w_arbiter/U341/Y (AND2X1_LVT)                         0.08       3.98 r
  u_w_arbiter/U265/Y (AO221X1_LVT)                        0.12       4.10 r
  u_w_arbiter/dst_data_o[24] (DMAC_ARBITER_N_MASTER4_DATA_SIZE41)
                                                          0.00       4.10 r
  wdata_o[19] (out)                                       0.00       4.10 r
  data arrival time                                                  4.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.65       4.10
  data required time                                                 4.10
  --------------------------------------------------------------------------
  data required time                                                 4.10
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: channel[2].u_engine/u_fifo/rdptr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wdata_o[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_FIFO_1        8000                  saed32lvt_ss0p75v125c
  DMAC_ARBITER_N_MASTER4_DATA_SIZE41
                     8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  channel[2].u_engine/u_fifo/rdptr_reg[2]/CLK (DFFSSRX2_LVT)
                                                          0.00 #     0.00 r
  channel[2].u_engine/u_fifo/rdptr_reg[2]/Q (DFFSSRX2_LVT)
                                                          0.24       0.24 r
  channel[2].u_engine/u_fifo/U1245/Y (AND2X1_LVT)         0.21       0.44 r
  channel[2].u_engine/u_fifo/U1247/Y (AND2X1_LVT)         0.22       0.67 r
  channel[2].u_engine/u_fifo/U807/Y (NBUFFX2_LVT)         0.34       1.00 r
  channel[2].u_engine/u_fifo/U1091/Y (NBUFFX2_LVT)        0.74       1.74 r
  channel[2].u_engine/u_fifo/U1352/Y (AO22X1_LVT)         0.75       2.49 r
  channel[2].u_engine/u_fifo/U1353/Y (AO221X1_LVT)        0.11       2.60 r
  channel[2].u_engine/u_fifo/U849/Y (OR4X1_LVT)           0.19       2.79 r
  channel[2].u_engine/u_fifo/rdata_o[13] (DMAC_FIFO_1)
                                                          0.00       2.79 r
  channel[2].u_engine/wdata_o[13] (DMAC_ENGINE_1)         0.00       2.79 r
  u_w_arbiter/src_data_i[2][18] (DMAC_ARBITER_N_MASTER4_DATA_SIZE41)
                                                          0.00       2.79 r
  u_w_arbiter/U344/Y (AO22X1_LVT)                         0.54       3.33 r
  u_w_arbiter/U343/Y (AO221X1_LVT)                        0.12       3.45 r
  u_w_arbiter/U489/Y (NAND2X0_LVT)                        0.12       3.56 f
  u_w_arbiter/U570/Y (NAND3X0_LVT)                        0.08       3.64 r
  u_w_arbiter/U339/Y (AO221X1_LVT)                        0.17       3.81 r
  u_w_arbiter/U337/Y (AO221X1_LVT)                        0.17       3.98 r
  u_w_arbiter/U654/Y (NAND2X0_LVT)                        0.06       4.04 f
  u_w_arbiter/U655/Y (NAND3X0_LVT)                        0.06       4.10 r
  u_w_arbiter/dst_data_o[18] (DMAC_ARBITER_N_MASTER4_DATA_SIZE41)
                                                          0.00       4.10 r
  wdata_o[13] (out)                                       0.00       4.10 r
  data arrival time                                                  4.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.65       4.10
  data required time                                                 4.10
  --------------------------------------------------------------------------
  data required time                                                 4.10
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: channel[2].u_engine/u_fifo/rdptr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wdata_o[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_FIFO_1        8000                  saed32lvt_ss0p75v125c
  DMAC_ARBITER_N_MASTER4_DATA_SIZE41
                     8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  channel[2].u_engine/u_fifo/rdptr_reg[2]/CLK (DFFSSRX2_LVT)
                                                          0.00 #     0.00 r
  channel[2].u_engine/u_fifo/rdptr_reg[2]/Q (DFFSSRX2_LVT)
                                                          0.24       0.24 r
  channel[2].u_engine/u_fifo/U1245/Y (AND2X1_LVT)         0.21       0.44 r
  channel[2].u_engine/u_fifo/U1247/Y (AND2X1_LVT)         0.22       0.67 r
  channel[2].u_engine/u_fifo/U807/Y (NBUFFX2_LVT)         0.34       1.00 r
  channel[2].u_engine/u_fifo/U1091/Y (NBUFFX2_LVT)        0.74       1.74 r
  channel[2].u_engine/u_fifo/U1352/Y (AO22X1_LVT)         0.75       2.49 r
  channel[2].u_engine/u_fifo/U1353/Y (AO221X1_LVT)        0.11       2.60 r
  channel[2].u_engine/u_fifo/U849/Y (OR4X1_LVT)           0.19       2.79 r
  channel[2].u_engine/u_fifo/rdata_o[13] (DMAC_FIFO_1)
                                                          0.00       2.79 r
  channel[2].u_engine/wdata_o[13] (DMAC_ENGINE_1)         0.00       2.79 r
  u_w_arbiter/src_data_i[2][18] (DMAC_ARBITER_N_MASTER4_DATA_SIZE41)
                                                          0.00       2.79 r
  u_w_arbiter/U344/Y (AO22X1_LVT)                         0.54       3.33 r
  u_w_arbiter/U343/Y (AO221X1_LVT)                        0.12       3.45 r
  u_w_arbiter/U489/Y (NAND2X0_LVT)                        0.12       3.56 f
  u_w_arbiter/U570/Y (NAND3X0_LVT)                        0.08       3.64 r
  u_w_arbiter/U339/Y (AO221X1_LVT)                        0.17       3.81 r
  u_w_arbiter/U337/Y (AO221X1_LVT)                        0.17       3.98 r
  u_w_arbiter/U654/Y (NAND2X0_LVT)                        0.06       4.04 f
  u_w_arbiter/U655/Y (NAND3X0_LVT)                        0.06       4.10 r
  u_w_arbiter/dst_data_o[18] (DMAC_ARBITER_N_MASTER4_DATA_SIZE41)
                                                          0.00       4.10 r
  wdata_o[13] (out)                                       0.00       4.10 r
  data arrival time                                                  4.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.65       4.10
  data required time                                                 4.10
  --------------------------------------------------------------------------
  data required time                                                 4.10
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: paddr_i[9] (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  paddr_i[9] (in)                                         0.00       0.65 f
  u_cfg/PADDR[9] (DMAC_CFG)                               0.00       0.65 f
  u_cfg/U98/Y (INVX0_LVT)                                 1.22       1.87 r
  u_cfg/U132/Y (AND4X1_LVT)                               0.51       2.38 r
  u_cfg/U276/Y (AND2X1_LVT)                               0.35       2.73 r
  u_cfg/U118/Y (NAND2X0_LVT)                              0.23       2.96 f
  u_cfg/U134/Y (INVX1_LVT)                                0.21       3.17 r
  u_cfg/U367/Y (NBUFFX2_LVT)                              0.33       3.50 r
  u_cfg/U370/Y (NBUFFX2_LVT)                              0.49       3.99 r
  u_cfg/U565/Y (AO22X1_LVT)                               0.67       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[15]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[15]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: paddr_i[9] (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  paddr_i[9] (in)                                         0.00       0.65 f
  u_cfg/PADDR[9] (DMAC_CFG)                               0.00       0.65 f
  u_cfg/U98/Y (INVX0_LVT)                                 1.22       1.87 r
  u_cfg/U132/Y (AND4X1_LVT)                               0.51       2.38 r
  u_cfg/U276/Y (AND2X1_LVT)                               0.35       2.73 r
  u_cfg/U118/Y (NAND2X0_LVT)                              0.23       2.96 f
  u_cfg/U134/Y (INVX1_LVT)                                0.21       3.17 r
  u_cfg/U367/Y (NBUFFX2_LVT)                              0.33       3.50 r
  u_cfg/U370/Y (NBUFFX2_LVT)                              0.49       3.99 r
  u_cfg/U563/Y (AO22X1_LVT)                               0.67       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[14]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[14]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: paddr_i[9] (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  paddr_i[9] (in)                                         0.00       0.65 f
  u_cfg/PADDR[9] (DMAC_CFG)                               0.00       0.65 f
  u_cfg/U98/Y (INVX0_LVT)                                 1.22       1.87 r
  u_cfg/U132/Y (AND4X1_LVT)                               0.51       2.38 r
  u_cfg/U276/Y (AND2X1_LVT)                               0.35       2.73 r
  u_cfg/U118/Y (NAND2X0_LVT)                              0.23       2.96 f
  u_cfg/U134/Y (INVX1_LVT)                                0.21       3.17 r
  u_cfg/U367/Y (NBUFFX2_LVT)                              0.33       3.50 r
  u_cfg/U370/Y (NBUFFX2_LVT)                              0.49       3.99 r
  u_cfg/U559/Y (AO22X1_LVT)                               0.67       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[12]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[12]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: paddr_i[9] (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  paddr_i[9] (in)                                         0.00       0.65 f
  u_cfg/PADDR[9] (DMAC_CFG)                               0.00       0.65 f
  u_cfg/U98/Y (INVX0_LVT)                                 1.22       1.87 r
  u_cfg/U132/Y (AND4X1_LVT)                               0.51       2.38 r
  u_cfg/U276/Y (AND2X1_LVT)                               0.35       2.73 r
  u_cfg/U118/Y (NAND2X0_LVT)                              0.23       2.96 f
  u_cfg/U134/Y (INVX1_LVT)                                0.21       3.17 r
  u_cfg/U367/Y (NBUFFX2_LVT)                              0.33       3.50 r
  u_cfg/U370/Y (NBUFFX2_LVT)                              0.49       3.99 r
  u_cfg/U547/Y (AO22X1_LVT)                               0.67       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[6]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: paddr_i[9] (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  paddr_i[9] (in)                                         0.00       0.65 f
  u_cfg/PADDR[9] (DMAC_CFG)                               0.00       0.65 f
  u_cfg/U98/Y (INVX0_LVT)                                 1.22       1.87 r
  u_cfg/U132/Y (AND4X1_LVT)                               0.51       2.38 r
  u_cfg/U276/Y (AND2X1_LVT)                               0.35       2.73 r
  u_cfg/U118/Y (NAND2X0_LVT)                              0.23       2.96 f
  u_cfg/U134/Y (INVX1_LVT)                                0.21       3.17 r
  u_cfg/U367/Y (NBUFFX2_LVT)                              0.33       3.50 r
  u_cfg/U370/Y (NBUFFX2_LVT)                              0.49       3.99 r
  u_cfg/U545/Y (AO22X1_LVT)                               0.67       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[5]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: paddr_i[9] (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 f
  paddr_i[9] (in)                                         0.00       0.65 f
  u_cfg/PADDR[9] (DMAC_CFG)                               0.00       0.65 f
  u_cfg/U98/Y (INVX0_LVT)                                 1.22       1.87 r
  u_cfg/U132/Y (AND4X1_LVT)                               0.51       2.38 r
  u_cfg/U276/Y (AND2X1_LVT)                               0.35       2.73 r
  u_cfg/U118/Y (NAND2X0_LVT)                              0.23       2.96 f
  u_cfg/U134/Y (INVX1_LVT)                                0.21       3.17 r
  u_cfg/U367/Y (NBUFFX2_LVT)                              0.33       3.50 r
  u_cfg/U370/Y (NBUFFX2_LVT)                              0.49       3.99 r
  u_cfg/U585/Y (AO22X1_LVT)                               0.67       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[25]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_DST_start_addr_reg[25]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: psel_i (input port clocked by clk)
  Endpoint: u_cfg/csr_internal_field_CH0_DMA_LEN_byte_len_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DMAC_TOP           70000                 saed32lvt_ss0p75v125c
  DMAC_CFG           8000                  saed32lvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.65       0.65 r
  psel_i (in)                                             0.00       0.65 r
  u_cfg/PSEL (DMAC_CFG)                                   0.00       0.65 r
  u_cfg/U878/Y (AND2X1_LVT)                               0.17       0.82 r
  u_cfg/U672/Y (AND2X1_LVT)                               0.87       1.69 r
  u_cfg/U642/Y (NBUFFX2_LVT)                              0.22       1.91 r
  u_cfg/U142/Y (NAND2X0_LVT)                              1.16       3.07 f
  u_cfg/U540/Y (INVX1_LVT)                                0.34       3.41 r
  u_cfg/U484/Y (NBUFFX2_LVT)                              0.47       3.88 r
  u_cfg/U280/Y (NBUFFX2_LVT)                              0.45       4.33 r
  u_cfg/U507/Y (AO22X1_LVT)                               0.32       4.65 r
  u_cfg/csr_internal_field_CH0_DMA_LEN_byte_len_reg[3]/D (DFFARX1_LVT)
                                                          0.01       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  u_cfg/csr_internal_field_CH0_DMA_LEN_byte_len_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
