// Seed: 2975990544
module module_0 #(
    parameter id_7 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  _id_7 :
  assert property (@(negedge 1'h0) id_6)
  else id_2[id_7&&id_7] <= -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd24,
    parameter id_14 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  input wire id_15;
  input wire _id_14;
  output wire id_13;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_10,
      id_3,
      id_13,
      id_7
  );
  inout wire id_12;
  inout wire _id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9[id_14&id_11 :-1] = 1;
  wire id_16;
endmodule
