// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_FFT_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        c_row_op_trans_st_dout,
        c_row_op_trans_st_empty_n,
        c_row_op_trans_st_read,
        c_fft_col_op_st_din,
        c_fft_col_op_st_full_n,
        c_fft_col_op_st_write,
        ctrl1_reg_dout,
        ctrl1_reg_empty_n,
        ctrl1_reg_read,
        ctrl2_reg_dout,
        ctrl2_reg_empty_n,
        ctrl2_reg_read,
        layer1_reg_dout,
        layer1_reg_empty_n,
        layer1_reg_read,
        ctrl1_reg_c_din,
        ctrl1_reg_c_full_n,
        ctrl1_reg_c_write,
        ctrl2_reg_c_din,
        ctrl2_reg_c_full_n,
        ctrl2_reg_c_write,
        layer1_reg_c_din,
        layer1_reg_c_full_n,
        layer1_reg_c_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] c_row_op_trans_st_dout;
input   c_row_op_trans_st_empty_n;
output   c_row_op_trans_st_read;
output  [31:0] c_fft_col_op_st_din;
input   c_fft_col_op_st_full_n;
output   c_fft_col_op_st_write;
input  [31:0] ctrl1_reg_dout;
input   ctrl1_reg_empty_n;
output   ctrl1_reg_read;
input  [31:0] ctrl2_reg_dout;
input   ctrl2_reg_empty_n;
output   ctrl2_reg_read;
input  [31:0] layer1_reg_dout;
input   layer1_reg_empty_n;
output   layer1_reg_read;
output  [31:0] ctrl1_reg_c_din;
input   ctrl1_reg_c_full_n;
output   ctrl1_reg_c_write;
output  [31:0] ctrl2_reg_c_din;
input   ctrl2_reg_c_full_n;
output   ctrl2_reg_c_write;
output  [31:0] layer1_reg_c_din;
input   layer1_reg_c_full_n;
output   layer1_reg_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg c_row_op_trans_st_read;
reg c_fft_col_op_st_write;
reg ctrl1_reg_read;
reg ctrl2_reg_read;
reg layer1_reg_read;
reg ctrl1_reg_c_write;
reg ctrl2_reg_c_write;
reg layer1_reg_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ctrl1_reg_blk_n;
reg    ctrl2_reg_blk_n;
reg    layer1_reg_blk_n;
reg    ctrl1_reg_c_blk_n;
reg    ctrl2_reg_c_blk_n;
reg    layer1_reg_c_blk_n;
reg   [31:0] ctrl1_reg_read_reg_191;
wire   [7:0] lhs_fu_140_p1;
reg   [7:0] lhs_reg_196;
wire   [7:0] rhs_fu_144_p1;
reg   [7:0] rhs_reg_201;
wire   [15:0] trunc_ln225_fu_148_p1;
reg   [15:0] trunc_ln225_reg_207;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state5;
wire  signed [31:0] grp_fu_184_p2;
reg   [31:0] n_reg_232;
wire    ap_CS_fsm_state8;
wire    grp_dataflow_parent_loop_proc12_fu_106_c_row_op_trans_st_read;
wire   [31:0] grp_dataflow_parent_loop_proc12_fu_106_c_fft_col_op_st_din;
wire    grp_dataflow_parent_loop_proc12_fu_106_c_fft_col_op_st_write;
wire    grp_dataflow_parent_loop_proc12_fu_106_ap_start;
wire    grp_dataflow_parent_loop_proc12_fu_106_ap_done;
wire    grp_dataflow_parent_loop_proc12_fu_106_ap_ready;
wire    grp_dataflow_parent_loop_proc12_fu_106_ap_idle;
reg    grp_dataflow_parent_loop_proc12_fu_106_ap_continue;
reg    grp_dataflow_parent_loop_proc12_fu_106_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_done;
reg    ap_block_state9_on_subcall_done;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_done;
reg    ap_block_state1;
wire   [7:0] ret_2_fu_161_p0;
wire   [7:0] ret_2_fu_161_p1;
wire   [15:0] ret_2_fu_161_p2;
wire   [23:0] grp_fu_177_p2;
wire   [15:0] grp_fu_177_p0;
wire   [7:0] grp_fu_177_p1;
wire   [23:0] grp_fu_184_p0;
wire   [15:0] grp_fu_184_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire   [23:0] grp_fu_177_p00;
wire   [23:0] grp_fu_177_p10;
wire   [31:0] grp_fu_184_p00;
wire   [31:0] grp_fu_184_p10;
wire   [15:0] ret_2_fu_161_p00;
wire   [15:0] ret_2_fu_161_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_dataflow_parent_loop_proc12_fu_106_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_done = 1'b0;
end

fwd_fft_dataflow_parent_loop_proc12 grp_dataflow_parent_loop_proc12_fu_106(
    .n(n_reg_232),
    .c_row_op_trans_st_dout(c_row_op_trans_st_dout),
    .c_row_op_trans_st_empty_n(c_row_op_trans_st_empty_n),
    .c_row_op_trans_st_read(grp_dataflow_parent_loop_proc12_fu_106_c_row_op_trans_st_read),
    .p_read(ctrl1_reg_read_reg_191),
    .c_fft_col_op_st_din(grp_dataflow_parent_loop_proc12_fu_106_c_fft_col_op_st_din),
    .c_fft_col_op_st_full_n(c_fft_col_op_st_full_n),
    .c_fft_col_op_st_write(grp_dataflow_parent_loop_proc12_fu_106_c_fft_col_op_st_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc12_fu_106_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc12_fu_106_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc12_fu_106_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc12_fu_106_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc12_fu_106_ap_continue)
);

fwd_fft_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U429(
    .din0(ret_2_fu_161_p0),
    .din1(ret_2_fu_161_p1),
    .dout(ret_2_fu_161_p2)
);

fwd_fft_mul_mul_16ns_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_8ns_24_4_1_U430(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_177_p0),
    .din1(grp_fu_177_p1),
    .ce(1'b1),
    .dout(grp_fu_177_p2)
);

fwd_fft_mul_mul_24ns_16ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_24ns_16ns_32_4_1_U431(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_184_p0),
    .din1(grp_fu_184_p1),
    .ce(1'b1),
    .dout(grp_fu_184_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc12_fu_106_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc12_fu_106_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_proc12_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state9) & (ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_ready == 1'b0)))) begin
            grp_dataflow_parent_loop_proc12_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc12_fu_106_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc12_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ctrl1_reg_read_reg_191 <= ctrl1_reg_dout;
        lhs_reg_196 <= lhs_fu_140_p1;
        rhs_reg_201 <= rhs_fu_144_p1;
        trunc_ln225_reg_207 <= trunc_ln225_fu_148_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        n_reg_232 <= grp_fu_184_p2;
    end
end

always @ (*) begin
    if (((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c_fft_col_op_st_write = grp_dataflow_parent_loop_proc12_fu_106_c_fft_col_op_st_write;
    end else begin
        c_fft_col_op_st_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c_row_op_trans_st_read = grp_dataflow_parent_loop_proc12_fu_106_c_row_op_trans_st_read;
    end else begin
        c_row_op_trans_st_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_blk_n = ctrl1_reg_empty_n;
    end else begin
        ctrl1_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c_blk_n = ctrl1_reg_c_full_n;
    end else begin
        ctrl1_reg_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c_write = 1'b1;
    end else begin
        ctrl1_reg_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_read = 1'b1;
    end else begin
        ctrl1_reg_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_blk_n = ctrl2_reg_empty_n;
    end else begin
        ctrl2_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_c_blk_n = ctrl2_reg_c_full_n;
    end else begin
        ctrl2_reg_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_c_write = 1'b1;
    end else begin
        ctrl2_reg_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_read = 1'b1;
    end else begin
        ctrl2_reg_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
        grp_dataflow_parent_loop_proc12_fu_106_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc12_fu_106_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_blk_n = layer1_reg_empty_n;
    end else begin
        layer1_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_c_blk_n = layer1_reg_c_full_n;
    end else begin
        layer1_reg_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_c_write = 1'b1;
    end else begin
        layer1_reg_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_read = 1'b1;
    end else begin
        layer1_reg_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((layer1_reg_c_full_n == 1'b0) | (ctrl2_reg_c_full_n == 1'b0) | (ctrl1_reg_c_full_n == 1'b0) | (layer1_reg_empty_n == 1'b0) | (ctrl2_reg_empty_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_ready & ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_done) == 1'b0);
end

assign ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_done = (grp_dataflow_parent_loop_proc12_fu_106_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc12_fu_106_ap_ready = (grp_dataflow_parent_loop_proc12_fu_106_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc12_fu_106_ap_ready);

assign c_fft_col_op_st_din = grp_dataflow_parent_loop_proc12_fu_106_c_fft_col_op_st_din;

assign ctrl1_reg_c_din = ctrl1_reg_dout;

assign ctrl2_reg_c_din = ctrl2_reg_dout;

assign grp_dataflow_parent_loop_proc12_fu_106_ap_start = grp_dataflow_parent_loop_proc12_fu_106_ap_start_reg;

assign grp_fu_177_p0 = grp_fu_177_p00;

assign grp_fu_177_p00 = ret_2_fu_161_p2;

assign grp_fu_177_p1 = grp_fu_177_p10;

assign grp_fu_177_p10 = rhs_reg_201;

assign grp_fu_184_p0 = grp_fu_184_p00;

assign grp_fu_184_p00 = grp_fu_177_p2;

assign grp_fu_184_p1 = grp_fu_184_p10;

assign grp_fu_184_p10 = trunc_ln225_reg_207;

assign layer1_reg_c_din = layer1_reg_dout;

assign lhs_fu_140_p1 = ctrl1_reg_dout[7:0];

assign ret_2_fu_161_p0 = ret_2_fu_161_p00;

assign ret_2_fu_161_p00 = rhs_reg_201;

assign ret_2_fu_161_p1 = ret_2_fu_161_p10;

assign ret_2_fu_161_p10 = lhs_reg_196;

assign rhs_fu_144_p1 = ctrl2_reg_dout[7:0];

assign trunc_ln225_fu_148_p1 = layer1_reg_dout[15:0];

endmodule //fwd_fft_FFT_C
