|g48_music_box
start => w_en.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => w_en.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => addr_rom.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
stop => w_en.OUTPUTSELECT
stop => state.OUTPUTSELECT
stop => state.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
stop => addr_rom.OUTPUTSELECT
pause => g48_note_timer:note_time.pause
looping => play_music.IN1
looping => play_music.IN1
reset => g48_Tempo:get_tempo.reset
reset => g48_note_timer:note_time.reset
reset => g48_audio_flash_control:flash_control.rst
reset => addr_rom[0].ACLR
reset => addr_rom[1].ACLR
reset => addr_rom[2].ACLR
reset => addr_rom[3].ACLR
reset => addr_rom[4].ACLR
reset => addr_rom[5].ACLR
reset => addr_rom[6].ACLR
reset => addr_rom[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => w_en.ACLR
reset => s_del.ENA
clk_50 => LPM_ROM:song_table1.INCLOCK
clk_50 => s_del.CLK
clk_50 => addr_rom[0].CLK
clk_50 => addr_rom[1].CLK
clk_50 => addr_rom[2].CLK
clk_50 => addr_rom[3].CLK
clk_50 => addr_rom[4].CLK
clk_50 => addr_rom[5].CLK
clk_50 => addr_rom[6].CLK
clk_50 => addr_rom[7].CLK
clk_50 => state[0].CLK
clk_50 => state[1].CLK
clk_50 => w_en.CLK
clk_50 => true_octave[0].CLK
clk_50 => true_octave[1].CLK
clk_50 => true_octave[2].CLK
clk_50 => music[0].CLK
clk_50 => music[1].CLK
clk_50 => music[2].CLK
clk_50 => music[3].CLK
clk_50 => music[4].CLK
clk_50 => music[5].CLK
clk_50 => music[6].CLK
clk_50 => music[7].CLK
clk_50 => music[8].CLK
clk_50 => music[9].CLK
clk_50 => music[10].CLK
clk_50 => music[11].CLK
clk_50 => music[12].CLK
clk_50 => music[13].CLK
clk_50 => music[14].CLK
clk_50 => music[15].CLK
clk_50 => LPM_ROM:song_table2.INCLOCK
clk_50 => g48_Tempo:get_tempo.clk
clk_50 => g48_note_timer:note_time.clk
clk_50 => g48_audio_flash_control:flash_control.clk_50
init => g48_audio_flash_control:flash_control.init
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => music.OUTPUTSELECT
slct => play_music.IN1
slct => play_music.IN1
slct => s_del.DATAIN
octave_i => true_octave.OUTPUTSELECT
octave_i => true_octave.OUTPUTSELECT
octave_i => true_octave.OUTPUTSELECT
bpm[0] => g48_Tempo:get_tempo.bpm[0]
bpm[1] => g48_Tempo:get_tempo.bpm[1]
bpm[2] => g48_Tempo:get_tempo.bpm[2]
bpm[3] => g48_Tempo:get_tempo.bpm[3]
bpm[4] => g48_Tempo:get_tempo.bpm[4]
bpm[5] => g48_Tempo:get_tempo.bpm[5]
bpm[6] => g48_Tempo:get_tempo.bpm[6]
bpm[7] => g48_Tempo:get_tempo.bpm[7]
d0[0] <= g48_7_segment_decoder:S0.segments[0]
d0[1] <= g48_7_segment_decoder:S0.segments[1]
d0[2] <= g48_7_segment_decoder:S0.segments[2]
d0[3] <= g48_7_segment_decoder:S0.segments[3]
d0[4] <= g48_7_segment_decoder:S0.segments[4]
d0[5] <= g48_7_segment_decoder:S0.segments[5]
d0[6] <= g48_7_segment_decoder:S0.segments[6]
d1[0] <= g48_7_segment_decoder:S1.segments[0]
d1[1] <= g48_7_segment_decoder:S1.segments[1]
d1[2] <= g48_7_segment_decoder:S1.segments[2]
d1[3] <= g48_7_segment_decoder:S1.segments[3]
d1[4] <= g48_7_segment_decoder:S1.segments[4]
d1[5] <= g48_7_segment_decoder:S1.segments[5]
d1[6] <= g48_7_segment_decoder:S1.segments[6]
d2[0] <= g48_7_segment_decoder:S2.segments[0]
d2[1] <= g48_7_segment_decoder:S2.segments[1]
d2[2] <= g48_7_segment_decoder:S2.segments[2]
d2[3] <= g48_7_segment_decoder:S2.segments[3]
d2[4] <= g48_7_segment_decoder:S2.segments[4]
d2[5] <= g48_7_segment_decoder:S2.segments[5]
d2[6] <= g48_7_segment_decoder:S2.segments[6]
d3[0] <= g48_7_segment_decoder:S3.segments[0]
d3[1] <= g48_7_segment_decoder:S3.segments[1]
d3[2] <= g48_7_segment_decoder:S3.segments[2]
d3[3] <= g48_7_segment_decoder:S3.segments[3]
d3[4] <= g48_7_segment_decoder:S3.segments[4]
d3[5] <= g48_7_segment_decoder:S3.segments[5]
d3[6] <= g48_7_segment_decoder:S3.segments[6]
beat <= g48_Tempo:get_tempo.beat
trigger_o <= g48_note_timer:note_time.TRIGGER
AUD_MCLK <= g48_audio_flash_control:flash_control.AUD_MCLK
AUD_BCLK <= g48_audio_flash_control:flash_control.AUD_BCLK
AUD_DACDAT <= g48_audio_flash_control:flash_control.AUD_DACDAT
AUD_DACLRCK <= g48_audio_flash_control:flash_control.AUD_DACLRCK
I2C_SDAT <= g48_audio_flash_control:flash_control.I2C_SDAT
I2C_SCLK <= g48_audio_flash_control:flash_control.I2C_SCLK
FL_ADDR[0] <= g48_audio_flash_control:flash_control.FL_ADDR[0]
FL_ADDR[1] <= g48_audio_flash_control:flash_control.FL_ADDR[1]
FL_ADDR[2] <= g48_audio_flash_control:flash_control.FL_ADDR[2]
FL_ADDR[3] <= g48_audio_flash_control:flash_control.FL_ADDR[3]
FL_ADDR[4] <= g48_audio_flash_control:flash_control.FL_ADDR[4]
FL_ADDR[5] <= g48_audio_flash_control:flash_control.FL_ADDR[5]
FL_ADDR[6] <= g48_audio_flash_control:flash_control.FL_ADDR[6]
FL_ADDR[7] <= g48_audio_flash_control:flash_control.FL_ADDR[7]
FL_ADDR[8] <= g48_audio_flash_control:flash_control.FL_ADDR[8]
FL_ADDR[9] <= g48_audio_flash_control:flash_control.FL_ADDR[9]
FL_ADDR[10] <= g48_audio_flash_control:flash_control.FL_ADDR[10]
FL_ADDR[11] <= g48_audio_flash_control:flash_control.FL_ADDR[11]
FL_ADDR[12] <= g48_audio_flash_control:flash_control.FL_ADDR[12]
FL_ADDR[13] <= g48_audio_flash_control:flash_control.FL_ADDR[13]
FL_ADDR[14] <= g48_audio_flash_control:flash_control.FL_ADDR[14]
FL_ADDR[15] <= g48_audio_flash_control:flash_control.FL_ADDR[15]
FL_ADDR[16] <= g48_audio_flash_control:flash_control.FL_ADDR[16]
FL_ADDR[17] <= g48_audio_flash_control:flash_control.FL_ADDR[17]
FL_ADDR[18] <= g48_audio_flash_control:flash_control.FL_ADDR[18]
FL_ADDR[19] <= g48_audio_flash_control:flash_control.FL_ADDR[19]
FL_ADDR[20] <= g48_audio_flash_control:flash_control.FL_ADDR[20]
FL_ADDR[21] <= g48_audio_flash_control:flash_control.FL_ADDR[21]
FL_DQ[0] <> g48_audio_flash_control:flash_control.FL_DQ[0]
FL_DQ[1] <> g48_audio_flash_control:flash_control.FL_DQ[1]
FL_DQ[2] <> g48_audio_flash_control:flash_control.FL_DQ[2]
FL_DQ[3] <> g48_audio_flash_control:flash_control.FL_DQ[3]
FL_DQ[4] <> g48_audio_flash_control:flash_control.FL_DQ[4]
FL_DQ[5] <> g48_audio_flash_control:flash_control.FL_DQ[5]
FL_DQ[6] <> g48_audio_flash_control:flash_control.FL_DQ[6]
FL_DQ[7] <> g48_audio_flash_control:flash_control.FL_DQ[7]
FL_CE_N <= g48_audio_flash_control:flash_control.FL_CE_N
FL_OE_N <= g48_audio_flash_control:flash_control.FL_OE_N
FL_WE_N <= g48_audio_flash_control:flash_control.FL_WE_N
FL_RST_N <= g48_audio_flash_control:flash_control.FL_RST_N


|g48_music_box|LPM_ROM:song_table1
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|LPM_ROM:song_table1|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]


|g48_music_box|LPM_ROM:song_table1|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qo01:auto_generated.address_a[0]
address_a[1] => altsyncram_qo01:auto_generated.address_a[1]
address_a[2] => altsyncram_qo01:auto_generated.address_a[2]
address_a[3] => altsyncram_qo01:auto_generated.address_a[3]
address_a[4] => altsyncram_qo01:auto_generated.address_a[4]
address_a[5] => altsyncram_qo01:auto_generated.address_a[5]
address_a[6] => altsyncram_qo01:auto_generated.address_a[6]
address_a[7] => altsyncram_qo01:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qo01:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qo01:auto_generated.q_a[0]
q_a[1] <= altsyncram_qo01:auto_generated.q_a[1]
q_a[2] <= altsyncram_qo01:auto_generated.q_a[2]
q_a[3] <= altsyncram_qo01:auto_generated.q_a[3]
q_a[4] <= altsyncram_qo01:auto_generated.q_a[4]
q_a[5] <= altsyncram_qo01:auto_generated.q_a[5]
q_a[6] <= altsyncram_qo01:auto_generated.q_a[6]
q_a[7] <= altsyncram_qo01:auto_generated.q_a[7]
q_a[8] <= altsyncram_qo01:auto_generated.q_a[8]
q_a[9] <= altsyncram_qo01:auto_generated.q_a[9]
q_a[10] <= altsyncram_qo01:auto_generated.q_a[10]
q_a[11] <= altsyncram_qo01:auto_generated.q_a[11]
q_a[12] <= altsyncram_qo01:auto_generated.q_a[12]
q_a[13] <= altsyncram_qo01:auto_generated.q_a[13]
q_a[14] <= altsyncram_qo01:auto_generated.q_a[14]
q_a[15] <= altsyncram_qo01:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|g48_music_box|LPM_ROM:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|g48_music_box|LPM_ROM:song_table2
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|LPM_ROM:song_table2|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]


|g48_music_box|LPM_ROM:song_table2|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jo01:auto_generated.address_a[0]
address_a[1] => altsyncram_jo01:auto_generated.address_a[1]
address_a[2] => altsyncram_jo01:auto_generated.address_a[2]
address_a[3] => altsyncram_jo01:auto_generated.address_a[3]
address_a[4] => altsyncram_jo01:auto_generated.address_a[4]
address_a[5] => altsyncram_jo01:auto_generated.address_a[5]
address_a[6] => altsyncram_jo01:auto_generated.address_a[6]
address_a[7] => altsyncram_jo01:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jo01:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jo01:auto_generated.q_a[0]
q_a[1] <= altsyncram_jo01:auto_generated.q_a[1]
q_a[2] <= altsyncram_jo01:auto_generated.q_a[2]
q_a[3] <= altsyncram_jo01:auto_generated.q_a[3]
q_a[4] <= altsyncram_jo01:auto_generated.q_a[4]
q_a[5] <= altsyncram_jo01:auto_generated.q_a[5]
q_a[6] <= altsyncram_jo01:auto_generated.q_a[6]
q_a[7] <= altsyncram_jo01:auto_generated.q_a[7]
q_a[8] <= altsyncram_jo01:auto_generated.q_a[8]
q_a[9] <= altsyncram_jo01:auto_generated.q_a[9]
q_a[10] <= altsyncram_jo01:auto_generated.q_a[10]
q_a[11] <= altsyncram_jo01:auto_generated.q_a[11]
q_a[12] <= altsyncram_jo01:auto_generated.q_a[12]
q_a[13] <= altsyncram_jo01:auto_generated.q_a[13]
q_a[14] <= altsyncram_jo01:auto_generated.q_a[14]
q_a[15] <= altsyncram_jo01:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|g48_music_box|LPM_ROM:song_table2|altrom:srom|altsyncram:rom_block|altsyncram_jo01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|g48_music_box|g48_Tempo:get_tempo
bpm[0] => LPM_ROM:tempo_table.ADDRESS[0]
bpm[1] => LPM_ROM:tempo_table.ADDRESS[1]
bpm[2] => LPM_ROM:tempo_table.ADDRESS[2]
bpm[3] => LPM_ROM:tempo_table.ADDRESS[3]
bpm[4] => LPM_ROM:tempo_table.ADDRESS[4]
bpm[5] => LPM_ROM:tempo_table.ADDRESS[5]
bpm[6] => LPM_ROM:tempo_table.ADDRESS[6]
bpm[7] => LPM_ROM:tempo_table.ADDRESS[7]
clk => LPM_ROM:tempo_table.INCLOCK
clk => LPM_COUNTER:lpm_counter_component.CLOCK
clk => LPM_COUNTER:lpm_counter_component2.CLOCK
reset => LPM_COUNTER:lpm_counter_component.ACLR
reset => LPM_COUNTER:lpm_counter_component2.ACLR
enable => sload.IN1
enable => LPM_COUNTER:lpm_counter_component.CNT_EN
beat <= beat.DB_MAX_OUTPUT_PORT_TYPE
tempo_enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
count2[0] <= count2[0].DB_MAX_OUTPUT_PORT_TYPE
count2[1] <= count2[1].DB_MAX_OUTPUT_PORT_TYPE
count2[2] <= count2[2].DB_MAX_OUTPUT_PORT_TYPE
count2[3] <= count2[3].DB_MAX_OUTPUT_PORT_TYPE
count2[4] <= count2[4].DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_Tempo:get_tempo|LPM_ROM:tempo_table
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_Tempo:get_tempo|LPM_ROM:tempo_table|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]


|g48_music_box|g48_Tempo:get_tempo|LPM_ROM:tempo_table|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jd01:auto_generated.address_a[0]
address_a[1] => altsyncram_jd01:auto_generated.address_a[1]
address_a[2] => altsyncram_jd01:auto_generated.address_a[2]
address_a[3] => altsyncram_jd01:auto_generated.address_a[3]
address_a[4] => altsyncram_jd01:auto_generated.address_a[4]
address_a[5] => altsyncram_jd01:auto_generated.address_a[5]
address_a[6] => altsyncram_jd01:auto_generated.address_a[6]
address_a[7] => altsyncram_jd01:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jd01:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jd01:auto_generated.q_a[0]
q_a[1] <= altsyncram_jd01:auto_generated.q_a[1]
q_a[2] <= altsyncram_jd01:auto_generated.q_a[2]
q_a[3] <= altsyncram_jd01:auto_generated.q_a[3]
q_a[4] <= altsyncram_jd01:auto_generated.q_a[4]
q_a[5] <= altsyncram_jd01:auto_generated.q_a[5]
q_a[6] <= altsyncram_jd01:auto_generated.q_a[6]
q_a[7] <= altsyncram_jd01:auto_generated.q_a[7]
q_a[8] <= altsyncram_jd01:auto_generated.q_a[8]
q_a[9] <= altsyncram_jd01:auto_generated.q_a[9]
q_a[10] <= altsyncram_jd01:auto_generated.q_a[10]
q_a[11] <= altsyncram_jd01:auto_generated.q_a[11]
q_a[12] <= altsyncram_jd01:auto_generated.q_a[12]
q_a[13] <= altsyncram_jd01:auto_generated.q_a[13]
q_a[14] <= altsyncram_jd01:auto_generated.q_a[14]
q_a[15] <= altsyncram_jd01:auto_generated.q_a[15]
q_a[16] <= altsyncram_jd01:auto_generated.q_a[16]
q_a[17] <= altsyncram_jd01:auto_generated.q_a[17]
q_a[18] <= altsyncram_jd01:auto_generated.q_a[18]
q_a[19] <= altsyncram_jd01:auto_generated.q_a[19]
q_a[20] <= altsyncram_jd01:auto_generated.q_a[20]
q_a[21] <= altsyncram_jd01:auto_generated.q_a[21]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|g48_music_box|g48_Tempo:get_tempo|LPM_ROM:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT


|g48_music_box|g48_Tempo:get_tempo|LPM_COUNTER:lpm_counter_component
clock => cntr_v8l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_v8l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_v8l:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_v8l:auto_generated.sload
data[0] => cntr_v8l:auto_generated.data[0]
data[1] => cntr_v8l:auto_generated.data[1]
data[2] => cntr_v8l:auto_generated.data[2]
data[3] => cntr_v8l:auto_generated.data[3]
data[4] => cntr_v8l:auto_generated.data[4]
data[5] => cntr_v8l:auto_generated.data[5]
data[6] => cntr_v8l:auto_generated.data[6]
data[7] => cntr_v8l:auto_generated.data[7]
data[8] => cntr_v8l:auto_generated.data[8]
data[9] => cntr_v8l:auto_generated.data[9]
data[10] => cntr_v8l:auto_generated.data[10]
data[11] => cntr_v8l:auto_generated.data[11]
data[12] => cntr_v8l:auto_generated.data[12]
data[13] => cntr_v8l:auto_generated.data[13]
data[14] => cntr_v8l:auto_generated.data[14]
data[15] => cntr_v8l:auto_generated.data[15]
data[16] => cntr_v8l:auto_generated.data[16]
data[17] => cntr_v8l:auto_generated.data[17]
data[18] => cntr_v8l:auto_generated.data[18]
data[19] => cntr_v8l:auto_generated.data[19]
data[20] => cntr_v8l:auto_generated.data[20]
data[21] => cntr_v8l:auto_generated.data[21]
cin => ~NO_FANOUT~
q[0] <= cntr_v8l:auto_generated.q[0]
q[1] <= cntr_v8l:auto_generated.q[1]
q[2] <= cntr_v8l:auto_generated.q[2]
q[3] <= cntr_v8l:auto_generated.q[3]
q[4] <= cntr_v8l:auto_generated.q[4]
q[5] <= cntr_v8l:auto_generated.q[5]
q[6] <= cntr_v8l:auto_generated.q[6]
q[7] <= cntr_v8l:auto_generated.q[7]
q[8] <= cntr_v8l:auto_generated.q[8]
q[9] <= cntr_v8l:auto_generated.q[9]
q[10] <= cntr_v8l:auto_generated.q[10]
q[11] <= cntr_v8l:auto_generated.q[11]
q[12] <= cntr_v8l:auto_generated.q[12]
q[13] <= cntr_v8l:auto_generated.q[13]
q[14] <= cntr_v8l:auto_generated.q[14]
q[15] <= cntr_v8l:auto_generated.q[15]
q[16] <= cntr_v8l:auto_generated.q[16]
q[17] <= cntr_v8l:auto_generated.q[17]
q[18] <= cntr_v8l:auto_generated.q[18]
q[19] <= cntr_v8l:auto_generated.q[19]
q[20] <= cntr_v8l:auto_generated.q[20]
q[21] <= cntr_v8l:auto_generated.q[21]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g48_music_box|g48_Tempo:get_tempo|LPM_COUNTER:lpm_counter_component|cntr_v8l:auto_generated
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
sload => _.IN1
sload => counter_reg_bit1a[21].IN1


|g48_music_box|g48_Tempo:get_tempo|LPM_COUNTER:lpm_counter_component2
clock => cntr_g7l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g7l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_g7l:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_g7l:auto_generated.sload
data[0] => cntr_g7l:auto_generated.data[0]
data[1] => cntr_g7l:auto_generated.data[1]
data[2] => cntr_g7l:auto_generated.data[2]
data[3] => cntr_g7l:auto_generated.data[3]
data[4] => cntr_g7l:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_g7l:auto_generated.q[0]
q[1] <= cntr_g7l:auto_generated.q[1]
q[2] <= cntr_g7l:auto_generated.q[2]
q[3] <= cntr_g7l:auto_generated.q[3]
q[4] <= cntr_g7l:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g48_music_box|g48_Tempo:get_tempo|LPM_COUNTER:lpm_counter_component2|cntr_g7l:auto_generated
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
sload => _.IN1
sload => counter_reg_bit1a[4].IN1


|g48_music_box|g48_note_timer:note_time
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => count.OUTPUTSELECT
tempo_enable => counter.IN1
clk => TRIGGER~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
reset => TRIGGER~reg0.PRESET
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
triplet => Mux1.IN16
triplet => Mux2.IN16
triplet => Mux3.IN16
triplet => Mux4.IN16
triplet => Mux5.IN16
triplet => Mux6.IN16
triplet => Mux7.IN16
triplet => Mux8.IN16
pause => TRIGGER.OUTPUTSELECT
note_duration[0] => Mux0.IN10
note_duration[0] => Mux1.IN19
note_duration[0] => Mux2.IN19
note_duration[0] => Mux3.IN19
note_duration[0] => Mux4.IN19
note_duration[0] => Mux5.IN19
note_duration[0] => Mux6.IN19
note_duration[0] => Mux7.IN19
note_duration[0] => Mux8.IN19
note_duration[1] => Mux0.IN9
note_duration[1] => Mux1.IN18
note_duration[1] => Mux2.IN18
note_duration[1] => Mux3.IN18
note_duration[1] => Mux4.IN18
note_duration[1] => Mux5.IN18
note_duration[1] => Mux6.IN18
note_duration[1] => Mux7.IN18
note_duration[1] => Mux8.IN18
note_duration[2] => Mux0.IN8
note_duration[2] => Mux1.IN17
note_duration[2] => Mux2.IN17
note_duration[2] => Mux3.IN17
note_duration[2] => Mux4.IN17
note_duration[2] => Mux5.IN17
note_duration[2] => Mux6.IN17
note_duration[2] => Mux7.IN17
note_duration[2] => Mux8.IN17
TRIGGER <= TRIGGER~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
count_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
count_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
count_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
count_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
count_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
count_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
count_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
count_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_audio_flash_control:flash_control
clk_50 => g48_flash_read_control:readFlash.clk_50
clk_50 => Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.i_clock
clk_50 => g48_audio_interface:audioOut.clk
rst => Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.i_reset_n
rst => g48_flash_read_control:readFlash.rst
rst => g48_audio_interface:audioOut.rst
init => g48_audio_interface:audioOut.INIT
trigger => g48_flash_read_control:readFlash.trigger
loudness[0] => Mult0.IN3
loudness[0] => Mult1.IN3
loudness[1] => Mult0.IN2
loudness[1] => Mult1.IN2
loudness[2] => Mult0.IN1
loudness[2] => Mult1.IN1
loudness[3] => Mult0.IN0
loudness[3] => Mult1.IN0
note[0] => g48_flash_read_control:readFlash.note[0]
note[1] => g48_flash_read_control:readFlash.note[1]
note[2] => g48_flash_read_control:readFlash.note[2]
note[3] => g48_flash_read_control:readFlash.note[3]
octave[0] => g48_flash_read_control:readFlash.octave[0]
octave[1] => g48_flash_read_control:readFlash.octave[1]
octave[2] => g48_flash_read_control:readFlash.octave[2]
data_size_o[0] <= g48_flash_read_control:readFlash.data_size_o[0]
data_size_o[1] <= g48_flash_read_control:readFlash.data_size_o[1]
data_size_o[2] <= g48_flash_read_control:readFlash.data_size_o[2]
data_size_o[3] <= g48_flash_read_control:readFlash.data_size_o[3]
data_size_o[4] <= g48_flash_read_control:readFlash.data_size_o[4]
data_size_o[5] <= g48_flash_read_control:readFlash.data_size_o[5]
data_size_o[6] <= g48_flash_read_control:readFlash.data_size_o[6]
data_size_o[7] <= g48_flash_read_control:readFlash.data_size_o[7]
data_size_o[8] <= g48_flash_read_control:readFlash.data_size_o[8]
data_size_o[9] <= g48_flash_read_control:readFlash.data_size_o[9]
data_size_o[10] <= g48_flash_read_control:readFlash.data_size_o[10]
data_size_o[11] <= g48_flash_read_control:readFlash.data_size_o[11]
data_size_o[12] <= g48_flash_read_control:readFlash.data_size_o[12]
data_size_o[13] <= g48_flash_read_control:readFlash.data_size_o[13]
data_size_o[14] <= g48_flash_read_control:readFlash.data_size_o[14]
data_size_o[15] <= g48_flash_read_control:readFlash.data_size_o[15]
data_size_o[16] <= g48_flash_read_control:readFlash.data_size_o[16]
data_size_o[17] <= g48_flash_read_control:readFlash.data_size_o[17]
data_size_o[18] <= g48_flash_read_control:readFlash.data_size_o[18]
data_size_o[19] <= g48_flash_read_control:readFlash.data_size_o[19]
data_size_o[20] <= g48_flash_read_control:readFlash.data_size_o[20]
data_size_o[21] <= g48_flash_read_control:readFlash.data_size_o[21]
FL_ADDR[0] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[0]
FL_ADDR[1] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[1]
FL_ADDR[2] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[2]
FL_ADDR[3] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[3]
FL_ADDR[4] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[4]
FL_ADDR[5] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[5]
FL_ADDR[6] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[6]
FL_ADDR[7] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[7]
FL_ADDR[8] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[8]
FL_ADDR[9] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[9]
FL_ADDR[10] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[10]
FL_ADDR[11] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[11]
FL_ADDR[12] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[12]
FL_ADDR[13] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[13]
FL_ADDR[14] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[14]
FL_ADDR[15] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[15]
FL_ADDR[16] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[16]
FL_ADDR[17] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[17]
FL_ADDR[18] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[18]
FL_ADDR[19] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[19]
FL_ADDR[20] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[20]
FL_ADDR[21] <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_ADDR[21]
FL_DQ[0] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[0]
FL_DQ[1] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[1]
FL_DQ[2] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[2]
FL_DQ[3] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[3]
FL_DQ[4] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[4]
FL_DQ[5] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[5]
FL_DQ[6] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[6]
FL_DQ[7] <> Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_DQ[7]
FL_CE_N <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_CE_N
FL_OE_N <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_OE_N
FL_WE_N <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_WE_N
FL_RST_N <= Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem.FL_RST_N
AUD_MCLK <= g48_audio_interface:audioOut.AUD_MCLK
AUD_BCLK <= g48_audio_interface:audioOut.AUD_BCLK
AUD_DACDAT <= g48_audio_interface:audioOut.AUD_DACDAT
AUD_DACLRCK <= g48_audio_interface:audioOut.AUD_DACLRCK
I2C_SDAT <= g48_audio_interface:audioOut.I2C_SDAT
I2C_SCLK <= g48_audio_interface:audioOut.I2C_SCLK


|g48_music_box|g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash
clk_50 => data_size[0].CLK
clk_50 => data_size[1].CLK
clk_50 => data_size[2].CLK
clk_50 => data_size[3].CLK
clk_50 => data_size[4].CLK
clk_50 => data_size[5].CLK
clk_50 => data_size[6].CLK
clk_50 => data_size[7].CLK
clk_50 => data_size[8].CLK
clk_50 => data_size[9].CLK
clk_50 => data_size[10].CLK
clk_50 => data_size[11].CLK
clk_50 => data_size[12].CLK
clk_50 => data_size[13].CLK
clk_50 => data_size[14].CLK
clk_50 => data_size[15].CLK
clk_50 => data_size[16].CLK
clk_50 => data_size[17].CLK
clk_50 => data_size[18].CLK
clk_50 => data_size[19].CLK
clk_50 => data_size[20].CLK
clk_50 => data_size[21].CLK
clk_50 => sample_data[0]~reg0.CLK
clk_50 => sample_data[1]~reg0.CLK
clk_50 => sample_data[2]~reg0.CLK
clk_50 => sample_data[3]~reg0.CLK
clk_50 => sample_data[4]~reg0.CLK
clk_50 => sample_data[5]~reg0.CLK
clk_50 => sample_data[6]~reg0.CLK
clk_50 => sample_data[7]~reg0.CLK
clk_50 => sample_data[8]~reg0.CLK
clk_50 => sample_data[9]~reg0.CLK
clk_50 => sample_data[10]~reg0.CLK
clk_50 => sample_data[11]~reg0.CLK
clk_50 => sample_data[12]~reg0.CLK
clk_50 => sample_data[13]~reg0.CLK
clk_50 => sample_data[14]~reg0.CLK
clk_50 => sample_data[15]~reg0.CLK
clk_50 => state[0].CLK
clk_50 => state[1].CLK
clk_50 => state[2].CLK
clk_50 => state[3].CLK
clk_50 => iflash_address[0].CLK
clk_50 => iflash_address[1].CLK
clk_50 => iflash_address[2].CLK
clk_50 => iflash_address[3].CLK
clk_50 => iflash_address[4].CLK
clk_50 => iflash_address[5].CLK
clk_50 => iflash_address[6].CLK
clk_50 => iflash_address[7].CLK
clk_50 => iflash_address[8].CLK
clk_50 => iflash_address[9].CLK
clk_50 => iflash_address[10].CLK
clk_50 => iflash_address[11].CLK
clk_50 => iflash_address[12].CLK
clk_50 => iflash_address[13].CLK
clk_50 => iflash_address[14].CLK
clk_50 => iflash_address[15].CLK
clk_50 => iflash_address[16].CLK
clk_50 => iflash_address[17].CLK
clk_50 => iflash_address[18].CLK
clk_50 => iflash_address[19].CLK
clk_50 => iflash_address[20].CLK
clk_50 => iflash_address[21].CLK
clk_50 => read_start~reg0.CLK
clk_50 => init.CLK
clk_50 => sample_address[0].CLK
clk_50 => sample_address[1].CLK
clk_50 => sample_address[2].CLK
clk_50 => sample_address[3].CLK
clk_50 => sample_address[4].CLK
clk_50 => sample_address[5].CLK
clk_50 => sample_address[6].CLK
clk_50 => sample_address[7].CLK
clk_50 => sample_address[8].CLK
clk_50 => sample_address[9].CLK
clk_50 => sample_address[10].CLK
clk_50 => sample_address[11].CLK
clk_50 => sample_address[12].CLK
clk_50 => sample_address[13].CLK
clk_50 => sample_address[14].CLK
clk_50 => sample_address[15].CLK
clk_50 => sample_address[16].CLK
clk_50 => sample_address[17].CLK
clk_50 => sample_address[18].CLK
clk_50 => sample_address[19].CLK
clk_50 => sample_address[20].CLK
clk_50 => sample_address[21].CLK
clk_50 => sample_address[22].CLK
clk_50 => sample_address[23].CLK
clk_50 => sample_address[24].CLK
clk_50 => sample_address[25].CLK
clk_50 => sample_address[26].CLK
clk_50 => sample_address[27].CLK
clk_50 => sample_address[28].CLK
clk_50 => sample_address[29].CLK
clk_50 => sample_address[30].CLK
clk_50 => sample_address[31].CLK
clk_50 => sample_address[32].CLK
clk_50 => sample_address[33].CLK
clk_50 => sample_address[34].CLK
clk_50 => sample_address[35].CLK
clk_50 => sample_address[36].CLK
clk_50 => sample_address[37].CLK
clk_50 => sample_address[38].CLK
clk_50 => sample_address[39].CLK
clk_50 => sample_address[40].CLK
clk_50 => sample_address[41].CLK
clk_50 => sample_address[42].CLK
clk_50 => sample_address[43].CLK
clk_50 => sample_address[44].CLK
rst => sample_data[0]~reg0.ACLR
rst => sample_data[1]~reg0.ACLR
rst => sample_data[2]~reg0.ACLR
rst => sample_data[3]~reg0.ACLR
rst => sample_data[4]~reg0.ACLR
rst => sample_data[5]~reg0.ACLR
rst => sample_data[6]~reg0.ACLR
rst => sample_data[7]~reg0.ACLR
rst => sample_data[8]~reg0.ACLR
rst => sample_data[9]~reg0.ACLR
rst => sample_data[10]~reg0.ACLR
rst => sample_data[11]~reg0.ACLR
rst => sample_data[12]~reg0.ACLR
rst => sample_data[13]~reg0.ACLR
rst => sample_data[14]~reg0.ACLR
rst => sample_data[15]~reg0.ACLR
rst => state[0].ACLR
rst => state[1].ACLR
rst => state[2].ACLR
rst => state[3].ACLR
rst => iflash_address[0].ACLR
rst => iflash_address[1].ACLR
rst => iflash_address[2].ACLR
rst => iflash_address[3].PRESET
rst => iflash_address[4].ACLR
rst => iflash_address[5].PRESET
rst => iflash_address[6].ACLR
rst => iflash_address[7].ACLR
rst => iflash_address[8].ACLR
rst => iflash_address[9].ACLR
rst => iflash_address[10].ACLR
rst => iflash_address[11].ACLR
rst => iflash_address[12].ACLR
rst => iflash_address[13].ACLR
rst => iflash_address[14].ACLR
rst => iflash_address[15].ACLR
rst => iflash_address[16].ACLR
rst => iflash_address[17].ACLR
rst => iflash_address[18].ACLR
rst => iflash_address[19].ACLR
rst => iflash_address[20].ACLR
rst => iflash_address[21].ACLR
rst => read_start~reg0.ACLR
rst => init.PRESET
rst => sample_address[0].ACLR
rst => sample_address[1].ACLR
rst => sample_address[2].ACLR
rst => sample_address[3].ACLR
rst => sample_address[4].ACLR
rst => sample_address[5].ACLR
rst => sample_address[6].ACLR
rst => sample_address[7].ACLR
rst => sample_address[8].ACLR
rst => sample_address[9].ACLR
rst => sample_address[10].ACLR
rst => sample_address[11].ACLR
rst => sample_address[12].ACLR
rst => sample_address[13].ACLR
rst => sample_address[14].ACLR
rst => sample_address[15].ACLR
rst => sample_address[16].ACLR
rst => sample_address[17].ACLR
rst => sample_address[18].ACLR
rst => sample_address[19].ACLR
rst => sample_address[20].ACLR
rst => sample_address[21].ACLR
rst => sample_address[22].ACLR
rst => sample_address[23].ACLR
rst => sample_address[24].ACLR
rst => sample_address[25].PRESET
rst => sample_address[26].PRESET
rst => sample_address[27].ACLR
rst => sample_address[28].PRESET
rst => sample_address[29].ACLR
rst => sample_address[30].ACLR
rst => sample_address[31].ACLR
rst => sample_address[32].ACLR
rst => sample_address[33].ACLR
rst => sample_address[34].ACLR
rst => sample_address[35].ACLR
rst => sample_address[36].ACLR
rst => sample_address[37].ACLR
rst => sample_address[38].ACLR
rst => sample_address[39].ACLR
rst => sample_address[40].ACLR
rst => sample_address[41].ACLR
rst => sample_address[42].ACLR
rst => sample_address[43].ACLR
rst => sample_address[44].ACLR
rst => data_size[21].ENA
rst => data_size[20].ENA
rst => data_size[19].ENA
rst => data_size[18].ENA
rst => data_size[17].ENA
rst => data_size[16].ENA
rst => data_size[15].ENA
rst => data_size[14].ENA
rst => data_size[13].ENA
rst => data_size[12].ENA
rst => data_size[11].ENA
rst => data_size[10].ENA
rst => data_size[9].ENA
rst => data_size[8].ENA
rst => data_size[7].ENA
rst => data_size[6].ENA
rst => data_size[5].ENA
rst => data_size[4].ENA
rst => data_size[3].ENA
rst => data_size[2].ENA
rst => data_size[1].ENA
rst => data_size[0].ENA
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => data_size.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => sample_data.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => iflash_address.OUTPUTSELECT
read_done => read_start.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => read_start.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => flash_memory_read.IN0
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
read_done => state.OUTPUTSELECT
step => flash_memory_read.IN1
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => iflash_address.OUTPUTSELECT
step => state.OUTPUTSELECT
step => state.OUTPUTSELECT
step => state.OUTPUTSELECT
step => state.OUTPUTSELECT
odata[0] => data_size.DATAB
odata[0] => data_size.DATAB
odata[0] => data_size.DATAB
odata[0] => sample_data.DATAB
odata[0] => sample_data.DATAB
odata[1] => data_size.DATAB
odata[1] => data_size.DATAB
odata[1] => data_size.DATAB
odata[1] => sample_data.DATAB
odata[1] => sample_data.DATAB
odata[2] => data_size.DATAB
odata[2] => data_size.DATAB
odata[2] => data_size.DATAB
odata[2] => sample_data.DATAB
odata[2] => sample_data.DATAB
odata[3] => data_size.DATAB
odata[3] => data_size.DATAB
odata[3] => data_size.DATAB
odata[3] => sample_data.DATAB
odata[3] => sample_data.DATAB
odata[4] => data_size.DATAB
odata[4] => data_size.DATAB
odata[4] => data_size.DATAB
odata[4] => sample_data.DATAB
odata[4] => sample_data.DATAB
odata[5] => data_size.DATAB
odata[5] => data_size.DATAB
odata[5] => data_size.DATAB
odata[5] => sample_data.DATAB
odata[5] => sample_data.DATAB
odata[6] => data_size.DATAB
odata[6] => data_size.DATAB
odata[6] => sample_data.DATAB
odata[6] => sample_data.DATAB
odata[7] => data_size.DATAB
odata[7] => data_size.DATAB
odata[7] => sample_data.DATAB
odata[7] => sample_data.DATAB
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => sample_address.OUTPUTSELECT
trigger => init.ENA
note[0] => Mux65.IN19
note[0] => Mux66.IN19
note[0] => Mux67.IN19
note[0] => Mux68.IN19
note[0] => Mux69.IN19
note[0] => Mux70.IN19
note[0] => Mux72.IN19
note[0] => Mux73.IN19
note[0] => Mux74.IN19
note[0] => Mux75.IN19
note[0] => Mux76.IN19
note[0] => Mux77.IN19
note[0] => Mux78.IN19
note[0] => Mux79.IN19
note[0] => Mux80.IN19
note[0] => Mux81.IN19
note[0] => Mux82.IN19
note[0] => Mux83.IN19
note[0] => Mux84.IN19
note[1] => Mux65.IN18
note[1] => Mux66.IN18
note[1] => Mux67.IN18
note[1] => Mux68.IN18
note[1] => Mux69.IN18
note[1] => Mux70.IN18
note[1] => Mux71.IN10
note[1] => Mux72.IN18
note[1] => Mux73.IN18
note[1] => Mux74.IN18
note[1] => Mux75.IN18
note[1] => Mux76.IN18
note[1] => Mux77.IN18
note[1] => Mux78.IN18
note[1] => Mux79.IN18
note[1] => Mux80.IN18
note[1] => Mux81.IN18
note[1] => Mux82.IN18
note[1] => Mux83.IN18
note[1] => Mux84.IN18
note[2] => Mux65.IN17
note[2] => Mux66.IN17
note[2] => Mux67.IN17
note[2] => Mux68.IN17
note[2] => Mux69.IN17
note[2] => Mux70.IN17
note[2] => Mux71.IN9
note[2] => Mux72.IN17
note[2] => Mux73.IN17
note[2] => Mux74.IN17
note[2] => Mux75.IN17
note[2] => Mux76.IN17
note[2] => Mux77.IN17
note[2] => Mux78.IN17
note[2] => Mux79.IN17
note[2] => Mux80.IN17
note[2] => Mux81.IN17
note[2] => Mux82.IN17
note[2] => Mux83.IN17
note[2] => Mux84.IN17
note[3] => Mux65.IN16
note[3] => Mux66.IN16
note[3] => Mux67.IN16
note[3] => Mux68.IN16
note[3] => Mux69.IN16
note[3] => Mux70.IN16
note[3] => Mux71.IN8
note[3] => Mux72.IN16
note[3] => Mux73.IN16
note[3] => Mux74.IN16
note[3] => Mux75.IN16
note[3] => Mux76.IN16
note[3] => Mux77.IN16
note[3] => Mux78.IN16
note[3] => Mux79.IN16
note[3] => Mux80.IN16
note[3] => Mux81.IN16
note[3] => Mux82.IN16
note[3] => Mux83.IN16
note[3] => Mux84.IN16
octave[0] => Mux85.IN9
octave[0] => Mux86.IN8
octave[0] => Mux87.IN7
octave[0] => Mux88.IN6
octave[0] => Mux89.IN5
octave[0] => Mux90.IN4
octave[0] => Mux91.IN3
octave[0] => Mux92.IN2
octave[0] => Mux93.IN2
octave[0] => Mux94.IN2
octave[0] => Mux95.IN2
octave[0] => Mux96.IN2
octave[0] => Mux97.IN2
octave[0] => Mux98.IN2
octave[0] => Mux99.IN2
octave[0] => Mux100.IN2
octave[0] => Mux101.IN2
octave[0] => Mux102.IN2
octave[0] => Mux103.IN2
octave[0] => Mux104.IN2
octave[1] => Mux85.IN8
octave[1] => Mux86.IN7
octave[1] => Mux87.IN6
octave[1] => Mux88.IN5
octave[1] => Mux89.IN4
octave[1] => Mux90.IN3
octave[1] => Mux91.IN2
octave[1] => Mux92.IN1
octave[1] => Mux93.IN1
octave[1] => Mux94.IN1
octave[1] => Mux95.IN1
octave[1] => Mux96.IN1
octave[1] => Mux97.IN1
octave[1] => Mux98.IN1
octave[1] => Mux99.IN1
octave[1] => Mux100.IN1
octave[1] => Mux101.IN1
octave[1] => Mux102.IN1
octave[1] => Mux103.IN1
octave[1] => Mux104.IN1
octave[2] => Mux85.IN7
octave[2] => Mux86.IN6
octave[2] => Mux87.IN5
octave[2] => Mux88.IN4
octave[2] => Mux89.IN3
octave[2] => Mux90.IN2
octave[2] => Mux91.IN1
octave[2] => Mux92.IN0
octave[2] => Mux93.IN0
octave[2] => Mux94.IN0
octave[2] => Mux95.IN0
octave[2] => Mux96.IN0
octave[2] => Mux97.IN0
octave[2] => Mux98.IN0
octave[2] => Mux99.IN0
octave[2] => Mux100.IN0
octave[2] => Mux101.IN0
octave[2] => Mux102.IN0
octave[2] => Mux103.IN0
octave[2] => Mux104.IN0
flash_address[0] <= iflash_address[0].DB_MAX_OUTPUT_PORT_TYPE
flash_address[1] <= iflash_address[1].DB_MAX_OUTPUT_PORT_TYPE
flash_address[2] <= iflash_address[2].DB_MAX_OUTPUT_PORT_TYPE
flash_address[3] <= iflash_address[3].DB_MAX_OUTPUT_PORT_TYPE
flash_address[4] <= iflash_address[4].DB_MAX_OUTPUT_PORT_TYPE
flash_address[5] <= iflash_address[5].DB_MAX_OUTPUT_PORT_TYPE
flash_address[6] <= iflash_address[6].DB_MAX_OUTPUT_PORT_TYPE
flash_address[7] <= iflash_address[7].DB_MAX_OUTPUT_PORT_TYPE
flash_address[8] <= iflash_address[8].DB_MAX_OUTPUT_PORT_TYPE
flash_address[9] <= iflash_address[9].DB_MAX_OUTPUT_PORT_TYPE
flash_address[10] <= iflash_address[10].DB_MAX_OUTPUT_PORT_TYPE
flash_address[11] <= iflash_address[11].DB_MAX_OUTPUT_PORT_TYPE
flash_address[12] <= iflash_address[12].DB_MAX_OUTPUT_PORT_TYPE
flash_address[13] <= iflash_address[13].DB_MAX_OUTPUT_PORT_TYPE
flash_address[14] <= iflash_address[14].DB_MAX_OUTPUT_PORT_TYPE
flash_address[15] <= iflash_address[15].DB_MAX_OUTPUT_PORT_TYPE
flash_address[16] <= iflash_address[16].DB_MAX_OUTPUT_PORT_TYPE
flash_address[17] <= iflash_address[17].DB_MAX_OUTPUT_PORT_TYPE
flash_address[18] <= iflash_address[18].DB_MAX_OUTPUT_PORT_TYPE
flash_address[19] <= iflash_address[19].DB_MAX_OUTPUT_PORT_TYPE
flash_address[20] <= iflash_address[20].DB_MAX_OUTPUT_PORT_TYPE
flash_address[21] <= iflash_address[21].DB_MAX_OUTPUT_PORT_TYPE
read_start <= read_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[0] <= sample_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[1] <= sample_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[2] <= sample_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[3] <= sample_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[4] <= sample_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[5] <= sample_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[6] <= sample_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[7] <= sample_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[8] <= sample_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[9] <= sample_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[10] <= sample_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[11] <= sample_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[12] <= sample_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[13] <= sample_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[14] <= sample_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample_data[15] <= sample_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_size_o[0] <= data_size[0].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[1] <= data_size[1].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[2] <= data_size[2].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[3] <= data_size[3].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[4] <= data_size[4].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[5] <= data_size[5].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[6] <= data_size[6].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[7] <= data_size[7].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[8] <= data_size[8].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[9] <= data_size[9].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[10] <= data_size[10].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[11] <= data_size[11].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[12] <= data_size[12].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[13] <= data_size[13].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[14] <= data_size[14].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[15] <= data_size[15].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[16] <= data_size[16].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[17] <= data_size[17].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[18] <= data_size[18].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[19] <= data_size[19].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[20] <= data_size[20].DB_MAX_OUTPUT_PORT_TYPE
data_size_o[21] <= data_size[21].DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem
i_clock => Altera_UP_Flash_Memory_User_Interface:ui.i_clock
i_clock => address_reg[0].CLK
i_clock => address_reg[1].CLK
i_clock => address_reg[2].CLK
i_clock => address_reg[3].CLK
i_clock => address_reg[4].CLK
i_clock => address_reg[5].CLK
i_clock => address_reg[6].CLK
i_clock => address_reg[7].CLK
i_clock => address_reg[8].CLK
i_clock => address_reg[9].CLK
i_clock => address_reg[10].CLK
i_clock => address_reg[11].CLK
i_clock => address_reg[12].CLK
i_clock => address_reg[13].CLK
i_clock => address_reg[14].CLK
i_clock => address_reg[15].CLK
i_clock => address_reg[16].CLK
i_clock => address_reg[17].CLK
i_clock => address_reg[18].CLK
i_clock => address_reg[19].CLK
i_clock => address_reg[20].CLK
i_clock => address_reg[21].CLK
i_clock => data_reg[0].CLK
i_clock => data_reg[1].CLK
i_clock => data_reg[2].CLK
i_clock => data_reg[3].CLK
i_clock => data_reg[4].CLK
i_clock => data_reg[5].CLK
i_clock => data_reg[6].CLK
i_clock => data_reg[7].CLK
i_clock => erase_reg.CLK
i_clock => write_reg.CLK
i_clock => read_reg.CLK
i_clock => Altera_UP_Flash_Memory_Controller:fm.i_clock
i_reset_n => Altera_UP_Flash_Memory_User_Interface:ui.i_reset_n
i_reset_n => Altera_UP_Flash_Memory_Controller:fm.i_reset_n
i_address[0] => address_reg[0].DATAIN
i_address[1] => address_reg[1].DATAIN
i_address[2] => address_reg[2].DATAIN
i_address[3] => address_reg[3].DATAIN
i_address[4] => address_reg[4].DATAIN
i_address[5] => address_reg[5].DATAIN
i_address[6] => address_reg[6].DATAIN
i_address[7] => address_reg[7].DATAIN
i_address[8] => address_reg[8].DATAIN
i_address[9] => address_reg[9].DATAIN
i_address[10] => address_reg[10].DATAIN
i_address[11] => address_reg[11].DATAIN
i_address[12] => address_reg[12].DATAIN
i_address[13] => address_reg[13].DATAIN
i_address[14] => address_reg[14].DATAIN
i_address[15] => address_reg[15].DATAIN
i_address[16] => address_reg[16].DATAIN
i_address[17] => address_reg[17].DATAIN
i_address[18] => address_reg[18].DATAIN
i_address[19] => address_reg[19].DATAIN
i_address[20] => address_reg[20].DATAIN
i_address[21] => address_reg[21].DATAIN
i_data[0] => data_reg[0].DATAIN
i_data[1] => data_reg[1].DATAIN
i_data[2] => data_reg[2].DATAIN
i_data[3] => data_reg[3].DATAIN
i_data[4] => data_reg[4].DATAIN
i_data[5] => data_reg[5].DATAIN
i_data[6] => data_reg[6].DATAIN
i_data[7] => data_reg[7].DATAIN
i_read => read_reg.DATAIN
i_write => write_reg.DATAIN
i_erase => erase_reg.DATAIN
o_data[0] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[0]
o_data[1] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[1]
o_data[2] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[2]
o_data[3] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[3]
o_data[4] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[4]
o_data[5] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[5]
o_data[6] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[6]
o_data[7] <= Altera_UP_Flash_Memory_User_Interface:ui.o_data[7]
o_done <= Altera_UP_Flash_Memory_User_Interface:ui.o_done
FL_ADDR[0] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[0]
FL_ADDR[1] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[1]
FL_ADDR[2] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[2]
FL_ADDR[3] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[3]
FL_ADDR[4] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[4]
FL_ADDR[5] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[5]
FL_ADDR[6] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[6]
FL_ADDR[7] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[7]
FL_ADDR[8] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[8]
FL_ADDR[9] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[9]
FL_ADDR[10] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[10]
FL_ADDR[11] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[11]
FL_ADDR[12] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[12]
FL_ADDR[13] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[13]
FL_ADDR[14] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[14]
FL_ADDR[15] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[15]
FL_ADDR[16] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[16]
FL_ADDR[17] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[17]
FL_ADDR[18] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[18]
FL_ADDR[19] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[19]
FL_ADDR[20] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[20]
FL_ADDR[21] <= Altera_UP_Flash_Memory_Controller:fm.o_flash_address[21]
FL_DQ[0] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[0]
FL_DQ[1] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[1]
FL_DQ[2] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[2]
FL_DQ[3] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[3]
FL_DQ[4] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[4]
FL_DQ[5] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[5]
FL_DQ[6] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[6]
FL_DQ[7] <> Altera_UP_Flash_Memory_Controller:fm.b_flash_data[7]
FL_CE_N <= Altera_UP_Flash_Memory_Controller:fm.o_flash_ce_n
FL_OE_N <= Altera_UP_Flash_Memory_Controller:fm.o_flash_oe_n
FL_WE_N <= Altera_UP_Flash_Memory_Controller:fm.o_flash_we_n
FL_RST_N <= Altera_UP_Flash_Memory_Controller:fm.o_flash_reset_n


|g48_music_box|g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui
i_clock => last_erase_address[0].CLK
i_clock => last_erase_address[1].CLK
i_clock => last_erase_address[2].CLK
i_clock => last_erase_address[3].CLK
i_clock => last_erase_address[4].CLK
i_clock => last_erase_address[5].CLK
i_clock => last_erase_address[6].CLK
i_clock => last_erase_address[7].CLK
i_clock => last_erase_address[8].CLK
i_clock => last_erase_address[9].CLK
i_clock => last_erase_address[10].CLK
i_clock => last_erase_address[11].CLK
i_clock => last_erase_address[12].CLK
i_clock => last_erase_address[13].CLK
i_clock => last_erase_address[14].CLK
i_clock => last_erase_address[15].CLK
i_clock => last_erase_address[16].CLK
i_clock => last_erase_address[17].CLK
i_clock => last_erase_address[18].CLK
i_clock => last_erase_address[19].CLK
i_clock => last_erase_address[20].CLK
i_clock => last_erase_address[21].CLK
i_clock => last_erase_byte[0].CLK
i_clock => last_erase_byte[1].CLK
i_clock => last_erase_byte[2].CLK
i_clock => last_erase_byte[3].CLK
i_clock => last_erase_byte[4].CLK
i_clock => last_erase_byte[5].CLK
i_clock => last_erase_byte[6].CLK
i_clock => last_erase_byte[7].CLK
i_clock => command_cycle[0].CLK
i_clock => command_cycle[1].CLK
i_clock => command_cycle[2].CLK
i_clock => data_reg[0].CLK
i_clock => data_reg[1].CLK
i_clock => data_reg[2].CLK
i_clock => data_reg[3].CLK
i_clock => data_reg[4].CLK
i_clock => data_reg[5].CLK
i_clock => data_reg[6].CLK
i_clock => data_reg[7].CLK
i_clock => address_reg[0].CLK
i_clock => address_reg[1].CLK
i_clock => address_reg[2].CLK
i_clock => address_reg[3].CLK
i_clock => address_reg[4].CLK
i_clock => address_reg[5].CLK
i_clock => address_reg[6].CLK
i_clock => address_reg[7].CLK
i_clock => address_reg[8].CLK
i_clock => address_reg[9].CLK
i_clock => address_reg[10].CLK
i_clock => address_reg[11].CLK
i_clock => address_reg[12].CLK
i_clock => address_reg[13].CLK
i_clock => address_reg[14].CLK
i_clock => address_reg[15].CLK
i_clock => address_reg[16].CLK
i_clock => address_reg[17].CLK
i_clock => address_reg[18].CLK
i_clock => address_reg[19].CLK
i_clock => address_reg[20].CLK
i_clock => address_reg[21].CLK
i_clock => present_state~1.DATAIN
i_reset_n => last_erase_address[0].ACLR
i_reset_n => last_erase_address[1].ACLR
i_reset_n => last_erase_address[2].ACLR
i_reset_n => last_erase_address[3].ACLR
i_reset_n => last_erase_address[4].ACLR
i_reset_n => last_erase_address[5].ACLR
i_reset_n => last_erase_address[6].ACLR
i_reset_n => last_erase_address[7].ACLR
i_reset_n => last_erase_address[8].ACLR
i_reset_n => last_erase_address[9].ACLR
i_reset_n => last_erase_address[10].ACLR
i_reset_n => last_erase_address[11].ACLR
i_reset_n => last_erase_address[12].ACLR
i_reset_n => last_erase_address[13].ACLR
i_reset_n => last_erase_address[14].ACLR
i_reset_n => last_erase_address[15].ACLR
i_reset_n => last_erase_address[16].ACLR
i_reset_n => last_erase_address[17].ACLR
i_reset_n => last_erase_address[18].ACLR
i_reset_n => last_erase_address[19].ACLR
i_reset_n => last_erase_address[20].ACLR
i_reset_n => last_erase_address[21].ACLR
i_reset_n => last_erase_byte[0].ACLR
i_reset_n => last_erase_byte[1].ACLR
i_reset_n => last_erase_byte[2].ACLR
i_reset_n => last_erase_byte[3].ACLR
i_reset_n => last_erase_byte[4].ACLR
i_reset_n => last_erase_byte[5].ACLR
i_reset_n => last_erase_byte[6].ACLR
i_reset_n => last_erase_byte[7].ACLR
i_reset_n => command_cycle[0].ACLR
i_reset_n => command_cycle[1].ACLR
i_reset_n => command_cycle[2].ACLR
i_reset_n => data_reg[0].ACLR
i_reset_n => data_reg[1].ACLR
i_reset_n => data_reg[2].ACLR
i_reset_n => data_reg[3].ACLR
i_reset_n => data_reg[4].ACLR
i_reset_n => data_reg[5].ACLR
i_reset_n => data_reg[6].ACLR
i_reset_n => data_reg[7].ACLR
i_reset_n => address_reg[0].ACLR
i_reset_n => address_reg[1].ACLR
i_reset_n => address_reg[2].ACLR
i_reset_n => address_reg[3].ACLR
i_reset_n => address_reg[4].ACLR
i_reset_n => address_reg[5].ACLR
i_reset_n => address_reg[6].ACLR
i_reset_n => address_reg[7].ACLR
i_reset_n => address_reg[8].ACLR
i_reset_n => address_reg[9].ACLR
i_reset_n => address_reg[10].ACLR
i_reset_n => address_reg[11].ACLR
i_reset_n => address_reg[12].ACLR
i_reset_n => address_reg[13].ACLR
i_reset_n => address_reg[14].ACLR
i_reset_n => address_reg[15].ACLR
i_reset_n => address_reg[16].ACLR
i_reset_n => address_reg[17].ACLR
i_reset_n => address_reg[18].ACLR
i_reset_n => address_reg[19].ACLR
i_reset_n => address_reg[20].ACLR
i_reset_n => address_reg[21].ACLR
i_reset_n => present_state~3.DATAIN
i_address[0] => Equal0.IN43
i_address[0] => address_reg[0].DATAIN
i_address[1] => Equal0.IN42
i_address[1] => address_reg[1].DATAIN
i_address[2] => Equal0.IN41
i_address[2] => address_reg[2].DATAIN
i_address[3] => Equal0.IN40
i_address[3] => address_reg[3].DATAIN
i_address[4] => Equal0.IN39
i_address[4] => address_reg[4].DATAIN
i_address[5] => Equal0.IN38
i_address[5] => address_reg[5].DATAIN
i_address[6] => Equal0.IN37
i_address[6] => address_reg[6].DATAIN
i_address[7] => Equal0.IN36
i_address[7] => address_reg[7].DATAIN
i_address[8] => Equal0.IN35
i_address[8] => address_reg[8].DATAIN
i_address[9] => Equal0.IN34
i_address[9] => address_reg[9].DATAIN
i_address[10] => Equal0.IN33
i_address[10] => address_reg[10].DATAIN
i_address[11] => Equal0.IN32
i_address[11] => address_reg[11].DATAIN
i_address[12] => Equal0.IN31
i_address[12] => address_reg[12].DATAIN
i_address[13] => Equal0.IN30
i_address[13] => address_reg[13].DATAIN
i_address[14] => Equal0.IN29
i_address[14] => address_reg[14].DATAIN
i_address[15] => Equal0.IN28
i_address[15] => address_reg[15].DATAIN
i_address[16] => Equal0.IN27
i_address[16] => address_reg[16].DATAIN
i_address[17] => Equal0.IN26
i_address[17] => address_reg[17].DATAIN
i_address[18] => Equal0.IN25
i_address[18] => address_reg[18].DATAIN
i_address[19] => Equal0.IN24
i_address[19] => address_reg[19].DATAIN
i_address[20] => Equal0.IN23
i_address[20] => address_reg[20].DATAIN
i_address[21] => Equal0.IN22
i_address[21] => address_reg[21].DATAIN
i_data[0] => data_reg[0].DATAIN
i_data[1] => data_reg[1].DATAIN
i_data[2] => data_reg[2].DATAIN
i_data[3] => data_reg[3].DATAIN
i_data[4] => data_reg[4].DATAIN
i_data[5] => data_reg[5].DATAIN
i_data[6] => data_reg[6].DATAIN
i_data[7] => data_reg[7].DATAIN
i_read => next_state.OUTPUTSELECT
i_read => next_state.OUTPUTSELECT
i_read => next_state.OUTPUTSELECT
i_read => next_state.OUTPUTSELECT
i_read => process_0.IN0
i_read => Selector1.IN3
i_write => next_state.OUTPUTSELECT
i_write => next_state.OUTPUTSELECT
i_write => next_state.OUTPUTSELECT
i_write => next_state.DATAA
i_write => process_0.IN1
i_erase => next_state.OUTPUTSELECT
i_erase => next_state.OUTPUTSELECT
i_erase => process_0.IN1
i_erase => next_state.DATAA
o_data[0] <= i_data_from_flash[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data_from_flash[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data_from_flash[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data_from_flash[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data_from_flash[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data_from_flash[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data_from_flash[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data_from_flash[7].DB_MAX_OUTPUT_PORT_TYPE
o_done <= o_done.DB_MAX_OUTPUT_PORT_TYPE
i_flash_done => next_state.OUTPUTSELECT
i_flash_done => next_state.OUTPUTSELECT
i_flash_done => next_state.s_CHECK_MEMORY_CONTENTS.DATAB
i_flash_done => next_state.s_WRITE_CYCLE_DELAY.DATAB
i_flash_done => next_state.s_CHECK_WRITE_COMPLETE.DATAB
i_flash_done => next_state.s_CHECK_ERASE_DONE.DATAB
i_flash_done => Selector7.IN5
i_flash_done => Selector1.IN1
i_flash_done => Selector2.IN2
i_flash_done => Selector3.IN1
i_flash_done => Selector4.IN1
i_flash_done => Selector5.IN2
i_flash_done => Selector6.IN1
i_data_from_flash[0] => Equal1.IN15
i_data_from_flash[0] => o_data[0].DATAIN
i_data_from_flash[1] => Equal1.IN14
i_data_from_flash[1] => o_data[1].DATAIN
i_data_from_flash[2] => Equal1.IN13
i_data_from_flash[2] => o_data[2].DATAIN
i_data_from_flash[3] => Equal1.IN12
i_data_from_flash[3] => o_data[3].DATAIN
i_data_from_flash[4] => Equal1.IN11
i_data_from_flash[4] => o_data[4].DATAIN
i_data_from_flash[5] => Equal1.IN10
i_data_from_flash[5] => o_data[5].DATAIN
i_data_from_flash[6] => Equal1.IN9
i_data_from_flash[6] => o_data[6].DATAIN
i_data_from_flash[7] => Equal1.IN8
i_data_from_flash[7] => process_0.IN1
i_data_from_flash[7] => Selector7.IN6
i_data_from_flash[7] => o_data[7].DATAIN
i_data_from_flash[7] => Selector6.IN3
o_address_to_flash[0] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[1] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[2] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[3] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[4] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[5] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[6] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[7] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[8] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[9] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[10] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[11] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[12] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[13] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[14] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[15] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[16] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[17] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[18] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[19] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[20] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_address_to_flash[21] <= o_address_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[0] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[1] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[2] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[3] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[4] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[5] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[6] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_data_to_flash[7] <= o_data_to_flash.DB_MAX_OUTPUT_PORT_TYPE
o_read_flash <= o_read_flash.DB_MAX_OUTPUT_PORT_TYPE
o_write_flash <= o_write_flash.DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm
i_clock => data_from_flash[0].CLK
i_clock => data_from_flash[1].CLK
i_clock => data_from_flash[2].CLK
i_clock => data_from_flash[3].CLK
i_clock => data_from_flash[4].CLK
i_clock => data_from_flash[5].CLK
i_clock => data_from_flash[6].CLK
i_clock => data_from_flash[7].CLK
i_clock => flash_address[0].CLK
i_clock => flash_address[1].CLK
i_clock => flash_address[2].CLK
i_clock => flash_address[3].CLK
i_clock => flash_address[4].CLK
i_clock => flash_address[5].CLK
i_clock => flash_address[6].CLK
i_clock => flash_address[7].CLK
i_clock => flash_address[8].CLK
i_clock => flash_address[9].CLK
i_clock => flash_address[10].CLK
i_clock => flash_address[11].CLK
i_clock => flash_address[12].CLK
i_clock => flash_address[13].CLK
i_clock => flash_address[14].CLK
i_clock => flash_address[15].CLK
i_clock => flash_address[16].CLK
i_clock => flash_address[17].CLK
i_clock => flash_address[18].CLK
i_clock => flash_address[19].CLK
i_clock => flash_address[20].CLK
i_clock => flash_address[21].CLK
i_clock => data_to_flash[0].CLK
i_clock => data_to_flash[1].CLK
i_clock => data_to_flash[2].CLK
i_clock => data_to_flash[3].CLK
i_clock => data_to_flash[4].CLK
i_clock => data_to_flash[5].CLK
i_clock => data_to_flash[6].CLK
i_clock => data_to_flash[7].CLK
i_clock => flash_reset_n.CLK
i_clock => flash_we_n.CLK
i_clock => flash_oe_n.CLK
i_clock => flash_ce_n.CLK
i_clock => cycle_counter[0].CLK
i_clock => cycle_counter[1].CLK
i_clock => cycle_counter[2].CLK
i_clock => cycle_counter[3].CLK
i_clock => cycle_counter[4].CLK
i_clock => present_state~1.DATAIN
i_reset_n => flash_address[0].PRESET
i_reset_n => flash_address[1].PRESET
i_reset_n => flash_address[2].PRESET
i_reset_n => flash_address[3].PRESET
i_reset_n => flash_address[4].PRESET
i_reset_n => flash_address[5].PRESET
i_reset_n => flash_address[6].PRESET
i_reset_n => flash_address[7].PRESET
i_reset_n => flash_address[8].PRESET
i_reset_n => flash_address[9].PRESET
i_reset_n => flash_address[10].PRESET
i_reset_n => flash_address[11].PRESET
i_reset_n => flash_address[12].PRESET
i_reset_n => flash_address[13].PRESET
i_reset_n => flash_address[14].PRESET
i_reset_n => flash_address[15].PRESET
i_reset_n => flash_address[16].PRESET
i_reset_n => flash_address[17].PRESET
i_reset_n => flash_address[18].PRESET
i_reset_n => flash_address[19].PRESET
i_reset_n => flash_address[20].PRESET
i_reset_n => flash_address[21].PRESET
i_reset_n => data_to_flash[0].PRESET
i_reset_n => data_to_flash[1].PRESET
i_reset_n => data_to_flash[2].PRESET
i_reset_n => data_to_flash[3].PRESET
i_reset_n => data_to_flash[4].PRESET
i_reset_n => data_to_flash[5].PRESET
i_reset_n => data_to_flash[6].PRESET
i_reset_n => data_to_flash[7].PRESET
i_reset_n => flash_reset_n.ACLR
i_reset_n => flash_we_n.PRESET
i_reset_n => flash_oe_n.PRESET
i_reset_n => flash_ce_n.PRESET
i_reset_n => cycle_counter[0].ACLR
i_reset_n => cycle_counter[1].ACLR
i_reset_n => cycle_counter[2].ACLR
i_reset_n => cycle_counter[3].ACLR
i_reset_n => cycle_counter[4].ACLR
i_reset_n => present_state~3.DATAIN
i_reset_n => data_from_flash[7].ENA
i_reset_n => data_from_flash[6].ENA
i_reset_n => data_from_flash[5].ENA
i_reset_n => data_from_flash[4].ENA
i_reset_n => data_from_flash[3].ENA
i_reset_n => data_from_flash[2].ENA
i_reset_n => data_from_flash[1].ENA
i_reset_n => data_from_flash[0].ENA
i_address[0] => flash_address[0].DATAIN
i_address[1] => flash_address[1].DATAIN
i_address[2] => flash_address[2].DATAIN
i_address[3] => flash_address[3].DATAIN
i_address[4] => flash_address[4].DATAIN
i_address[5] => flash_address[5].DATAIN
i_address[6] => flash_address[6].DATAIN
i_address[7] => flash_address[7].DATAIN
i_address[8] => flash_address[8].DATAIN
i_address[9] => flash_address[9].DATAIN
i_address[10] => flash_address[10].DATAIN
i_address[11] => flash_address[11].DATAIN
i_address[12] => flash_address[12].DATAIN
i_address[13] => flash_address[13].DATAIN
i_address[14] => flash_address[14].DATAIN
i_address[15] => flash_address[15].DATAIN
i_address[16] => flash_address[16].DATAIN
i_address[17] => flash_address[17].DATAIN
i_address[18] => flash_address[18].DATAIN
i_address[19] => flash_address[19].DATAIN
i_address[20] => flash_address[20].DATAIN
i_address[21] => flash_address[21].DATAIN
i_data[0] => data_to_flash[0].DATAIN
i_data[1] => data_to_flash[1].DATAIN
i_data[2] => data_to_flash[2].DATAIN
i_data[3] => data_to_flash[3].DATAIN
i_data[4] => data_to_flash[4].DATAIN
i_data[5] => data_to_flash[5].DATAIN
i_data[6] => data_to_flash[6].DATAIN
i_data[7] => data_to_flash[7].DATAIN
i_read => next_state.DATAA
i_read => process_0.IN0
i_read => next_state.DATAA
i_write => next_state.OUTPUTSELECT
i_write => next_state.OUTPUTSELECT
i_write => process_0.IN1
i_write => Selector2.IN3
o_data[0] <= data_from_flash[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= data_from_flash[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= data_from_flash[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= data_from_flash[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= data_from_flash[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= data_from_flash[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= data_from_flash[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= data_from_flash[7].DB_MAX_OUTPUT_PORT_TYPE
o_done <= o_done.DB_MAX_OUTPUT_PORT_TYPE
o_flash_ce_n <= flash_ce_n.DB_MAX_OUTPUT_PORT_TYPE
o_flash_oe_n <= flash_oe_n.DB_MAX_OUTPUT_PORT_TYPE
o_flash_we_n <= flash_we_n.DB_MAX_OUTPUT_PORT_TYPE
o_flash_reset_n <= flash_reset_n.DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[0] <= flash_address[0].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[1] <= flash_address[1].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[2] <= flash_address[2].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[3] <= flash_address[3].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[4] <= flash_address[4].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[5] <= flash_address[5].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[6] <= flash_address[6].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[7] <= flash_address[7].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[8] <= flash_address[8].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[9] <= flash_address[9].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[10] <= flash_address[10].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[11] <= flash_address[11].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[12] <= flash_address[12].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[13] <= flash_address[13].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[14] <= flash_address[14].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[15] <= flash_address[15].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[16] <= flash_address[16].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[17] <= flash_address[17].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[18] <= flash_address[18].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[19] <= flash_address[19].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[20] <= flash_address[20].DB_MAX_OUTPUT_PORT_TYPE
o_flash_address[21] <= flash_address[21].DB_MAX_OUTPUT_PORT_TYPE
b_flash_data[0] <> b_flash_data[0]
b_flash_data[1] <> b_flash_data[1]
b_flash_data[2] <> b_flash_data[2]
b_flash_data[3] <> b_flash_data[3]
b_flash_data[4] <> b_flash_data[4]
b_flash_data[5] <> b_flash_data[5]
b_flash_data[6] <> b_flash_data[6]
b_flash_data[7] <> b_flash_data[7]


|g48_music_box|g48_audio_flash_control:flash_control|g48_audio_interface:audioOut
LDATA[0] => LRDATA.DATAB
LDATA[1] => LRDATA.DATAB
LDATA[2] => LRDATA.DATAB
LDATA[3] => LRDATA.DATAB
LDATA[4] => LRDATA.DATAB
LDATA[5] => LRDATA.DATAB
LDATA[6] => LRDATA.DATAB
LDATA[7] => LRDATA.DATAB
LDATA[8] => LRDATA.DATAB
LDATA[9] => LRDATA.DATAB
LDATA[10] => LRDATA.DATAB
LDATA[11] => LRDATA.DATAB
LDATA[12] => LRDATA.DATAB
LDATA[13] => LRDATA.DATAB
LDATA[14] => LRDATA.DATAB
LDATA[15] => LRDATA.DATAB
LDATA[16] => LRDATA.DATAB
LDATA[17] => LRDATA.DATAB
LDATA[18] => LRDATA.DATAB
LDATA[19] => LRDATA.DATAB
LDATA[20] => LRDATA.DATAB
LDATA[21] => LRDATA.DATAB
LDATA[22] => LRDATA.DATAB
LDATA[23] => LRDATA.DATAB
RDATA[0] => LRDATA.DATAB
RDATA[1] => LRDATA.DATAB
RDATA[2] => LRDATA.DATAB
RDATA[3] => LRDATA.DATAB
RDATA[4] => LRDATA.DATAB
RDATA[5] => LRDATA.DATAB
RDATA[6] => LRDATA.DATAB
RDATA[7] => LRDATA.DATAB
RDATA[8] => LRDATA.DATAB
RDATA[9] => LRDATA.DATAB
RDATA[10] => LRDATA.DATAB
RDATA[11] => LRDATA.DATAB
RDATA[12] => LRDATA.DATAB
RDATA[13] => LRDATA.DATAB
RDATA[14] => LRDATA.DATAB
RDATA[15] => LRDATA.DATAB
RDATA[16] => LRDATA.DATAB
RDATA[17] => LRDATA.DATAB
RDATA[18] => LRDATA.DATAB
RDATA[19] => LRDATA.DATAB
RDATA[20] => LRDATA.DATAB
RDATA[21] => LRDATA.DATAB
RDATA[22] => LRDATA.DATAB
RDATA[23] => LRDATA.DATAB
clk => I2C_SCLK~reg0.CLK
clk => I2C_SDAT~reg0.CLK
clk => I2C_SDAT~en.CLK
clk => SCI_READY.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => SCI_WORD2[0].CLK
clk => SCI_WORD2[1].CLK
clk => SCI_WORD2[2].CLK
clk => SCI_WORD2[3].CLK
clk => SCI_WORD2[4].CLK
clk => SCI_WORD2[5].CLK
clk => SCI_WORD2[6].CLK
clk => SCI_WORD2[7].CLK
clk => SCI_WORD1[0].CLK
clk => SCI_WORD1[1].CLK
clk => SCI_WORD1[2].CLK
clk => SCI_WORD1[3].CLK
clk => SCI_WORD1[4].CLK
clk => SCI_WORD1[5].CLK
clk => SCI_WORD1[6].CLK
clk => SCI_WORD1[7].CLK
clk => SCI_WRITE.CLK
clk => word_count[0].CLK
clk => word_count[1].CLK
clk => word_count[2].CLK
clk => word_count[3].CLK
clk => AUD_DACDAT~reg0.CLK
clk => AUD_DACLRCK~reg0.CLK
clk => AUD_BCLK~reg0.CLK
clk => AUD_MCLK~reg0.CLK
clk => LRDATA[0].CLK
clk => LRDATA[1].CLK
clk => LRDATA[2].CLK
clk => LRDATA[3].CLK
clk => LRDATA[4].CLK
clk => LRDATA[5].CLK
clk => LRDATA[6].CLK
clk => LRDATA[7].CLK
clk => LRDATA[8].CLK
clk => LRDATA[9].CLK
clk => LRDATA[10].CLK
clk => LRDATA[11].CLK
clk => LRDATA[12].CLK
clk => LRDATA[13].CLK
clk => LRDATA[14].CLK
clk => LRDATA[15].CLK
clk => LRDATA[16].CLK
clk => LRDATA[17].CLK
clk => LRDATA[18].CLK
clk => LRDATA[19].CLK
clk => LRDATA[20].CLK
clk => LRDATA[21].CLK
clk => LRDATA[22].CLK
clk => LRDATA[23].CLK
clk => LRDATA[24].CLK
clk => LRDATA[25].CLK
clk => LRDATA[26].CLK
clk => LRDATA[27].CLK
clk => LRDATA[28].CLK
clk => LRDATA[29].CLK
clk => LRDATA[30].CLK
clk => LRDATA[31].CLK
clk => LRDATA[32].CLK
clk => LRDATA[33].CLK
clk => LRDATA[34].CLK
clk => LRDATA[35].CLK
clk => LRDATA[36].CLK
clk => LRDATA[37].CLK
clk => LRDATA[38].CLK
clk => LRDATA[39].CLK
clk => LRDATA[40].CLK
clk => LRDATA[41].CLK
clk => LRDATA[42].CLK
clk => LRDATA[43].CLK
clk => LRDATA[44].CLK
clk => LRDATA[45].CLK
clk => LRDATA[46].CLK
clk => LRDATA[47].CLK
clk => LRDATA[48].CLK
clk => LRDATA[49].CLK
clk => pulse~reg0.CLK
clk => BBcount[0].CLK
clk => BBcount[1].CLK
clk => BBcount[2].CLK
clk => BBcount[3].CLK
clk => BBcount[4].CLK
clk => BBcount[5].CLK
clk => Bcount[0].CLK
clk => Bcount[1].CLK
clk => Bcount[2].CLK
clk => Mcount.CLK
clk => state~25.DATAIN
clk => state2~5.DATAIN
rst => SCI_READY.PRESET
rst => clk_count[0].ACLR
rst => clk_count[1].ACLR
rst => clk_count[2].ACLR
rst => clk_count[3].ACLR
rst => clk_count[4].ACLR
rst => clk_count[5].ACLR
rst => bit_count[0].PRESET
rst => bit_count[1].PRESET
rst => bit_count[2].PRESET
rst => SCI_WRITE.ACLR
rst => word_count[0].ACLR
rst => word_count[1].ACLR
rst => word_count[2].ACLR
rst => word_count[3].ACLR
rst => AUD_DACDAT~reg0.ACLR
rst => AUD_DACLRCK~reg0.ACLR
rst => AUD_BCLK~reg0.ACLR
rst => AUD_MCLK~reg0.ACLR
rst => LRDATA[0].ACLR
rst => LRDATA[1].ACLR
rst => LRDATA[2].ACLR
rst => LRDATA[3].ACLR
rst => LRDATA[4].ACLR
rst => LRDATA[5].ACLR
rst => LRDATA[6].ACLR
rst => LRDATA[7].ACLR
rst => LRDATA[8].ACLR
rst => LRDATA[9].ACLR
rst => LRDATA[10].ACLR
rst => LRDATA[11].ACLR
rst => LRDATA[12].ACLR
rst => LRDATA[13].ACLR
rst => LRDATA[14].ACLR
rst => LRDATA[15].ACLR
rst => LRDATA[16].ACLR
rst => LRDATA[17].ACLR
rst => LRDATA[18].ACLR
rst => LRDATA[19].ACLR
rst => LRDATA[20].ACLR
rst => LRDATA[21].ACLR
rst => LRDATA[22].ACLR
rst => LRDATA[23].ACLR
rst => LRDATA[24].ACLR
rst => LRDATA[25].ACLR
rst => LRDATA[26].ACLR
rst => LRDATA[27].ACLR
rst => LRDATA[28].ACLR
rst => LRDATA[29].ACLR
rst => LRDATA[30].ACLR
rst => LRDATA[31].ACLR
rst => LRDATA[32].ACLR
rst => LRDATA[33].ACLR
rst => LRDATA[34].ACLR
rst => LRDATA[35].ACLR
rst => LRDATA[36].ACLR
rst => LRDATA[37].ACLR
rst => LRDATA[38].ACLR
rst => LRDATA[39].ACLR
rst => LRDATA[40].ACLR
rst => LRDATA[41].ACLR
rst => LRDATA[42].ACLR
rst => LRDATA[43].ACLR
rst => LRDATA[44].ACLR
rst => LRDATA[45].ACLR
rst => LRDATA[46].ACLR
rst => LRDATA[47].ACLR
rst => LRDATA[48].ACLR
rst => LRDATA[49].ACLR
rst => pulse~reg0.ACLR
rst => BBcount[0].ACLR
rst => BBcount[1].ACLR
rst => BBcount[2].ACLR
rst => BBcount[3].ACLR
rst => BBcount[4].ACLR
rst => BBcount[5].ACLR
rst => Bcount[0].ACLR
rst => Bcount[1].ACLR
rst => Bcount[2].PRESET
rst => Mcount.PRESET
rst => state~27.DATAIN
rst => state2~7.DATAIN
rst => SCI_WORD1[7].ENA
rst => SCI_WORD1[6].ENA
rst => SCI_WORD1[5].ENA
rst => SCI_WORD1[4].ENA
rst => SCI_WORD1[3].ENA
rst => SCI_WORD1[2].ENA
rst => SCI_WORD1[1].ENA
rst => SCI_WORD1[0].ENA
rst => SCI_WORD2[7].ENA
rst => SCI_WORD2[6].ENA
rst => SCI_WORD2[5].ENA
rst => SCI_WORD2[4].ENA
rst => SCI_WORD2[3].ENA
rst => SCI_WORD2[2].ENA
rst => SCI_WORD2[1].ENA
rst => I2C_SDAT~en.ENA
rst => I2C_SCLK~reg0.ENA
rst => SCI_WORD2[0].ENA
rst => I2C_SDAT~reg0.ENA
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_MCLK <= AUD_MCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK <= AUD_BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= AUD_DACDAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK <= AUD_DACLRCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= I2C_SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_7_segment_decoder:S0
code[0] => Mux0.IN19
code[0] => Mux1.IN19
code[0] => Mux2.IN19
code[0] => Mux3.IN19
code[0] => Mux4.IN19
code[0] => Mux5.IN19
code[0] => Mux6.IN19
code[0] => Equal0.IN3
code[1] => Mux0.IN18
code[1] => Mux1.IN18
code[1] => Mux2.IN18
code[1] => Mux3.IN18
code[1] => Mux4.IN18
code[1] => Mux5.IN18
code[1] => Mux6.IN18
code[1] => Equal0.IN2
code[2] => Mux0.IN17
code[2] => Mux1.IN17
code[2] => Mux2.IN17
code[2] => Mux3.IN17
code[2] => Mux4.IN17
code[2] => Mux5.IN17
code[2] => Mux6.IN17
code[2] => Equal0.IN1
code[3] => Mux0.IN16
code[3] => Mux1.IN16
code[3] => Mux2.IN16
code[3] => Mux3.IN16
code[3] => Mux4.IN16
code[3] => Mux5.IN16
code[3] => Mux6.IN16
code[3] => Equal0.IN0
RippleBlank_In => RippleBlank_Out.IN1
RippleBlank_Out <= RippleBlank_Out.DB_MAX_OUTPUT_PORT_TYPE
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= segments.DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_7_segment_decoder:S1
code[0] => Mux0.IN19
code[0] => Mux1.IN19
code[0] => Mux2.IN19
code[0] => Mux3.IN19
code[0] => Mux4.IN19
code[0] => Mux5.IN19
code[0] => Mux6.IN19
code[0] => Equal0.IN3
code[1] => Mux0.IN18
code[1] => Mux1.IN18
code[1] => Mux2.IN18
code[1] => Mux3.IN18
code[1] => Mux4.IN18
code[1] => Mux5.IN18
code[1] => Mux6.IN18
code[1] => Equal0.IN2
code[2] => Mux0.IN17
code[2] => Mux1.IN17
code[2] => Mux2.IN17
code[2] => Mux3.IN17
code[2] => Mux4.IN17
code[2] => Mux5.IN17
code[2] => Mux6.IN17
code[2] => Equal0.IN1
code[3] => Mux0.IN16
code[3] => Mux1.IN16
code[3] => Mux2.IN16
code[3] => Mux3.IN16
code[3] => Mux4.IN16
code[3] => Mux5.IN16
code[3] => Mux6.IN16
code[3] => Equal0.IN0
RippleBlank_In => RippleBlank_Out.IN1
RippleBlank_Out <= RippleBlank_Out.DB_MAX_OUTPUT_PORT_TYPE
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= segments.DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_7_segment_decoder:S2
code[0] => Mux0.IN19
code[0] => Mux1.IN19
code[0] => Mux2.IN19
code[0] => Mux3.IN19
code[0] => Mux4.IN19
code[0] => Mux5.IN19
code[0] => Mux6.IN19
code[0] => Equal0.IN3
code[1] => Mux0.IN18
code[1] => Mux1.IN18
code[1] => Mux2.IN18
code[1] => Mux3.IN18
code[1] => Mux4.IN18
code[1] => Mux5.IN18
code[1] => Mux6.IN18
code[1] => Equal0.IN2
code[2] => Mux0.IN17
code[2] => Mux1.IN17
code[2] => Mux2.IN17
code[2] => Mux3.IN17
code[2] => Mux4.IN17
code[2] => Mux5.IN17
code[2] => Mux6.IN17
code[2] => Equal0.IN1
code[3] => Mux0.IN16
code[3] => Mux1.IN16
code[3] => Mux2.IN16
code[3] => Mux3.IN16
code[3] => Mux4.IN16
code[3] => Mux5.IN16
code[3] => Mux6.IN16
code[3] => Equal0.IN0
RippleBlank_In => RippleBlank_Out.IN1
RippleBlank_Out <= RippleBlank_Out.DB_MAX_OUTPUT_PORT_TYPE
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= segments.DB_MAX_OUTPUT_PORT_TYPE


|g48_music_box|g48_7_segment_decoder:S3
code[0] => Mux0.IN19
code[0] => Mux1.IN19
code[0] => Mux2.IN19
code[0] => Mux3.IN19
code[0] => Mux4.IN19
code[0] => Mux5.IN19
code[0] => Mux6.IN19
code[0] => Equal0.IN3
code[1] => Mux0.IN18
code[1] => Mux1.IN18
code[1] => Mux2.IN18
code[1] => Mux3.IN18
code[1] => Mux4.IN18
code[1] => Mux5.IN18
code[1] => Mux6.IN18
code[1] => Equal0.IN2
code[2] => Mux0.IN17
code[2] => Mux1.IN17
code[2] => Mux2.IN17
code[2] => Mux3.IN17
code[2] => Mux4.IN17
code[2] => Mux5.IN17
code[2] => Mux6.IN17
code[2] => Equal0.IN1
code[3] => Mux0.IN16
code[3] => Mux1.IN16
code[3] => Mux2.IN16
code[3] => Mux3.IN16
code[3] => Mux4.IN16
code[3] => Mux5.IN16
code[3] => Mux6.IN16
code[3] => Equal0.IN0
RippleBlank_In => RippleBlank_Out.IN1
RippleBlank_Out <= RippleBlank_Out.DB_MAX_OUTPUT_PORT_TYPE
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= segments.DB_MAX_OUTPUT_PORT_TYPE


