Fitter report for CMOS_VIP_HDL_Demo
Fri Aug 15 16:08:59 2014
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Aug 15 16:08:59 2014       ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; CMOS_VIP_HDL_Demo                           ;
; Top-level Entity Name              ; CMOS_VIP_HDL_Demo                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE15F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,885 / 15,408 ( 12 % )                     ;
;     Total combinational functions  ; 1,548 / 15,408 ( 10 % )                     ;
;     Dedicated logic registers      ; 1,134 / 15,408 ( 7 % )                      ;
; Total registers                    ; 1134                                        ;
; Total pins                         ; 93 / 166 ( 56 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 353,532 / 516,096 ( 69 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.2%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; sdram_clk      ; Incomplete set of assignments ;
; sdram_cke      ; Incomplete set of assignments ;
; sdram_cs_n     ; Incomplete set of assignments ;
; sdram_we_n     ; Incomplete set of assignments ;
; sdram_cas_n    ; Incomplete set of assignments ;
; sdram_ras_n    ; Incomplete set of assignments ;
; sdram_ba[0]    ; Incomplete set of assignments ;
; sdram_ba[1]    ; Incomplete set of assignments ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; lcd_dclk       ; Incomplete set of assignments ;
; lcd_hs         ; Incomplete set of assignments ;
; lcd_vs         ; Incomplete set of assignments ;
; lcd_blank      ; Incomplete set of assignments ;
; lcd_red[0]     ; Incomplete set of assignments ;
; lcd_red[1]     ; Incomplete set of assignments ;
; lcd_red[2]     ; Incomplete set of assignments ;
; lcd_red[3]     ; Incomplete set of assignments ;
; lcd_red[4]     ; Incomplete set of assignments ;
; lcd_red[5]     ; Incomplete set of assignments ;
; lcd_red[6]     ; Incomplete set of assignments ;
; lcd_red[7]     ; Incomplete set of assignments ;
; lcd_green[0]   ; Incomplete set of assignments ;
; lcd_green[1]   ; Incomplete set of assignments ;
; lcd_green[2]   ; Incomplete set of assignments ;
; lcd_green[3]   ; Incomplete set of assignments ;
; lcd_green[4]   ; Incomplete set of assignments ;
; lcd_green[5]   ; Incomplete set of assignments ;
; lcd_green[6]   ; Incomplete set of assignments ;
; lcd_green[7]   ; Incomplete set of assignments ;
; lcd_blue[0]    ; Incomplete set of assignments ;
; lcd_blue[1]    ; Incomplete set of assignments ;
; lcd_blue[2]    ; Incomplete set of assignments ;
; lcd_blue[3]    ; Incomplete set of assignments ;
; lcd_blue[4]    ; Incomplete set of assignments ;
; lcd_blue[5]    ; Incomplete set of assignments ;
; lcd_blue[6]    ; Incomplete set of assignments ;
; lcd_blue[7]    ; Incomplete set of assignments ;
; cmos_sclk      ; Incomplete set of assignments ;
; cmos_xclk      ; Incomplete set of assignments ;
; key_data[0]    ; Incomplete set of assignments ;
; key_data[1]    ; Incomplete set of assignments ;
; led595_dout    ; Incomplete set of assignments ;
; led595_clk     ; Incomplete set of assignments ;
; led595_latch   ; Incomplete set of assignments ;
; sdram_data[0]  ; Incomplete set of assignments ;
; sdram_data[1]  ; Incomplete set of assignments ;
; sdram_data[2]  ; Incomplete set of assignments ;
; sdram_data[3]  ; Incomplete set of assignments ;
; sdram_data[4]  ; Incomplete set of assignments ;
; sdram_data[5]  ; Incomplete set of assignments ;
; sdram_data[6]  ; Incomplete set of assignments ;
; sdram_data[7]  ; Incomplete set of assignments ;
; sdram_data[8]  ; Incomplete set of assignments ;
; sdram_data[9]  ; Incomplete set of assignments ;
; sdram_data[10] ; Incomplete set of assignments ;
; sdram_data[11] ; Incomplete set of assignments ;
; sdram_data[12] ; Incomplete set of assignments ;
; sdram_data[13] ; Incomplete set of assignments ;
; sdram_data[14] ; Incomplete set of assignments ;
; sdram_data[15] ; Incomplete set of assignments ;
; sdram_data[16] ; Incomplete set of assignments ;
; sdram_data[17] ; Incomplete set of assignments ;
; sdram_data[18] ; Incomplete set of assignments ;
; sdram_data[19] ; Incomplete set of assignments ;
; sdram_data[20] ; Incomplete set of assignments ;
; sdram_data[21] ; Incomplete set of assignments ;
; sdram_data[22] ; Incomplete set of assignments ;
; sdram_data[23] ; Incomplete set of assignments ;
; cmos_sdat      ; Incomplete set of assignments ;
; cmos_pclk      ; Incomplete set of assignments ;
; clk            ; Incomplete set of assignments ;
; rst_n          ; Incomplete set of assignments ;
; cmos_vsync     ; Incomplete set of assignments ;
; cmos_href      ; Incomplete set of assignments ;
; cmos_data[4]   ; Incomplete set of assignments ;
; cmos_data[3]   ; Incomplete set of assignments ;
; cmos_data[2]   ; Incomplete set of assignments ;
; cmos_data[1]   ; Incomplete set of assignments ;
; cmos_data[5]   ; Incomplete set of assignments ;
; cmos_data[0]   ; Incomplete set of assignments ;
; cmos_data[6]   ; Incomplete set of assignments ;
; cmos_data[7]   ; Incomplete set of assignments ;
+----------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3006 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3006 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1942    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 206     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 847     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 11      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,885 / 15,408 ( 12 % )    ;
;     -- Combinational with no register       ; 751                        ;
;     -- Register only                        ; 337                        ;
;     -- Combinational with a register        ; 797                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 769                        ;
;     -- 3 input functions                    ; 307                        ;
;     -- <=2 input functions                  ; 472                        ;
;     -- Register only                        ; 337                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1299                       ;
;     -- arithmetic mode                      ; 249                        ;
;                                             ;                            ;
; Total registers*                            ; 1,134 / 16,166 ( 7 % )     ;
;     -- Dedicated logic registers            ; 1,134 / 15,408 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 159 / 963 ( 17 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 93 / 166 ( 56 % )          ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 45 / 56 ( 80 % )           ;
; Total block memory bits                     ; 353,532 / 516,096 ( 69 % ) ;
; Total block memory implementation bits      ; 414,720 / 516,096 ( 80 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 10 / 20 ( 50 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 5%               ;
; Peak interconnect usage (total/H/V)         ; 12% / 10% / 14%            ;
; Maximum fan-out                             ; 513                        ;
; Highest non-global fan-out                  ; 66                         ;
; Total fan-out                               ; 10585                      ;
; Average fan-out                             ; 3.30                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                             ;                      ;                       ;                                ;                                ;
; Total logic elements                        ; 1178 / 15408 ( 8 % ) ; 147 / 15408 ( < 1 % ) ; 560 / 15408 ( 4 % )            ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 575                  ; 61                    ; 115                            ; 0                              ;
;     -- Register only                        ; 113                  ; 27                    ; 197                            ; 0                              ;
;     -- Combinational with a register        ; 490                  ; 59                    ; 248                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 545                  ; 52                    ; 172                            ; 0                              ;
;     -- 3 input functions                    ; 189                  ; 32                    ; 86                             ; 0                              ;
;     -- <=2 input functions                  ; 331                  ; 36                    ; 105                            ; 0                              ;
;     -- Register only                        ; 113                  ; 27                    ; 197                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;                                ;
;     -- normal mode                          ; 895                  ; 112                   ; 292                            ; 0                              ;
;     -- arithmetic mode                      ; 170                  ; 8                     ; 71                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total registers                             ; 603                  ; 86                    ; 445                            ; 0                              ;
;     -- Dedicated logic registers            ; 603 / 15408 ( 4 % )  ; 86 / 15408 ( < 1 % )  ; 445 / 15408 ( 3 % )            ; 0 / 15408 ( 0 % )              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 99 / 963 ( 10 % )    ; 14 / 963 ( 1 % )      ; 48 / 963 ( 5 % )               ; 0 / 963 ( 0 % )                ;
;                                             ;                      ;                       ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 93                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 25852                ; 0                     ; 327680                         ; 0                              ;
; Total RAM block bits                        ; 46080                ; 0                     ; 368640                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 5 / 56 ( 8 % )       ; 0 / 56 ( 0 % )        ; 40 / 56 ( 71 % )               ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )      ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 4 / 24 ( 16 % )                ;
;                                             ;                      ;                       ;                                ;                                ;
; Connections                                 ;                      ;                       ;                                ;                                ;
;     -- Input Connections                    ; 467                  ; 127                   ; 711                            ; 2                              ;
;     -- Registered Input Connections         ; 437                  ; 95                    ; 483                            ; 0                              ;
;     -- Output Connections                   ; 684                  ; 181                   ; 1                              ; 441                            ;
;     -- Registered Output Connections        ; 0                    ; 180                   ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;                                ;
;     -- Total Connections                    ; 6634                 ; 856                   ; 3999                           ; 451                            ;
;     -- Registered Connections               ; 2856                 ; 611                   ; 2348                           ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; External Connections                        ;                      ;                       ;                                ;                                ;
;     -- Top                                  ; 50                   ; 119                   ; 539                            ; 443                            ;
;     -- sld_hub:auto_hub                     ; 119                  ; 16                    ; 173                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 539                  ; 173                   ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 443                  ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;                                ;
;     -- Input Ports                          ; 18                   ; 19                    ; 67                             ; 2                              ;
;     -- Output Ports                         ; 59                   ; 37                    ; 20                             ; 5                              ;
;     -- Bidir Ports                          ; 25                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                     ; 5                              ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 26                    ; 11                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 15                    ; 11                             ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk          ; E16   ; 6        ; 41           ; 15           ; 7            ; 304                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[0] ; B11   ; 7        ; 30           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[1] ; B10   ; 7        ; 26           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[2] ; A10   ; 7        ; 26           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[3] ; A11   ; 7        ; 30           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[4] ; A12   ; 7        ; 32           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[5] ; B12   ; 7        ; 32           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[6] ; A13   ; 7        ; 28           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[7] ; A14   ; 7        ; 35           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_href    ; A9    ; 7        ; 19           ; 29           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_pclk    ; A8    ; 8        ; 19           ; 29           ; 14           ; 153                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_vsync   ; B9    ; 7        ; 19           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_data[0]  ; R8    ; 3        ; 21           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_data[1]  ; T8    ; 3        ; 21           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n        ; M2    ; 2        ; 0            ; 14           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_sclk      ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; B13   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blank      ; J12   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[0]    ; L16   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[1]    ; L15   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[2]    ; M11   ; 4        ; 39           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[3]    ; L10   ; 4        ; 30           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[4]    ; N16   ; 5        ; 41           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[5]    ; N15   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[6]    ; P16   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blue[7]    ; P15   ; 5        ; 41           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_dclk       ; J13   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[0]   ; F15   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[1]   ; F16   ; 6        ; 41           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[2]   ; G15   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[3]   ; G16   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[4]   ; J15   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[5]   ; J16   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[6]   ; K15   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_green[7]   ; K16   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; J14   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[0]     ; F14   ; 6        ; 41           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[1]     ; F13   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[2]     ; G11   ; 6        ; 41           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[3]     ; B16   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[4]     ; C15   ; 6        ; 41           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[5]     ; C16   ; 6        ; 41           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[6]     ; D15   ; 6        ; 41           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_red[7]     ; D16   ; 6        ; 41           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; K9    ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led595_clk     ; L11   ; 4        ; 39           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led595_dout    ; L13   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led595_latch   ; L14   ; 5        ; 41           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; R5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; T5    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R7    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; T4    ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; R4    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; P6    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; M7    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; L7    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; P8    ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; N8    ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; M8    ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; M9    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; R6    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; T6    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; R10   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; N9    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; P9    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; T7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; T10   ; 4        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; T11   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                     ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------+---------------------+
; cmos_sdat      ; A15   ; 7        ; 28           ; 29           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_timing_ctrl:u_i2c_timing_ctrl|comb~2 (inverted)                      ; -                   ;
; sdram_data[0]  ; T15   ; 4        ; 35           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[10] ; P11   ; 4        ; 37           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[11] ; N11   ; 4        ; 35           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[12] ; N12   ; 4        ; 30           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[13] ; N14   ; 5        ; 41           ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[14] ; P14   ; 4        ; 37           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[15] ; R16   ; 5        ; 41           ; 3            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[16] ; T3    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[17] ; R3    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[18] ; T2    ; 3        ; 5            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[19] ; N6    ; 3        ; 7            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[1]  ; R14   ; 4        ; 37           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[20] ; N5    ; 3        ; 7            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[21] ; N3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[22] ; P3    ; 3        ; 3            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[23] ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[2]  ; T14   ; 4        ; 35           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[3]  ; R13   ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[4]  ; T13   ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[5]  ; R12   ; 4        ; 26           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[6]  ; T12   ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[7]  ; R11   ; 4        ; 26           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[8]  ; L9    ; 4        ; 23           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
; sdram_data[9]  ; M10   ; 4        ; 35           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+----------------------------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                ; -                        ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; H2       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                ; -                        ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                    ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                    ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                    ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                    ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                    ; -                        ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R21n, DEV_OE                    ; Use as regular IO        ; lcd_green[5]        ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R21p, DEV_CLRn                  ; Use as regular IO        ; lcd_green[4]        ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                              ; -                        ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                  ; -                        ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                  ; -                        ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                  ; -                        ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                  ; -                        ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE                 ; Use as regular IO        ; lcd_green[3]        ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR                 ; Use as regular IO        ; lcd_green[2]        ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO                      ; Use as programming pin   ; lcd_green[1]        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR                    ; Use as regular IO        ; lcd_green[0]        ; Dual Purpose Pin          ;
; G11      ; DIFFIO_R3p, PADD21                     ; Use as regular IO        ; lcd_red[2]          ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; lcd_red[5]          ; Dual Purpose Pin          ;
; A12      ; DIFFIO_T27p, PADD0                     ; Use as regular IO        ; cmos_data[4]        ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, PADD1                     ; Use as regular IO        ; cmos_data[3]        ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, PADD2                     ; Use as regular IO        ; cmos_data[0]        ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T23n, PADD3                     ; Use as regular IO        ; cmos_sdat           ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T20n, PADD5                     ; Use as regular IO        ; cmos_data[2]        ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T20p, PADD6                     ; Use as regular IO        ; cmos_data[1]        ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 3 / 14 ( 21 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 18 ( 6 % )   ; 2.5V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 2.5V          ; --           ;
; 4        ; 24 / 27 ( 89 % ) ; 2.5V          ; --           ;
; 5        ; 17 / 20 ( 85 % ) ; 2.5V          ; --           ;
; 6        ; 13 / 14 ( 93 % ) ; 2.5V          ; --           ;
; 7        ; 13 / 24 ( 54 % ) ; 2.5V          ; --           ;
; 8        ; 1 / 24 ( 4 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                    ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 321        ; 8        ; cmos_pclk                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 319        ; 7        ; cmos_href                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 307        ; 7        ; cmos_data[2]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; cmos_data[3]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; cmos_data[4]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; cmos_data[6]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; cmos_data[7]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; cmos_sdat                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 322        ; 8        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; cmos_vsync                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 308        ; 7        ; cmos_data[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; cmos_data[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; cmos_data[5]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; cmos_xclk                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; cmos_sclk                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; lcd_red[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 271        ; 6        ; lcd_red[4]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 270        ; 6        ; lcd_red[5]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; lcd_red[6]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 260        ; 6        ; lcd_red[7]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 39         ; 1        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                 ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                 ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; lcd_red[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 257        ; 6        ; lcd_red[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 240        ; 6        ; lcd_green[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; lcd_green[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; lcd_red[2]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 230        ; 6        ; ^MSEL2                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; lcd_green[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; lcd_green[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck                                   ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi                                   ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 37         ; 1        ; ^nCE                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo                                   ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms                                   ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; lcd_blank                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 222        ; 5        ; lcd_dclk                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 220        ; 5        ; lcd_hs                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 217        ; 5        ; lcd_green[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 216        ; 5        ; lcd_green[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K3       ;            ; 2        ; VCCIO2                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; lcd_vs                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; lcd_green[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 214        ; 5        ; lcd_green[7]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                 ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; sdram_addr[5]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 139        ; 4        ; sdram_data[8]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 153        ; 4        ; lcd_blue[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 173        ; 4        ; led595_clk                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ;            ; --       ; VCCA4                                                 ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; led595_dout                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 194        ; 5        ; led595_latch                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 208        ; 5        ; lcd_blue[1]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 204        ; 5        ; lcd_blue[0]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 40         ; 2        ; rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; sdram_data[23]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 120        ; 3        ; sdram_addr[4]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 131        ; 3        ; sdram_addr[8]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 140        ; 4        ; sdram_addr[9]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 164        ; 4        ; sdram_data[9]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 174        ; 4        ; lcd_blue[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ;            ;          ; GNDA4                                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 92         ; 3        ; sdram_data[21]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; sdram_data[20]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 105        ; 3        ; sdram_data[19]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; sdram_addr[7]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 141        ; 4        ; sdram_cke                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; sdram_data[11]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 155        ; 4        ; sdram_data[12]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; sdram_data[13]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 191        ; 5        ; lcd_blue[5]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 190        ; 5        ; lcd_blue[4]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; sdram_data[22]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; sdram_addr[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; sdram_addr[6]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; sdram_clk                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; sdram_data[10]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; sdram_data[14]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 182        ; 5        ; lcd_blue[7]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 183        ; 5        ; lcd_blue[6]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; sdram_data[17]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; sdram_addr[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 121        ; 3        ; sdram_addr[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 123        ; 3        ; sdram_ba[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 126        ; 3        ; sdram_addr[11]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 134        ; 3        ; key_data[0]                                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 136        ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 4        ; sdram_cas_n                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 145        ; 4        ; sdram_data[7]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 147        ; 4        ; sdram_data[5]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 156        ; 4        ; sdram_data[3]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 172        ; 4        ; sdram_data[1]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; sdram_data[15]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; sdram_data[18]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; sdram_data[16]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; sdram_addr[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 122        ; 3        ; sdram_addr[10]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 124        ; 3        ; sdram_ba[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 127        ; 3        ; sdram_cs_n                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 135        ; 3        ; key_data[1]                                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 137        ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; sdram_ras_n                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 146        ; 4        ; sdram_we_n                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 149        ; 4        ; sdram_data[6]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 157        ; 4        ; sdram_data[4]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 166        ; 4        ; sdram_data[2]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 167        ; 4        ; sdram_data[0]                                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                    ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                          ; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1                                               ;
; PLL mode                      ; Normal                                                                                                         ;
; Compensate clock              ; clock0                                                                                                         ;
; Compensated input/output pins ; --                                                                                                             ;
; Switchover type               ; --                                                                                                             ;
; Input frequency 0             ; 50.0 MHz                                                                                                       ;
; Input frequency 1             ; --                                                                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                       ;
; Nominal VCO frequency         ; 599.9 MHz                                                                                                      ;
; VCO post scale K counter      ; 2                                                                                                              ;
; VCO frequency control         ; Auto                                                                                                           ;
; VCO phase shift step          ; 208 ps                                                                                                         ;
; VCO multiply                  ; --                                                                                                             ;
; VCO divide                    ; --                                                                                                             ;
; Freq min lock                 ; 25.0 MHz                                                                                                       ;
; Freq max lock                 ; 54.18 MHz                                                                                                      ;
; M VCO Tap                     ; 4                                                                                                              ;
; M Initial                     ; 2                                                                                                              ;
; M value                       ; 12                                                                                                             ;
; N value                       ; 1                                                                                                              ;
; Charge pump current           ; setting 1                                                                                                      ;
; Loop filter resistance        ; setting 27                                                                                                     ;
; Loop filter capacitance       ; setting 0                                                                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                             ;
; Bandwidth type                ; Medium                                                                                                         ;
; Real time reconfigurable      ; Off                                                                                                            ;
; Scan chain MIF file           ; --                                                                                                             ;
; Preserve PLL counter order    ; Off                                                                                                            ;
; PLL location                  ; PLL_2                                                                                                          ;
; Inclk0 signal                 ; clk                                                                                                            ;
; Inclk1 signal                 ; --                                                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                  ;
; Inclk1 signal type            ; --                                                                                                             ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------+
; Name                                                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------+
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -90 (-2500 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1] ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 2       ; 4       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2] ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)       ; 1.80 (208 ps)    ; 50/50      ; C3      ; 25            ; 13/12 Odd  ; --            ; 2       ; 4       ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3] ;
+----------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CMOS_VIP_HDL_Demo                                                                                      ; 1885 (4)    ; 1134 (0)                  ; 0 (0)         ; 353532      ; 45   ; 0            ; 0       ; 0         ; 93   ; 0            ; 751 (4)      ; 337 (0)           ; 797 (0)          ; |CMOS_VIP_HDL_Demo                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|                                                          ; 27 (27)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 17 (17)          ; |CMOS_VIP_HDL_Demo|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                                                                                                                                                                                           ;              ;
;    |I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|                                                ; 106 (106)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (106)    ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config                                                                                                                                                                                                                                                                                 ;              ;
;    |Sdram_Control_2Port:u_Sdram_Control_2Port|                                                          ; 603 (198)   ; 367 (85)                  ; 0 (0)         ; 24576       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 236 (113)    ; 69 (5)            ; 298 (80)         ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port                                                                                                                                                                                                                                                                                           ;              ;
;       |command:command1|                                                                                ; 64 (64)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 6 (6)             ; 42 (42)          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1                                                                                                                                                                                                                                                                          ;              ;
;       |control_interface:control1|                                                                      ; 98 (98)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 15 (15)           ; 39 (39)          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1                                                                                                                                                                                                                                                                ;              ;
;       |read_fifo1:u_read_fifo1|                                                                         ; 122 (0)     ; 90 (0)                    ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 23 (0)            ; 67 (0)           ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1                                                                                                                                                                                                                                                                   ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 122 (0)     ; 90 (0)                    ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 23 (0)            ; 67 (0)           ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ;              ;
;             |dcfifo_4ij1:auto_generated|                                                                ; 122 (47)    ; 90 (34)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (10)      ; 23 (13)           ; 67 (6)           ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated                                                                                                                                                                                                                ;              ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                ;              ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (15)          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                    ;              ;
;                |a_graycounter_577:rdptr_g1p|                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                    ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 2 (0)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                     ;              ;
;                   |dffpipe_qe9:dffpipe4|                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4                                                                                                                                                                ;              ;
;                |altsyncram_sj31:fifo_ram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram                                                                                                                                                                                       ;              ;
;                |dffpipe_oe9:ws_brp|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                             ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                             ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                  ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                  ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                 ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                 ;              ;
;       |write_fifo1:u_write_fifo1|                                                                       ; 121 (0)     ; 90 (0)                    ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 20 (0)            ; 70 (0)           ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1                                                                                                                                                                                                                                                                 ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 121 (0)     ; 90 (0)                    ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 20 (0)            ; 70 (0)           ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                         ;              ;
;             |dcfifo_hhj1:auto_generated|                                                                ; 121 (46)    ; 90 (34)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (6)       ; 20 (13)           ; 70 (9)           ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated                                                                                                                                                                                                              ;              ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                              ;              ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                              ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                  ;              ;
;                |a_graycounter_577:rdptr_g1p|                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                  ;              ;
;                |alt_synch_pipe_ud8:rs_dgwp|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 5 (0)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                                                                                                                                                                                   ;              ;
;                   |dffpipe_pe9:dffpipe11|                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11                                                                                                                                                             ;              ;
;                |altsyncram_sj31:fifo_ram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram                                                                                                                                                                                     ;              ;
;                |dffpipe_oe9:rs_brp|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                           ;              ;
;                |dffpipe_oe9:rs_bwp|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                           ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                               ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                               ;              ;
;    |Video_Image_Processor:u_Video_Image_Processor|                                                      ; 111 (0)     ; 93 (0)                    ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 40 (0)            ; 53 (0)           ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor                                                                                                                                                                                                                                                                                       ;              ;
;       |VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|                                           ; 33 (6)      ; 28 (6)                    ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 2 (1)             ; 26 (5)           ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector                                                                                                                                                                                                                                 ;              ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|                                  ; 27 (12)     ; 22 (12)                   ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 21 (11)          ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                                     ;              ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                 ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                           ;              ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                  ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                                     ;              ;
;                   |shift_taps_0rv:auto_generated|                                                       ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated                                                       ;              ;
;                      |altsyncram_fga1:altsyncram2|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1276        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2                           ;              ;
;                      |cntr_3uf:cntr1|                                                                   ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1                                        ;              ;
;                         |cmpr_7ic:cmpr4|                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4                         ;              ;
;       |VIP_Skin_Detector:u_VIP_Skin_Detector|                                                           ; 9 (9)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector                                                                                                                                                                                                                                                 ;              ;
;       |VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|                                                   ; 70 (70)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 38 (38)           ; 27 (27)          ; |CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444                                                                                                                                                                                                                                         ;              ;
;    |i2c_timing_ctrl:u_i2c_timing_ctrl|                                                                  ; 201 (201)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (135)    ; 0 (0)             ; 66 (66)          ; |CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl                                                                                                                                                                                                                                                                                                   ;              ;
;    |lcd_driver:u_lcd_driver|                                                                            ; 70 (70)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 22 (22)          ; |CMOS_VIP_HDL_Demo|lcd_driver:u_lcd_driver                                                                                                                                                                                                                                                                                                             ;              ;
;    |led_74595_driver:u_led_74595_driver|                                                                ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; |CMOS_VIP_HDL_Demo|led_74595_driver:u_led_74595_driver                                                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 147 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 27 (0)            ; 59 (0)           ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 146 (105)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (47)      ; 27 (25)           ; 59 (34)          ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |CMOS_VIP_HDL_Demo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 560 (11)    ; 445 (10)                  ; 0 (0)         ; 327680      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (1)      ; 197 (10)          ; 248 (0)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 549 (0)     ; 435 (0)                   ; 0 (0)         ; 327680      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (0)      ; 187 (0)           ; 248 (0)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 549 (69)    ; 435 (64)                  ; 0 (0)         ; 327680      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (11)     ; 187 (46)          ; 248 (9)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 103 (100)   ; 100 (100)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 67 (67)           ; 33 (1)           ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                            ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 32 (0)           ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                   |mux_ssc:auto_generated|                                                              ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 31 (0)      ; 3 (0)                     ; 0 (0)         ; 327680      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 3 (0)             ; 3 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;                |altsyncram_au14:auto_generated|                                                         ; 31 (3)      ; 3 (3)                     ; 0 (0)         ; 327680      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 3 (3)             ; 3 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                          ;              ;
;                   |decode_rsa:decode2|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2                                                                                                                       ;              ;
;                   |mux_8nb:mux3|                                                                        ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|mux_8nb:mux3                                                                                                                             ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 143 (143)   ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 26 (26)           ; 72 (72)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 43 (1)      ; 41 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 29 (0)            ; 12 (1)           ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 26 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 16 (0)            ; 9 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 9 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (2)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (0)             ; 2 (1)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 114 (10)    ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (10)      ; 1 (0)             ; 96 (0)           ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                   |cntr_sei:auto_generated|                                                             ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated                                                      ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                   |cntr_gbj:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                   |cntr_ggi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 0 (0)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |CMOS_VIP_HDL_Demo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |system_ctrl_pll:u_system_ctrl_pll|                                                                  ; 43 (3)      ; 27 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)       ; 0 (0)             ; 27 (2)           ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll                                                                                                                                                                                                                                                                                                   ;              ;
;       |sys_pll:u_sys_pll|                                                                               ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll                                                                                                                                                                                                                                                                                 ;              ;
;          |altpll:altpll_component|                                                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component                                                                                                                                                                                                                                                         ;              ;
;             |sys_pll_altpll:auto_generated|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                                                                                                                                                           ;              ;
;       |system_init_delay:u_system_init_delay|                                                           ; 39 (39)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 24 (24)          ; |CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay                                                                                                                                                                                                                                                             ;              ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blank      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; key_data[0]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key_data[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; led595_dout    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led595_clk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led595_latch   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[16] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[17] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[18] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[19] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[20] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[21] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[22] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[23] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_sdat      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_data[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; key_data[0]                                                                                                                                                       ;                   ;         ;
; key_data[1]                                                                                                                                                       ;                   ;         ;
; sdram_data[0]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[1]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[2]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2 ; 0                 ; 6       ;
; sdram_data[3]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2 ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2 ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2 ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2 ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a2 ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                     ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[10]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[12]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[13]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[15]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[16]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[17]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[18]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[19]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[20]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[21]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 1                 ; 6       ;
; sdram_data[22]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; sdram_data[23]                                                                                                                                                    ;                   ;         ;
;      - Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ram_block9a0 ; 0                 ; 6       ;
; cmos_sdat                                                                                                                                                         ;                   ;         ;
;      - i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~3                                                                                                             ; 1                 ; 6       ;
;      - i2c_timing_ctrl:u_i2c_timing_ctrl|Selector14~0                                                                                                             ; 1                 ; 6       ;
;      - i2c_timing_ctrl:u_i2c_timing_ctrl|Selector15~1                                                                                                             ; 1                 ; 6       ;
; cmos_pclk                                                                                                                                                         ;                   ;         ;
; clk                                                                                                                                                               ;                   ;         ;
; rst_n                                                                                                                                                             ;                   ;         ;
; cmos_vsync                                                                                                                                                        ;                   ;         ;
; cmos_href                                                                                                                                                         ;                   ;         ;
; cmos_data[4]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                             ; 1                 ; 6       ;
; cmos_data[3]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                             ; 0                 ; 6       ;
; cmos_data[2]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                             ; 0                 ; 6       ;
; cmos_data[1]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                             ; 0                 ; 6       ;
; cmos_data[5]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                             ; 0                 ; 6       ;
; cmos_data[0]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                             ; 0                 ; 6       ;
; cmos_data[6]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                             ; 0                 ; 6       ;
; cmos_data[7]                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                             ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0                                                                                                                                                                                                                                         ; LCCOMB_X24_Y5_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]~0                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y16_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE                                                                                                                                                                                                                                            ; FF_X15_Y5_N21      ; 24      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]~1                                                                                                                                                                                                                                 ; LCCOMB_X15_Y6_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|INIT_REQ                                                                                                                                                                                                                            ; FF_X14_Y9_N15      ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LessThan0~4                                                                                                                                                                                                                         ; LCCOMB_X14_Y9_N30  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]~1                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y16_N0  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]~3                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y15_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]~3                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y16_N8  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|valid_rdreq~0                                                                                                                                                                       ; LCCOMB_X29_Y12_N20 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|valid_wrreq~0                                                                                                                                                                       ; LCCOMB_X15_Y16_N8  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|valid_rdreq~0                                                                                                                                                                     ; LCCOMB_X12_Y3_N30  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|valid_wrreq~0                                                                                                                                                                     ; LCCOMB_X17_Y4_N28  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cout_actual ; LCCOMB_X26_Y2_N2   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0                                                                                                                             ; LCCOMB_X24_Y2_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]~0                                                                                                                                                                                                    ; LCCOMB_X24_Y6_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]~1                                                                                                                                                                                                    ; LCCOMB_X24_Y6_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]~0                                                                                                                                                                                                    ; LCCOMB_X24_Y6_N2   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2]~0                                                                                                                                                                                                    ; LCCOMB_X24_Y6_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4]                                                                                                                                                                                        ; FF_X24_Y6_N11      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1                                                                                                                                                                                             ; LCCOMB_X24_Y6_N6   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state~24                                                                                                                                                                                                 ; LCCOMB_X24_Y6_N22  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                             ; JTAG_X1_Y15_N0     ; 332     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                             ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                      ; PIN_E16            ; 303     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; clk                                                                                                                                                                                                                                                                                                      ; PIN_E16            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                                                                                                                                                                                ; PIN_A8             ; 151     ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; comb~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y5_N18  ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan0~2                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y10_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan4~1                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y5_N16  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[9]~32                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y13_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|comb~2                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y12_N14 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en                                                                                                                                                                                                                                                         ; FF_X28_Y13_N31     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]~27                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                                                                                                                                                                        ; FF_X28_Y13_N19     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~7                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y12_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd_driver:u_lcd_driver|Equal0~4                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y14_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd_driver:u_lcd_driver|LessThan0~0                                                                                                                                                                                                                                                                      ; LCCOMB_X36_Y14_N16 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd_driver:u_lcd_driver|LessThan2~2                                                                                                                                                                                                                                                                      ; LCCOMB_X35_Y14_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; led_74595_driver:u_led_74595_driver|led_cnt[0]~1                                                                                                                                                                                                                                                         ; LCCOMB_X39_Y6_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                    ; FF_X23_Y16_N27     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N0  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                           ; LCCOMB_X16_Y18_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                            ; LCCOMB_X15_Y18_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                           ; LCCOMB_X15_Y18_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                            ; LCCOMB_X23_Y16_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                              ; FF_X23_Y17_N9      ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                              ; FF_X23_Y17_N27     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                              ; LCCOMB_X23_Y16_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                                                                                       ; LCCOMB_X17_Y17_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                                                                                                       ; LCCOMB_X17_Y17_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                      ; LCCOMB_X19_Y16_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                 ; LCCOMB_X17_Y16_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                 ; LCCOMB_X17_Y16_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                         ; FF_X20_Y16_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                        ; FF_X20_Y16_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; FF_X20_Y16_N21     ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; FF_X19_Y16_N21     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                  ; LCCOMB_X20_Y16_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; FF_X21_Y16_N17     ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                    ; LCCOMB_X23_Y15_N8  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                    ; LCCOMB_X23_Y15_N6  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode365w[3]                                                                             ; LCCOMB_X23_Y15_N30 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode382w[3]                                                                             ; LCCOMB_X23_Y15_N26 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode392w[3]                                                                             ; LCCOMB_X23_Y15_N20 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode402w[3]                                                                             ; LCCOMB_X23_Y15_N10 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode412w[3]                                                                             ; LCCOMB_X23_Y15_N22 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode422w[3]                                                                             ; LCCOMB_X23_Y15_N12 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode432w[3]                                                                             ; LCCOMB_X23_Y15_N0  ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode442w[3]                                                                             ; LCCOMB_X23_Y15_N14 ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                 ; LCCOMB_X21_Y19_N14 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                    ; FF_X20_Y19_N9      ; 208     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                               ; LCCOMB_X21_Y19_N22 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                ; LCCOMB_X22_Y18_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                    ; LCCOMB_X24_Y14_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                          ; LCCOMB_X20_Y19_N4  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[2]~0      ; LCCOMB_X20_Y19_N2  ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5]~0                     ; LCCOMB_X23_Y14_N24 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                        ; LCCOMB_X20_Y14_N18 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                            ; LCCOMB_X20_Y19_N28 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                ; LCCOMB_X20_Y19_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~11                                                                                                                                                          ; LCCOMB_X20_Y19_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~11                                                                                                                                                     ; LCCOMB_X20_Y19_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                        ; LCCOMB_X23_Y18_N2  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                            ; LCCOMB_X23_Y18_N12 ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                               ; PLL_2              ; 386     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                               ; PLL_2              ; 51      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                               ; PLL_2              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y1_N30  ; 21      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y1_N30  ; 513     ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|Equal0~7                                                                                                                                                                                                                         ; LCCOMB_X21_Y22_N30 ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|LessThan0~8                                                                                                                                                                                                                      ; LCCOMB_X22_Y22_N26 ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                               ; JTAG_X1_Y15_N0     ; 332     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                                                                        ; PIN_E16            ; 303     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; cmos_pclk                                                                                                                  ; PIN_A8             ; 151     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all      ; FF_X20_Y19_N9      ; 208     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 386     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2              ; 1       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_2              ; 51      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_2              ; 1       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0                                                                              ; LCCOMB_X22_Y1_N30  ; 513     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|Equal0~7                                           ; LCCOMB_X21_Y22_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                  ; 66      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0]                                                                                                                                                                                                                                                                                             ; 64      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2]                                                                                                                                                                                                                                                                                             ; 60      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1]                                                                                                                                                                                                                                                                                             ; 58      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                                                                                                                                                                                                             ; 56      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                                                                                                                                                                                                             ; 56      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                                                                                                                                                                                                             ; 53      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                       ; 48      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                     ; 45      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                      ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                      ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                      ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                       ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                                         ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                                         ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                                         ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                                          ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                                          ; 41      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|INIT_REQ                                                                                                                                                                                                                                                                     ; 41      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                          ; 39      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~10                                                                                                                                                                                  ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                       ; 39      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                 ; 35      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                        ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                                                                              ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                              ; 33      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR                                                                                                                                                                                                                                                                                                     ; 33      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[2]                                                                                                                                                                                                                                                                                                ; 31      ;
; ~GND                                                                                                                                                                                                                                                                                                                                              ; 28      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|valid_rdreq~0                                                                                                                                                                                                              ; 28      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                ; 28      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6]                                                                                                                                                                                                                                                                                             ; 28      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                                                                                                                                                                                                                 ; 27      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                               ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                  ; 26      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                                                                                                                                                                                                                ; 26      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                                                                                                                                                                                                                ; 25      ;
; lcd_driver:u_lcd_driver|lcd_en~4                                                                                                                                                                                                                                                                                                                  ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                          ; 24      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit~0                                                                                                                                                                                                                                ; 24      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|OE                                                                                                                                                                                                                                                                                     ; 24      ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|LessThan0~8                                                                                                                                                                                                                                                               ; 24      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                ; 24      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                                                                                                                                                                                                                ; 24      ;
; lcd_driver:u_lcd_driver|lcd_en~6                                                                                                                                                                                                                                                                                                                  ; 24      ;
; lcd_driver:u_lcd_driver|lcd_en~5                                                                                                                                                                                                                                                                                                                  ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                      ; 23      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_process_href                                                                                                                                                                                                                                      ; 23      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|valid_wrreq~0                                                                                                                                                                                                              ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                             ; 22      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[4]                                                                                                                                                                                                                                                                                                ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                 ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~5                                                                                                                                                                                   ; 20      ;
; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0                                                                                                                                                                                                                                                                                                     ; 20      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                                                                                                                                                         ; 20      ;
; comb~2                                                                                                                                                                                                                                                                                                                                            ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                 ; 18      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|REF_ACK                                                                                                                                                                                                                                                                                ; 18      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|op_1~16                                                                                                                                                                                                                    ; 18      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                                                                                                                                                                                           ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                   ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                      ; 17      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]                                                                                                                                                                                                                                                                                             ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                         ; 16      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1                                                                                                                                                                                                                                      ; 16      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb~0                                                                                                                                                                                                                                         ; 16      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LessThan0~4                                                                                                                                                                                                                                                                  ; 16      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan0~2                                                                                                                                                                                                                                                                                                     ; 16      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[9]~32                                                                                                                                                                                                                                                                                                   ; 16      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal0~1                                                                                                                                                                                                                                                                                                ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[1]                                                                                                                                       ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[0]                                                                                                                                       ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                  ; 15      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                                                                                                                                                          ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                         ; 14      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan4~3                                                                                                                                                                                                                                                                                             ; 14      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]~1                                                                                                                                                                                                                                                                                            ; 14      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|always4~0                                                                                                                                                                                                                                                                              ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4]                                                                                                                                                                                                                                 ; 13      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]~3                                                                                                                                                                                                                                                                                          ; 13      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR~4                                                                                                                                                                                                                                                                                              ; 13      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]~3                                                                                                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                 ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                      ; 12      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux5~1                                                                                                                                                                                                                                                                                                          ; 12      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rw_flag~0                                                                                                                                                                                                                                                                              ; 12      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                                                                                                                                                                               ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                           ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                   ; 11      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD                                                                                                                                                                                                                                                                                                     ; 11      ;
; lcd_driver:u_lcd_driver|Equal0~4                                                                                                                                                                                                                                                                                                                  ; 11      ;
; lcd_driver:u_lcd_driver|LessThan2~2                                                                                                                                                                                                                                                                                                               ; 11      ;
; lcd_driver:u_lcd_driver|LessThan0~0                                                                                                                                                                                                                                                                                                               ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode442w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode412w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode422w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode432w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode402w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode365w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode392w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|decode_rsa:decode2|w_anode382w[3]                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                                                                                      ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                   ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cout_actual                                          ; 10      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0]                                                                                                                                                               ; 10      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                                                                                                                                                                                     ; 10      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|always0~0                                                                                                                                                                                                                                                                              ; 10      ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                                                                                                                                                                                       ; 10      ;
; led_74595_driver:u_led_74595_driver|shift_state                                                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                   ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                                                                                                                                                                                     ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                                                                                                                                                                                     ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_done                                                                                                                                                                                                                                                                           ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal5~1                                                                                                                                                                                                                                                                                                ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_writea                                                                                                                                                                                                                                                                              ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_reada                                                                                                                                                                                                                                                                               ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                                                                                                                                                                                       ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                                                                                                                                                                                       ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[0]                                                                                                                                                                                                                                                                                                   ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_precharge                                                                                                                                                                                                                                                                           ; 9       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_refresh                                                                                                                                                                                                                                                                             ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                       ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]~27                                                                                                                                                                                                                                                                                          ; 8       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0                                                                                                                                                                                                                                                                                  ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr0[3]~0                                                                                                                                                                                                                                             ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCr1[2]~0                                                                                                                                                                                                                                             ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb0[5]~0                                                                                                                                                                                                                                             ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|mCb1[7]~1                                                                                                                                                                                                                                             ; 8       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0                                                                                                                                                                      ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~7                                                                                                                                                                                                                                                                                                  ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                                     ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                                                                                                                                                                                     ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                                                                                                                                                                                     ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                                                                                                                                                                                     ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                                                                                                                                                                                     ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                                                                                                                                                                                     ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan4~1                                                                                                                                                                                                                                                                                                     ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                                                       ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[8]~6                                                                                                                                                                                                                                                                                                 ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                                                                                                                                                                               ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                                                                                                                                                                                       ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                                                                                                                                                                                       ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                                                                                                                                                                                       ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                                                                                                                                                                                       ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                                                                                                                                                                                       ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[8]                                                                                                                                                                                                                                                                                                   ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[1]                                                                                                                                                                                                                                                                                                   ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[4]                                                                                                                                                                                                                                                                ; 8       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[5]                                                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ; 7       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3]                                                                                                                                                                                                                                  ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                                     ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                                     ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                                     ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|command_delay[0]                                                                                                                                                                                                                                                                       ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                                                       ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                                                       ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                                                       ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal6~0                                                                                                                                                                                                                                                                                                ; 7       ;
; I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|WideOr9~0                                                                                                                                                                                                                                                                                     ; 7       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|comb~0                                                                                                                                                                                                                                                                                                          ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                   ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                   ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[3]                                                                                                                                                                                                                                                                ; 7       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[6]                                                                                                                                                                                                                                                                ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5]~0                                                              ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                             ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state~24                                                                                                                                                                                                                                          ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal4~2                                                                                                                                                                                                                                                                                                ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~5                                                                                                                                                                                                                                                                                                    ; 6       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0                                                                                                                                                                                                                                      ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                                     ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                                     ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                                     ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                                     ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata~5                                                                                                                                                                                                                                                                                                     ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[18]                                                                                                                                                                                                                                                                                            ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                 ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                 ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                 ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                                                                                                                                                                                 ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|REF_REQ                                                                                                                                                                                                                                                                      ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~1                                                                                                                                                                                                                                                                                                      ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                                                       ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                                                       ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                                                                                                                                                                                       ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                                                       ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux0~1                                                                                                                                                                                                                                                                                                          ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux11~0                                                                                                                                                                                                                                                                                                         ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~0                                                                                                                                                                                                                                                                                                         ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|always4~0                                                                                                                                                                                                                                                                                                       ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                   ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                   ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                   ; 6       ;
; led_74595_driver:u_led_74595_driver|led_cnt[3]                                                                                                                                                                                                                                                                                                    ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[2]                                                                                                                                                                                                                                                                ; 6       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[9]                                                                                                                                                                                                                                                                ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|address_reg_b[2]                                                                                                                                       ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                       ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                    ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                             ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[18]                                                                                                                                                                                                                                                                                            ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[15]                                                                                                                                                                                                                                                                                            ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[14]                                                                                                                                                                                                                                                                                            ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[21]                                                                                                                                                                                                                                                                                            ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~2                                                                                                                                                                                                                                                                                                      ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|PM_STOP                                                                                                                                                                                                                                                                                                 ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                 ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                 ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                 ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]~0                                                                                                                                                                                                                                                                                             ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_RD                                                                                                                                                                                                                                                                                                  ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                         ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                                                                                                                                                         ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                                                                                                                                                         ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                                                                                                                                                         ; 5       ;
; led_74595_driver:u_led_74595_driver|delay_cnt[0]                                                                                                                                                                                                                                                                                                  ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~4                                                                                                                                                                                                                                                                                                         ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                                                                                                                                                                               ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux5~0                                                                                                                                                                                                                                                                                                          ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr1~0                                                                                                                                                                                                                                                                                                       ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                   ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                   ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                   ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                   ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                   ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal8~0                                                                                                                                                                                                                                                                                                ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                                                                                                                                                         ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_clken~0                                                                                                                                                                                                                                                                                      ; 5       ;
; led_74595_driver:u_led_74595_driver|led_cnt[0]                                                                                                                                                                                                                                                                                                    ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[8]                                                                                                                                                                                                                                                                ; 5       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[7]                                                                                                                                                                                                                                                                ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[6]                                                                                                                                                                                                                                                                                                      ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[8]                                                                                                                                                                                                                                                                                                    ; 5       ;
; lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                                                                                                                                                                                                  ; 5       ;
; lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~11                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~11                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~8                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[16]                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                             ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[7]~7                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[6]~6                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[0]~5                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[5]~4                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[1]~3                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[2]~2                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[3]~1                                                                                                                                                                                                                                                                                    ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[4]~0                                                                                                                                                                                                                                                                                    ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                        ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan3~2                                                                                                                                                                                                                                                                                             ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                                                                                                                                                                                        ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                                     ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                                     ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[19]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[17]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[17]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[16]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[16]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[15]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[14]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[13]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[13]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[12]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[12]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[21]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[20]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[20]                                                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Write                                                                                                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[0]                                                                                                                                                                                                                                                                ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]~1                                                                                                                                                                                                                                                                          ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                                                                                                                                                                                     ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                                                                                                                                                                                     ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                 ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en                                                                                                                                                                                                                                                                                                  ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                                                                                                                                                                                              ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                                                                                                                                                                                          ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                                                                                                                                                                                         ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                                                                                                                                                                                         ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                                                                                                                                                                                         ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                                                                                                                                                                                         ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                 ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE                                                                                                                                                                                                                                                                                                ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|LessThan0~0                                                                                                                                                                                                                                                                                             ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]~2                                                                                                                                                                                                                                                                                             ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[2]~0                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                                                                                                                                                                                          ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[9]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Read                                                                                                                                                                                                                                                                                                    ; 4       ;
; led_74595_driver:u_led_74595_driver|led_cnt[0]~1                                                                                                                                                                                                                                                                                                  ; 4       ;
; led_74595_driver:u_led_74595_driver|delay_cnt[1]                                                                                                                                                                                                                                                                                                  ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux12~0                                                                                                                                                                                                                                                                                                         ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux20~1                                                                                                                                                                                                                                                                                                         ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                                                                                                                                                                                       ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mLENGTH[8]                                                                                                                                                                                                                                                                                              ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[2]                                                                                                                                                                                                                                                                                                   ; 4       ;
; led_74595_driver:u_led_74595_driver|led_cnt[1]                                                                                                                                                                                                                                                                                                    ; 4       ;
; led_74595_driver:u_led_74595_driver|delay_cnt[2]                                                                                                                                                                                                                                                                                                  ; 4       ;
; lcd_driver:u_lcd_driver|Equal0~0                                                                                                                                                                                                                                                                                                                  ; 4       ;
; lcd_driver:u_lcd_driver|LessThan2~0                                                                                                                                                                                                                                                                                                               ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                   ; 4       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                   ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[15]                                                                                                                                                                                                                                                               ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[14]                                                                                                                                                                                                                                                               ; 4       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[13]                                                                                                                                                                                                                                                               ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[1]                                                                                                                                                                                                                                                                                                      ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[0]                                                                                                                                                                                                                                                                                                      ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[5]                                                                                                                                                                                                                                                                                                      ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[4]                                                                                                                                                                                                                                                                                                      ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[3]                                                                                                                                                                                                                                                                                                      ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[2]                                                                                                                                                                                                                                                                                                      ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[16]                                                                                                                                                                                                                                                                                                   ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[15]                                                                                                                                                                                                                                                                                                   ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[7]                                                                                                                                                                                                                                                                                                      ; 4       ;
; lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                                                                                                                                                                                                  ; 4       ;
; lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; cmos_href~input                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; cmos_sdat~input                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[2]~0                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~15                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~13                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~12                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[15]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[14]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[0]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[1]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sei:auto_generated|counter_reg_bit[2]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LessThan1~6                                                                                                                                                                                                                                                                  ; 3       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.000                                                                                                                                                                                                                                         ; 3       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.001                                                                                                                                                                                                                                         ; 3       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.101                                                                                                                                                                                                                                         ; 3       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.100                                                                                                                                                                                                                                         ; 3       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan10~4                                                                                                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[21]~2                                                                                                                                                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector7~0                                                                                                                                                                                                                                                                                                     ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector12~0                                                                                                                                                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[19]                                                                                                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[11]                                                                                                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[11]                                                                                                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[10]                                                                                                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[10]                                                                                                                                                                                                                                                                                            ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[9]                                                                                                                                                                                                                                                                                             ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[9]                                                                                                                                                                                                                                                                                             ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[8]                                                                                                                                                                                                                                                                                             ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[8]                                                                                                                                                                                                                                                                                             ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                         ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LOAD_MODE~2                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LOAD_MODE~1                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LessThan0~0                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[0]~0                                                                                                                                                                                                                                                                          ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|ram_address_b[8]                                                                                                                                                                                                           ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                 ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                 ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                 ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                 ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                                                                                                                                                                                              ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2]                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5]                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8]                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9]                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|always0~1                                                                                                                                                                                                                                                                              ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                                                                                                                                                                                              ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                   ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                   ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mRD_DONE                                                                                                                                                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal7~1                                                                                                                                                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|oe1                                                                                                                                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|always4~0                                                                                                                                                                                                                                                                                               ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal7~0                                                                                                                                                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]~1                                                                                                                                                                                                                                                                                                 ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|CMD_ACK                                                                                                                                                                                                                                                                      ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_rw                                                                                                                                                                                                                                                                                  ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                                                                                                                                                               ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~0                                                                                                                                                                                                                                                                                                      ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux18~2                                                                                                                                                                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~5                                                                                                                                                                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux17~0                                                                                                                                                                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux3~0                                                                                                                                                                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux9~3                                                                                                                                                                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr1~5                                                                                                                                                                                                                                                                                                       ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux8~1                                                                                                                                                                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux2~0                                                                                                                                                                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~2                                                                                                                                                                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                                                                                                                                                                               ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux15~0                                                                                                                                                                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~3                                                                                                                                                                                                                                                                                                ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~2                                                                                                                                                                                                                                                                                                ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Equal0~4                                                                                                                                                                                                                                                                                                        ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|ram_address_b[8]                                                                                                                                                                                                             ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|ram_address_a[8]                                                                                                                                                                                                             ; 3       ;
; lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                                                                                                                                                                                                  ; 3       ;
; lcd_driver:u_lcd_driver|Equal0~1                                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal0~0                                                                                                                                                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[3]                                                                                                                                                                                                                                                                                                   ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]                                                                                                                                                                                                                                                                                                   ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_href~0                                                                                                                                                                                                                                                                                       ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                                                             ; 3       ;
; led_74595_driver:u_led_74595_driver|led_cnt[2]                                                                                                                                                                                                                                                                                                    ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[1]                                                                                                                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_write                                                                                                                                                                                                                                                                               ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|ex_read                                                                                                                                                                                                                                                                                ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|op_1~16                                                                                                                                                                                                                      ; 3       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rw_flag                                                                                                                                                                                                                                                                                ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[6]                                                                                                                                                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[7]                                                                                                                                                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[5]                                                                                                                                                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[10]                                                                                                                                                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[9]                                                                                                                                                                                                                                                                                                    ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[12]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[11]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[4]                                                                                                                                                                                                                                                              ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[21]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[18]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[17]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[13]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[10]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[8]                                                                                                                                                                                                                                                              ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[7]                                                                                                                                                                                                                                                              ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[23]                                                                                                                                                                                                                                                             ; 3       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[22]                                                                                                                                                                                                                                                             ; 3       ;
; lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; rst_n~input                                                                                                                                                                                                                                                                                                                                       ; 2       ;
; cmos_pclk~input                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[15]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[15]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[14]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[13]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[15]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[15]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~30                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~28                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~26                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~24                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                  ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0_wirecell                                                                                                                                                                                                                                                                                            ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell                                                                                                                                                                             ; 2       ;
; I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|WideOr13~8                                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~9                                                                                                                                                                                                                                                                                                  ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux1~4                                                                                                                                                                                                                                                                                                          ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~8                                                                                                                                                                                                                                                                                                  ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.011                                                                                                                                                                                                                                         ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|yuv_state.010                                                                                                                                                                                                                                         ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[0]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[2]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[4]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[5]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cr[3]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[1]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[2]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[3]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_img_Cb[4]                                                                                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3]                                                                                                                                                                                                                                 ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                        ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                        ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                                                                                                                                                                                 ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan7~3                                                                                                                                                                                                                                                                                             ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan10~0                                                                                                                                                                                                                                                                                            ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan7~1                                                                                                                                                                                                                                                                                             ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan3~1                                                                                                                                                                                                                                                                                             ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|LessThan3~0                                                                                                                                                                                                                                                                                             ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]~0                                                                                                                                                                                                                                                                                                ; 2       ;
; I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|WideOr3~0                                                                                                                                                                                                                                                                                     ; 2       ;
; I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|WideOr2~1                                                                                                                                                                                                                                                                                     ; 2       ;
; I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|WideOr2~0                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector6~1                                                                                                                                                                                                                                                                                                     ; 2       ;
; I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config|WideOr14~2                                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[7]~0                                                                                                                                                                                 ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector15~0                                                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                         ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                         ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|always3~0                                                                                                                                                                                                                                                                              ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|mWR_DONE~1                                                                                                                                                                                                                                                                                              ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal8~1                                                                                                                                                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal9~0                                                                                                                                                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[1]                                                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|CMD[0]                                                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|always3~6                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LessThan1~2                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|always3~2                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[0]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[1]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[2]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[3]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[4]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[5]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[6]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[7]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[8]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[9]                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[10]                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[11]                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[12]                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[13]                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[14]                                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|timer[15]                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~4                                                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|ram_address_a[8]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|IN_REQ                                                                                                                                                                                                                                                                                                  ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~2                                                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                                                                                                                                                                                        ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                                                                                                                                                                                        ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                                                                                                                                                                                        ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                                                                                                                                                                                   ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Read~1                                                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Write~0                                                                                                                                                                                                                                                                                                 ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]                                                                                                                                                                    ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1]                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4]                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7]                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CM_ACK                                                                                                                                                                                                                                                                                 ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|always0~6                                                                                                                                                                                                                                                                              ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|always0~5                                                                                                                                                                                                                                                                              ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                                                                                                                                                                                                                                    ; 2       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2                                                                                                                                                                                                                                                                                       ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector0~0                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~4                                                                                                                                                                                                                                                                                                ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan0~1                                                                                                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                                                                                                                                                                                              ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                           ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal5~2                                                                                                                                                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[4]~0                                                                                                                                                                                                                                                                                                 ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Pre_WR                                                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N~0                                                                                                                                                                                                                                                                                 ; 2       ;
; comb~0                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; led_74595_driver:u_led_74595_driver|led595_clk~1                                                                                                                                                                                                                                                                                                  ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~6                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr0~0                                                                                                                                                                                                                                                                                                       ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux19~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux13~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux10~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux4~0                                                                                                                                                                                                                                                                                                          ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux21~1                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux21~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~3                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~1                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux20~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Equal0~0                                                                                                                                                                                                                                                                                                        ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|OUT_VALID                                                                                                                                                                                                                                                                                               ; 2       ;
; lcd_driver:u_lcd_driver|Equal0~2                                                                                                                                                                                                                                                                                                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|Equal5~0                                                                                                                                                                                                                                                                                                ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[5]                                                                                                                                                                                                                                                                                                   ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[6]                                                                                                                                                                                                                                                                                                   ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[7]                                                                                                                                                                                                                                                                                                   ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|ST[9]                                                                                                                                                                                                                                                                                                   ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CS_N                                                                                                                                                                                                                                                                                   ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|LessThan0~3                                                                                                                                                                                                                                                               ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|LessThan0~2                                                                                                                                                                                                                                                               ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|Equal0~5                                                                                                                                                                                                                                                                  ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|LessThan0~1                                                                                                                                                                                                                                                               ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|LessThan0~0                                                                                                                                                                                                                                                               ; 2       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_vsync~0                                                                                                                                                                                                                                                                                      ; 2       ;
; lcd_driver:u_lcd_driver|LessThan8~1                                                                                                                                                                                                                                                                                                               ; 2       ;
; lcd_driver:u_lcd_driver|LessThan3~1                                                                                                                                                                                                                                                                                                               ; 2       ;
; lcd_driver:u_lcd_driver|LessThan1~0                                                                                                                                                                                                                                                                                                               ; 2       ;
; lcd_driver:u_lcd_driver|LessThan8~0                                                                                                                                                                                                                                                                                                               ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|rp_shift[3]                                                                                                                                                                                                                                                                            ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[0]                                  ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[12]                                                                                                                                                                                                                                                               ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[11]                                                                                                                                                                                                                                                               ; 2       ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|init_timer[10]                                                                                                                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[15]                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[14]                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[13]                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[12]                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[11]                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[9]                                                                                                                                                                                                                                                                                                      ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[8]                                                                                                                                                                                                                                                                                                      ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[4]                                                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[3]                                                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[2]                                                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[14]                                                                                                                                                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[13]                                                                                                                                                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[12]                                                                                                                                                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[11]                                                                                                                                                                                                                                                                                                   ; 2       ;
; lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[5]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[6]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[9]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[3]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[2]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[1]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[0]                                                                                                                                                                                                                                                              ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[15]                                                                                                                                                                                                                                                             ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[14]                                                                                                                                                                                                                                                             ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[16]                                                                                                                                                                                                                                                             ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[20]                                                                                                                                                                                                                                                             ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|delay_cnt[19]                                                                                                                                                                                                                                                             ; 2       ;
; lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                   ; 1       ;
; led_74595_driver:u_led_74595_driver|update_flag~feeder                                                                                                                                                                                                                                                                                            ; 1       ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll_lock_sync~feeder                                                                                                                                                                                                                    ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                         ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                         ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                         ; 1       ;
; cmos_data[7]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[6]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[0]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[5]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[1]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[2]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[3]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_data[4]~input                                                                                                                                                                                                                                                                                                                                ; 1       ;
; cmos_vsync~input                                                                                                                                                                                                                                                                                                                                  ; 1       ;
; clk~input                                                                                                                                                                                                                                                                                                                                         ; 1       ;
; sdram_data[23]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[22]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[21]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[20]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[19]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[18]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[17]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[16]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[15]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[14]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[13]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[12]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[11]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[10]~input                                                                                                                                                                                                                                                                                                                              ; 1       ;
; sdram_data[9]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[8]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[7]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[6]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[5]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[4]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[3]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[2]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[1]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sdram_data[0]~input                                                                                                                                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~13                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~12                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~10                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|mux_8nb:mux3|_~19                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|mux_8nb:mux3|_~18                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|mux_8nb:mux3|_~17                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|mux_8nb:mux3|_~16                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                            ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 24           ; 512          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 512                         ; 24                          ; 512                         ; 24                          ; 12288               ; 2    ; None ; M9K_X25_Y11_N0, M9K_X25_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; Old data        ; Old data        ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 24           ; 512          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 512                         ; 24                          ; 512                         ; 24                          ; 12288               ; 2    ; None ; M9K_X13_Y1_N0, M9K_X13_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; Old data        ; Old data        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 638          ; 2            ; 638          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 1276   ; 638                         ; 2                           ; 638                         ; 2                           ; 1276                ; 1    ; None ; M9K_X25_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 65536        ; 5            ; 65536        ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 327680 ; 65536                       ; 5                           ; 65536                       ; 5                           ; 327680              ; 40   ; None ; M9K_X13_Y10_N0, M9K_X25_Y16_N0, M9K_X25_Y10_N0, M9K_X25_Y9_N0, M9K_X13_Y25_N0, M9K_X25_Y21_N0, M9K_X13_Y11_N0, M9K_X13_Y8_N0, M9K_X13_Y19_N0, M9K_X13_Y6_N0, M9K_X25_Y6_N0, M9K_X13_Y7_N0, M9K_X13_Y23_N0, M9K_X25_Y23_N0, M9K_X13_Y12_N0, M9K_X13_Y9_N0, M9K_X25_Y19_N0, M9K_X25_Y8_N0, M9K_X25_Y7_N0, M9K_X13_Y17_N0, M9K_X13_Y24_N0, M9K_X13_Y22_N0, M9K_X13_Y13_N0, M9K_X25_Y13_N0, M9K_X13_Y20_N0, M9K_X13_Y3_N0, M9K_X25_Y14_N0, M9K_X25_Y4_N0, M9K_X13_Y21_N0, M9K_X25_Y20_N0, M9K_X13_Y15_N0, M9K_X13_Y4_N0, M9K_X25_Y17_N0, M9K_X13_Y18_N0, M9K_X13_Y14_N0, M9K_X13_Y5_N0, M9K_X25_Y18_N0, M9K_X13_Y16_N0, M9K_X25_Y5_N0, M9K_X25_Y15_N0 ; Don't care           ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 3,184 / 47,787 ( 7 % ) ;
; C16 interconnects           ; 110 / 1,804 ( 6 % )    ;
; C4 interconnects            ; 1,489 / 31,272 ( 5 % ) ;
; Direct links                ; 569 / 47,787 ( 1 % )   ;
; Global clocks               ; 10 / 20 ( 50 % )       ;
; Local interconnects         ; 1,152 / 15,408 ( 7 % ) ;
; R24 interconnects           ; 66 / 1,775 ( 4 % )     ;
; R4 interconnects            ; 1,497 / 41,310 ( 4 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.86) ; Number of LABs  (Total = 159) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 5                             ;
; 3                                           ; 1                             ;
; 4                                           ; 3                             ;
; 5                                           ; 5                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 7                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 2                             ;
; 12                                          ; 5                             ;
; 13                                          ; 10                            ;
; 14                                          ; 5                             ;
; 15                                          ; 11                            ;
; 16                                          ; 77                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.98) ; Number of LABs  (Total = 159) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 96                            ;
; 1 Clock                            ; 116                           ;
; 1 Clock enable                     ; 53                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 18                            ;
; 2 Clocks                           ; 18                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.30) ; Number of LABs  (Total = 159) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 12                            ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 4                             ;
; 16                                           ; 12                            ;
; 17                                           ; 2                             ;
; 18                                           ; 8                             ;
; 19                                           ; 6                             ;
; 20                                           ; 5                             ;
; 21                                           ; 4                             ;
; 22                                           ; 4                             ;
; 23                                           ; 3                             ;
; 24                                           ; 8                             ;
; 25                                           ; 7                             ;
; 26                                           ; 6                             ;
; 27                                           ; 11                            ;
; 28                                           ; 7                             ;
; 29                                           ; 4                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 13                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.25) ; Number of LABs  (Total = 159) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 24                            ;
; 2                                               ; 12                            ;
; 3                                               ; 17                            ;
; 4                                               ; 9                             ;
; 5                                               ; 12                            ;
; 6                                               ; 7                             ;
; 7                                               ; 4                             ;
; 8                                               ; 10                            ;
; 9                                               ; 12                            ;
; 10                                              ; 12                            ;
; 11                                              ; 5                             ;
; 12                                              ; 3                             ;
; 13                                              ; 7                             ;
; 14                                              ; 5                             ;
; 15                                              ; 4                             ;
; 16                                              ; 11                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.55) ; Number of LABs  (Total = 159) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 11                            ;
; 3                                            ; 6                             ;
; 4                                            ; 12                            ;
; 5                                            ; 7                             ;
; 6                                            ; 11                            ;
; 7                                            ; 10                            ;
; 8                                            ; 9                             ;
; 9                                            ; 6                             ;
; 10                                           ; 7                             ;
; 11                                           ; 8                             ;
; 12                                           ; 5                             ;
; 13                                           ; 6                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 10                            ;
; 17                                           ; 7                             ;
; 18                                           ; 3                             ;
; 19                                           ; 4                             ;
; 20                                           ; 4                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 2                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 3                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 93           ; 0            ; 93           ; 0            ; 0            ; 97        ; 93           ; 0            ; 97        ; 97        ; 0            ; 78           ; 0            ; 0            ; 40           ; 0            ; 78           ; 40           ; 0            ; 0            ; 0            ; 78           ; 0            ; 0            ; 0            ; 0            ; 0            ; 97        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 97           ; 4            ; 97           ; 97           ; 0         ; 4            ; 97           ; 0         ; 0         ; 97           ; 19           ; 97           ; 97           ; 57           ; 97           ; 19           ; 57           ; 97           ; 97           ; 97           ; 19           ; 97           ; 97           ; 97           ; 97           ; 97           ; 0         ; 97           ; 97           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blank           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_xclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led595_dout         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led595_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led595_latch        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[16]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[17]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[18]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[19]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[20]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[21]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[22]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[23]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sdat           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]           ; cmos_pclk                                                                         ; 7.3               ;
; cmos_pclk                                                                         ; cmos_pclk                                                                         ; 5.4               ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]           ; clk                                                                               ; 3.8               ;
; I/O                                                                               ; clk                                                                               ; 2.1               ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]           ; cmos_pclk,u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.0               ;
; cmos_pclk,u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                                         ; 1.7               ;
; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]           ; u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]           ; 1.2               ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system_ctrl_pll:u_system_ctrl_pll|rst_nr2                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                        ; 2.505             ;
; system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll_lock_sync                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                        ; 2.505             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.403             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.378             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.371             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.365             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.359             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.245             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.231             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]                                                                                                                                                                                                                                                           ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                                                                                                                                                ; 1.164             ;
; cmos_pclk                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                        ; 1.074             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.885             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[5]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.720             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[8]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.656             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.543             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.524             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.522             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[0]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.516             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[2]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.348             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[4]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.348             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[0]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.347             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[3]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.347             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[5]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.330             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[8]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.330             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.328             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.325             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.325             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[7]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.307             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.304             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.304             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.303             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.303             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.303             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.303             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.303             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1~porta_datain_reg0 ; 0.303             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|rdptr_g[9]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.234             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[1]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.179             ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                                                                                                                       ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.174             ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                                                                                                                           ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.174             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.174             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.174             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; 0.166             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.153             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.153             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.139             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.139             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[7]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.122             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[9]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.122             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[9]                                                                                                                                                                                                                                                           ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[9]                                                                                                                                                                                                                                                                                       ; 0.114             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[10]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[10]                                                                                                                                                                                                                                                                                      ; 0.114             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[11]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[11]                                                                                                                                                                                                                                                                                      ; 0.114             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rWR_ADDR[8]                                                                                                                                                                                                                                                           ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[8]                                                                                                                                                                                                                                                                                       ; 0.114             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                        ; 0.081             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                      ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|post_img_Bit2                                                                                                                                                                                                                        ; 0.080             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.070             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[7]                                                                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                                                                                                                                                                       ; 0.067             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|wrptr_g[9]                                                                                                                                                                                 ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                                                                                                                                                                                       ; 0.067             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrptr_g[6]                                                                                                                                                                               ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; 0.064             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[0]                                                                                                                                                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|SA[0]                                                                                                                                                                                                                                                                                          ; 0.057             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[16]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[16]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[17]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[17]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[15]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[15]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[14]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[14]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[12]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[12]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[13]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[13]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|rRD_ADDR[18]                                                                                                                                                                                                                                                          ; Sdram_Control_2Port:u_Sdram_Control_2Port|mADDR[18]                                                                                                                                                                                                                                                                                      ; 0.056             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                                                                                                                                                                       ; 0.053             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                                                                                                                                                                            ; 0.049             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                                                                                                                                                     ; lcd_red[0]                                                                                                                                                                                                                                                                                                                               ; 0.043             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                 ; 0.039             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                 ; 0.039             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                 ; 0.039             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1|LOAD_MODE                                                                                                                                                                                                                                  ; Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|do_load_mode                                                                                                                                                                                                                                                                  ; 0.038             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                                                                                                                                                   ; Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                                                                                                                                                                       ; 0.037             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                                                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                                                                                                                                                                              ; 0.024             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                                                                                                                                                ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                                                                                                                                                                              ; 0.023             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                                                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                                                                                                                                                                              ; 0.023             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                                                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                                                                                                                                                                              ; 0.022             ;
; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                                                                                                                                                     ; Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                                                                                                                                                                         ; 0.021             ;
; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                                                                                                                                                                ; lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                                                                                                                                                                                         ; 0.021             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 81 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE15F17C8 for design "CMOS_VIP_HDL_Demo"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4ij1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_hhj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'VIP_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):   41.666    cmos_pclk
    Info (332111):   10.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   40.000 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   41.666 u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1|clk[3]
Info (176353): Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node cmos_pclk~input (placed in PIN A8 (CLK10, DIFFCLK_4n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_ctrl_pll:u_system_ctrl_pll|sys_rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|WE_N
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CAS_N
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|RAS_N
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA[10]
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|CS_N
        Info (176357): Destination node comb~2
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~0
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~1
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~2
        Info (176357): Destination node Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1|SA~3
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay|Equal0~7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 623 megabytes
    Info: Processing ended: Fri Aug 15 16:09:00 2014
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.fit.smsg.


