Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "test.v" in library work
Compiling verilog file "top.v" in library work
Module <test> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <test> in library <work> with parameters.
	HA_STA = "00000000000000000000000010100000"
	HS_END = "00000000000000000000000001110000"
	HS_STA = "00000000000000000000000000010000"
	LINE = "00000000000000000000001100100000"
	SCREEN = "00000000000000000000001000001101"
	VA_END = "00000000000000000000000111100000"
	VS_END = "00000000000000000000000111101100"
	VS_STA = "00000000000000000000000111101010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <test> in library <work>.
	HA_STA = 32'sb00000000000000000000000010100000
	HS_END = 32'sb00000000000000000000000001110000
	HS_STA = 32'sb00000000000000000000000000010000
	LINE = 32'sb00000000000000000000001100100000
	SCREEN = 32'sb00000000000000000000001000001101
	VA_END = 32'sb00000000000000000000000111100000
	VS_END = 32'sb00000000000000000000000111101100
	VS_STA = 32'sb00000000000000000000000111101010
Module <test> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <test>.
    Related source file is "test.v".
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count$addsub0000> created at line 63.
    Found 10-bit comparator greater for signal <o_blanking$cmp_gt0000> created at line 37.
    Found 10-bit comparator greatequal for signal <o_hs$cmp_ge0000> created at line 29.
    Found 10-bit comparator less for signal <o_hs$cmp_lt0000> created at line 29.
    Found 10-bit comparator greatequal for signal <o_vs$cmp_ge0000> created at line 30.
    Found 10-bit comparator less for signal <o_vs$cmp_lt0000> created at line 30.
    Found 10-bit subtractor for signal <o_x$addsub0000> created at line 33.
    Found 10-bit comparator less for signal <o_x$cmp_lt0000> created at line 33.
    Found 10-bit comparator greatequal for signal <o_y$cmp_ge0000> created at line 34.
    Found 10-bit register for signal <v_count>.
    Found 10-bit adder for signal <v_count$addsub0000> created at line 60.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
    Found 16-bit adder carry out for signal <AUX_1$addsub0000>.
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 10-bit comparator greater for signal <sq_a$cmp_gt0000> created at line 35.
    Found 9-bit comparator greater for signal <sq_a$cmp_gt0001> created at line 35.
    Found 10-bit comparator less for signal <sq_a$cmp_lt0000> created at line 35.
    Found 9-bit comparator less for signal <sq_a$cmp_lt0001> created at line 35.
    Found 10-bit comparator greater for signal <sq_b$cmp_gt0000> created at line 36.
    Found 9-bit comparator greater for signal <sq_b$cmp_gt0001> created at line 36.
    Found 10-bit comparator less for signal <sq_b$cmp_lt0000> created at line 36.
    Found 9-bit comparator less for signal <sq_b$cmp_lt0001> created at line 36.
    Found 10-bit comparator greater for signal <sq_c$cmp_gt0000> created at line 37.
    Found 9-bit comparator greater for signal <sq_c$cmp_gt0001> created at line 37.
    Found 10-bit comparator less for signal <sq_c$cmp_lt0000> created at line 37.
    Found 9-bit comparator less for signal <sq_c$cmp_lt0001> created at line 37.
    Found 10-bit comparator greater for signal <sq_d$cmp_gt0000> created at line 38.
    Found 9-bit comparator greater for signal <sq_d$cmp_gt0001> created at line 38.
    Found 10-bit comparator less for signal <sq_d$cmp_lt0000> created at line 38.
    Found 9-bit comparator less for signal <sq_d$cmp_lt0001> created at line 38.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 16-bit adder carry out                                : 1
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 2
 16-bit register                                       : 1
# Comparators                                          : 23
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 7
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 16-bit adder carry out                                : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 23
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 7
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 159
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 14
#      LUT2_L                      : 2
#      LUT3                        : 21
#      LUT4                        : 51
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 18
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 22
#      FD                          : 1
#      FDE                         : 20
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       64  out of   4656     1%  
 Number of Slice Flip Flops:             22  out of   9312     0%  
 Number of 4 input LUTs:                112  out of   9312     1%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.705ns (Maximum Frequency: 149.142MHz)
   Minimum input arrival time before clock: 3.981ns
   Maximum output required time after clock: 13.816ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.705ns (frequency: 149.142MHz)
  Total number of paths / destination ports: 652 / 42
-------------------------------------------------------------------------
Delay:               6.705ns (Levels of Logic = 4)
  Source:            display/h_count_5 (FF)
  Destination:       display/v_count_9 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: display/h_count_5 to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.712  display/h_count_5 (display/h_count_5)
     LUT4:I3->O            1   0.704   0.455  display/o_screenend_cmp_eq000111 (display/o_screenend_cmp_eq000111)
     LUT4:I2->O           13   0.704   0.987  display/o_screenend_cmp_eq000133 (display/o_screenend_cmp_eq0001)
     LUT4_D:I3->O          8   0.704   0.836  display/v_count_mux0000<0>11 (display/N6)
     LUT2:I1->O            1   0.704   0.000  display/v_count_mux0000<8>1 (display/v_count_mux0000<8>)
     FDE:D                     0.308          display/v_count_1
    ----------------------------------------
    Total                      6.705ns (3.715ns logic, 2.990ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.981ns (Levels of Logic = 2)
  Source:            RST_BTN (PAD)
  Destination:       display/v_count_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST_BTN to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  RST_BTN_IBUF (RST_BTN_IBUF)
     LUT2:I0->O           10   0.704   0.882  display/h_count_not00021 (display/h_count_not0002)
     FDE:CE                    0.555          display/h_count_0
    ----------------------------------------
    Total                      3.981ns (2.477ns logic, 1.504ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 467 / 5
-------------------------------------------------------------------------
Offset:              13.816ns (Levels of Logic = 8)
  Source:            display/h_count_6 (FF)
  Destination:       VGA_G (PAD)
  Source Clock:      CLK rising

  Data Path: display/h_count_6 to VGA_G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  display/h_count_6 (display/h_count_6)
     LUT2:I0->O            7   0.704   0.743  display/o_x<7>21 (display/N4)
     LUT4:I2->O            5   0.704   0.712  display/o_x<3>1 (x<3>)
     LUT4:I1->O            1   0.704   0.595  sq_a_cmp_gt0000_SW0 (N6)
     LUT4:I0->O            4   0.704   0.762  sq_a_cmp_gt0000 (sq_a_cmp_gt00001)
     LUT4:I0->O            1   0.704   0.455  VGA_G4 (VGA_G4)
     LUT3:I2->O            1   0.704   0.455  VGA_G10 (VGA_G10)
     LUT4:I2->O            1   0.704   0.420  VGA_G280 (VGA_G_OBUF)
     OBUF:I->O                 3.272          VGA_G_OBUF (VGA_G)
    ----------------------------------------
    Total                     13.816ns (8.791ns logic, 5.025ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.40 secs
 
--> 


Total memory usage is 519956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

