#Timing report of worst 28 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                     12.245    12.245
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    13.637
delay_dff_Q_9_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.386    16.023
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    17.064
delay_dff_Q_26.QD[0] (Q_FRAG)                                       0.000    17.064
data arrival time                                                            17.064

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                     12.245    12.245
clock uncertainty                                                   0.000    12.245
cell hold time                                                      0.571    12.816
data required time                                                           12.816
-----------------------------------------------------------------------------------
data required time                                                          -12.816
data arrival time                                                            17.064
-----------------------------------------------------------------------------------
slack (MET)                                                                   4.248


#Path 2
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_3.c_frag.BAB[0] (C_FRAG)                             4.232    21.740
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                              0.909    22.650
delay_dff_Q_7.QD[0] (Q_FRAG)                                                0.000    22.650
data arrival time                                                                    22.650

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                              14.847    14.847
clock uncertainty                                                           0.000    14.847
cell hold time                                                              0.571    15.418
data required time                                                                   15.418
-------------------------------------------------------------------------------------------
data required time                                                                  -15.418
data arrival time                                                                    22.650
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.232


#Path 3
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                               2.591    20.099
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                0.909    21.009
delay_dff_Q_2.QD[0] (Q_FRAG)                                                0.000    21.009
data arrival time                                                                    21.009

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
clock uncertainty                                                           0.000    12.997
cell hold time                                                              0.571    13.568
data required time                                                                   13.568
-------------------------------------------------------------------------------------------
data required time                                                                  -13.568
data arrival time                                                                    21.009
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.441


#Path 4
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_8.c_frag.BAB[0] (C_FRAG)                             5.183    22.692
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                              0.909    23.601
delay_dff_Q_12.QD[0] (Q_FRAG)                                               0.000    23.601
data arrival time                                                                    23.601

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                             15.578    15.578
clock uncertainty                                                           0.000    15.578
cell hold time                                                              0.571    16.149
data required time                                                                   16.149
-------------------------------------------------------------------------------------------
data required time                                                                  -16.149
data arrival time                                                                    23.601
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.452


#Path 5
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_7.c_frag.TAB[0] (C_FRAG)                             4.821    22.330
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                              0.987    23.317
delay_dff_Q_11.QD[0] (Q_FRAG)                                               0.000    23.317
data arrival time                                                                    23.317

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                             14.903    14.903
clock uncertainty                                                           0.000    14.903
cell hold time                                                              0.571    15.474
data required time                                                                   15.474
-------------------------------------------------------------------------------------------
data required time                                                                  -15.474
data arrival time                                                                    23.317
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.843


#Path 6
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_16.c_frag.TAB[0] (C_FRAG)                            5.771    23.279
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                             0.987    24.266
delay_dff_Q_20.QD[0] (Q_FRAG)                                               0.000    24.266
data arrival time                                                                    24.266

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                             15.769    15.769
clock uncertainty                                                           0.000    15.769
cell hold time                                                              0.571    16.340
data required time                                                                   16.340
-------------------------------------------------------------------------------------------
data required time                                                                  -16.340
data arrival time                                                                    24.266
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.926


#Path 7
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_10.c_frag.TAB[0] (C_FRAG)                            6.641    24.150
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                             0.987    25.137
delay_dff_Q_14.QD[0] (Q_FRAG)                                               0.000    25.137
data arrival time                                                                    25.137

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                             16.630    16.630
clock uncertainty                                                           0.000    16.630
cell hold time                                                              0.571    17.200
data required time                                                                   17.200
-------------------------------------------------------------------------------------------
data required time                                                                  -17.200
data arrival time                                                                    25.137
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.936


#Path 8
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                  14.186    14.186
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    15.578
delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.519    18.097
delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    19.072
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                 2.330    21.402
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.435    22.837
delay_dff_Q_4.QD[0] (Q_FRAG)                                                    0.000    22.837
data arrival time                                                                        22.837

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                  14.186    14.186
clock uncertainty                                                               0.000    14.186
cell hold time                                                                  0.571    14.757
data required time                                                                       14.757
-----------------------------------------------------------------------------------------------
data required time                                                                      -14.757
data arrival time                                                                        22.837
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               8.080


#Path 9
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_21.c_frag.TAB[0] (C_FRAG)                            3.654    21.163
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                             0.987    22.150
delay_dff_Q_25.QD[0] (Q_FRAG)                                               0.000    22.150
data arrival time                                                                    22.150

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                             13.497    13.497
clock uncertainty                                                           0.000    13.497
cell hold time                                                              0.571    14.068
data required time                                                                   14.068
-------------------------------------------------------------------------------------------
data required time                                                                  -14.068
data arrival time                                                                    22.150
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.082


#Path 10
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_18.c_frag.BAB[0] (C_FRAG)                            4.154    21.662
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                             0.909    22.572
delay_dff_Q_22.QD[0] (Q_FRAG)                                               0.000    22.572
data arrival time                                                                    22.572

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                             13.857    13.857
clock uncertainty                                                           0.000    13.857
cell hold time                                                              0.571    14.428
data required time                                                                   14.428
-------------------------------------------------------------------------------------------
data required time                                                                  -14.428
data arrival time                                                                    22.572
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.143


#Path 11
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_4.c_frag.BAB[0] (C_FRAG)                             3.465    20.974
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                              0.909    21.883
delay_dff_Q_8.QD[0] (Q_FRAG)                                                0.000    21.883
data arrival time                                                                    21.883

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                              13.097    13.097
clock uncertainty                                                           0.000    13.097
cell hold time                                                              0.571    13.668
data required time                                                                   13.668
-------------------------------------------------------------------------------------------
data required time                                                                  -13.668
data arrival time                                                                    21.883
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.215


#Path 12
Startpoint: delay_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  13.924    13.924
delay_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    15.317
delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.324    17.641
delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.974
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                 2.330    21.304
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.435    22.739
delay_dff_Q_3.QD[0] (Q_FRAG)                                                    0.000    22.739
data arrival time                                                                        22.739

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  13.924    13.924
clock uncertainty                                                               0.000    13.924
cell hold time                                                                  0.571    14.495
data required time                                                                       14.495
-----------------------------------------------------------------------------------------------
data required time                                                                      -14.495
data arrival time                                                                        22.739
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               8.243


#Path 13
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_11.c_frag.BAB[0] (C_FRAG)                            6.937    24.445
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                             0.909    25.354
delay_dff_Q_15.QD[0] (Q_FRAG)                                               0.000    25.354
data arrival time                                                                    25.354

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                             16.481    16.481
clock uncertainty                                                           0.000    16.481
cell hold time                                                              0.571    17.052
data required time                                                                   17.052
-------------------------------------------------------------------------------------------
data required time                                                                  -17.052
data arrival time                                                                    25.354
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.302


#Path 14
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_17.c_frag.TAB[0] (C_FRAG)                            3.839    21.347
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                             0.987    22.334
delay_dff_Q_21.QD[0] (Q_FRAG)                                               0.000    22.334
data arrival time                                                                    22.334

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                             13.448    13.448
clock uncertainty                                                           0.000    13.448
cell hold time                                                              0.571    14.019
data required time                                                                   14.019
-------------------------------------------------------------------------------------------
data required time                                                                  -14.019
data arrival time                                                                    22.334
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.316


#Path 15
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_14.c_frag.BAB[0] (C_FRAG)                            5.462    22.970
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                             0.909    23.880
delay_dff_Q_18.QD[0] (Q_FRAG)                                               0.000    23.880
data arrival time                                                                    23.880

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                             14.865    14.865
clock uncertainty                                                           0.000    14.865
cell hold time                                                              0.571    15.436
data required time                                                                   15.436
-------------------------------------------------------------------------------------------
data required time                                                                  -15.436
data arrival time                                                                    23.880
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.443


#Path 16
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_13.c_frag.TAB[0] (C_FRAG)                            3.898    21.407
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                             0.987    22.394
delay_dff_Q_17.QD[0] (Q_FRAG)                                               0.000    22.394
data arrival time                                                                    22.394

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                             13.131    13.131
clock uncertainty                                                           0.000    13.131
cell hold time                                                              0.571    13.702
data required time                                                                   13.702
-------------------------------------------------------------------------------------------
data required time                                                                  -13.702
data arrival time                                                                    22.394
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.692


#Path 17
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_15.c_frag.TAB[0] (C_FRAG)                            4.820    22.328
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                             0.987    23.315
delay_dff_Q_19.QD[0] (Q_FRAG)                                               0.000    23.315
data arrival time                                                                    23.315

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                             14.048    14.048
clock uncertainty                                                           0.000    14.048
cell hold time                                                              0.571    14.619
data required time                                                                   14.619
-------------------------------------------------------------------------------------------
data required time                                                                  -14.619
data arrival time                                                                    23.315
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.696


#Path 18
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_12.c_frag.TAB[0] (C_FRAG)                            5.750    23.258
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                             0.987    24.245
delay_dff_Q_16.QD[0] (Q_FRAG)                                               0.000    24.245
data arrival time                                                                    24.245

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                             14.909    14.909
clock uncertainty                                                           0.000    14.909
cell hold time                                                              0.571    15.480
data required time                                                                   15.480
-------------------------------------------------------------------------------------------
data required time                                                                  -15.480
data arrival time                                                                    24.245
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.766


#Path 19
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_2.c_frag.BAB[0] (C_FRAG)                             3.400    20.908
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                              0.909    21.817
delay_dff_Q_6.QD[0] (Q_FRAG)                                                0.000    21.817
data arrival time                                                                    21.817

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                              12.203    12.203
clock uncertainty                                                           0.000    12.203
cell hold time                                                              0.571    12.774
data required time                                                                   12.774
-------------------------------------------------------------------------------------------
data required time                                                                  -12.774
data arrival time                                                                    21.817
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.043


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_9.c_frag.TAB[0] (C_FRAG)                             6.037    23.546
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                              0.987    24.533
delay_dff_Q_13.QD[0] (Q_FRAG)                                               0.000    24.533
data arrival time                                                                    24.533

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                             14.785    14.785
clock uncertainty                                                           0.000    14.785
cell hold time                                                              0.571    15.356
data required time                                                                   15.356
-------------------------------------------------------------------------------------------
data required time                                                                  -15.356
data arrival time                                                                    24.533
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.177


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                  11.997    11.997
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.389
delay_dff_Q_9_D_LUT4_O_20_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.668    16.058
delay_dff_Q_9_D_LUT4_O_20_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    17.404
delay_dff_Q_9_D_LUT4_O_20.c_frag.BB2[0] (C_FRAG)                                 3.046    20.450
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                  1.378    21.828
delay_dff_Q_24.QD[0] (Q_FRAG)                                                    0.000    21.828
data arrival time                                                                         21.828

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                  11.997    11.997
clock uncertainty                                                                0.000    11.997
cell hold time                                                                   0.571    12.568
data required time                                                                        12.568
------------------------------------------------------------------------------------------------
data required time                                                                       -12.568
data arrival time                                                                         21.828
------------------------------------------------------------------------------------------------
slack (MET)                                                                                9.260


#Path 22
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_19.c_frag.BAB[0] (C_FRAG)                            4.609    22.118
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                             0.909    23.027
delay_dff_Q_23.QD[0] (Q_FRAG)                                               0.000    23.027
data arrival time                                                                    23.027

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                             13.064    13.064
clock uncertainty                                                           0.000    13.064
cell hold time                                                              0.571    13.635
data required time                                                                   13.635
-------------------------------------------------------------------------------------------
data required time                                                                  -13.635
data arrival time                                                                    23.027
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.392


#Path 23
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_5.c_frag.BAB[0] (C_FRAG)                             4.218    21.727
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                              0.909    22.636
delay_dff_Q_9.QD[0] (Q_FRAG)                                                0.000    22.636
data arrival time                                                                    22.636

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                              12.231    12.231
clock uncertainty                                                           0.000    12.231
cell hold time                                                              0.571    12.802
data required time                                                                   12.802
-------------------------------------------------------------------------------------------
data required time                                                                  -12.802
data arrival time                                                                    22.636
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.834


#Path 24
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
delay_dff_Q_9_D_LUT4_O_6.c_frag.TAB[0] (C_FRAG)                             6.361    23.870
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                              0.987    24.857
delay_dff_Q_10.QD[0] (Q_FRAG)                                               0.000    24.857
data arrival time                                                                    24.857

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                             14.038    14.038
clock uncertainty                                                           0.000    14.038
cell hold time                                                              0.571    14.609
data required time                                                                   14.609
-------------------------------------------------------------------------------------------
data required time                                                                  -14.609
data arrival time                                                                    24.857
-------------------------------------------------------------------------------------------
slack (MET)                                                                          10.248


#Path 25
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                  12.203    12.203
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.596
delay_dff_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.372    16.968
delay_dff_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.009
delay_dff_Q_9_D_LUT4_O_1.c_frag.BB2[0] (C_FRAG)                                 3.549    21.559
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                  1.378    22.937
delay_dff_Q_5.QD[0] (Q_FRAG)                                                    0.000    22.937
data arrival time                                                                        22.937

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                  11.370    11.370
clock uncertainty                                                               0.000    11.370
cell hold time                                                                  0.571    11.941
data required time                                                                       11.941
-----------------------------------------------------------------------------------------------
data required time                                                                      -11.941
data arrival time                                                                        22.937
-----------------------------------------------------------------------------------------------
slack (MET)                                                                              10.996


#Path 26
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.957    13.957
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.350
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                6.039    21.389
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.698    22.087
led_dffe_Q.QD[0] (Q_FRAG)                                        4.384    26.471
data arrival time                                                         26.471

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.957    13.957
clock uncertainty                                                0.000    13.957
cell hold time                                                   0.571    14.528
data required time                                                        14.528
--------------------------------------------------------------------------------
data required time                                                       -14.528
data arrival time                                                         26.471
--------------------------------------------------------------------------------
slack (MET)                                                               11.943


#Path 27
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.997    12.997
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.390
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    16.656
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.509
led_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.430    20.938
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    21.980
led_dffe_Q.QEN[0] (Q_FRAG)                                                  4.884    26.864
data arrival time                                                                    26.864

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                 13.957    13.957
clock uncertainty                                                           0.000    13.957
cell hold time                                                             -0.394    13.563
data required time                                                                   13.563
-------------------------------------------------------------------------------------------
data required time                                                                  -13.563
data arrival time                                                                    26.864
-------------------------------------------------------------------------------------------
slack (MET)                                                                          13.301


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      13.957    13.957
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.393    15.350
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            7.276    22.626
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    32.352
out:redled.outpad[0] (.output)                                                   0.000    32.352
data arrival time                                                                         32.352

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         32.352
------------------------------------------------------------------------------------------------
slack (MET)                                                                               32.352


#End of timing report
