Loading plugins phase: Elapsed time ==> 1s.109ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -d CY8C4247LQI-BL483 -s D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.017ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.161ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  debug_ntp.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -dcpsoc3 debug_ntp.v -verilog
======================================================================

======================================================================
Compiling:  debug_ntp.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -dcpsoc3 debug_ntp.v -verilog
======================================================================

======================================================================
Compiling:  debug_ntp.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -dcpsoc3 -verilog debug_ntp.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 20 14:27:03 2016


======================================================================
Compiling:  debug_ntp.v
Program  :   vpp
Options  :    -yv2 -q10 debug_ntp.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 20 14:27:03 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'debug_ntp.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  debug_ntp.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -dcpsoc3 -verilog debug_ntp.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 20 14:27:03 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\codegentemp\debug_ntp.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\codegentemp\debug_ntp.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  debug_ntp.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -dcpsoc3 -verilog debug_ntp.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 20 14:27:04 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\codegentemp\debug_ntp.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\codegentemp\debug_ntp.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_XB:Net_1257\
	\UART_XB:uncfg_rx_irq\
	\UART_XB:Net_1099\
	\UART_XB:Net_1258\
	Net_2
	Net_3
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	\UART_XB2:BUART:reset_sr\
	\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_61
	\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_XB2:BUART:sRX:MODULE_5:lt\
	\UART_XB2:BUART:sRX:MODULE_5:eq\
	\UART_XB2:BUART:sRX:MODULE_5:gt\
	\UART_XB2:BUART:sRX:MODULE_5:gte\
	\UART_XB2:BUART:sRX:MODULE_5:lte\


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_XB:sclk_s_wire\ to \UART_XB:select_s_wire\
Aliasing \UART_XB:mosi_s_wire\ to \UART_XB:select_s_wire\
Aliasing \UART_XB:miso_m_wire\ to \UART_XB:select_s_wire\
Aliasing zero to \UART_XB:select_s_wire\
Aliasing one to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB:tmpOE__rx_net_0\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB:cts_wire\ to \UART_XB:select_s_wire\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \UART_XB:tmpOE__tx_net_0\
Aliasing tmpOE__debug_net_0 to \UART_XB:tmpOE__tx_net_0\
Aliasing tmpOE__pinDebugNtp_net_0 to \UART_XB:tmpOE__tx_net_0\
Aliasing Net_64 to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:tx_hd_send_break\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:HalfDuplexSend\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:FinalParityType_1\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB2:BUART:FinalParityType_0\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:FinalAddrMode_2\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:FinalAddrMode_1\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:FinalAddrMode_0\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:tx_ctrl_mark\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:tx_status_6\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:tx_status_5\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:tx_status_4\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:rx_count7_bit8_wire\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODIN2_1\ to \UART_XB2:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODIN2_0\ to \UART_XB2:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODIN3_1\ to \UART_XB2:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODIN3_0\ to \UART_XB2:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:rx_status_1\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \UART_XB:tmpOE__tx_net_0\
Aliasing \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \UART_XB:tmpOE__tx_net_0\
Aliasing tmpOE__Rx_1_net_0 to \UART_XB:tmpOE__tx_net_0\
Aliasing tmpOE__Tx_1_net_0 to \UART_XB:tmpOE__tx_net_0\
Aliasing \SW_uartDebug:tmpOE__tx_net_0\ to \UART_XB:tmpOE__tx_net_0\
Aliasing Net_62D to \UART_XB:select_s_wire\
Aliasing \UART_XB2:BUART:rx_break_status\\D\ to \UART_XB:select_s_wire\
Removing Rhs of wire \UART_XB:rx_wire\[3] = \UART_XB:Net_1268\[4]
Removing Lhs of wire \UART_XB:Net_1170\[7] = \UART_XB:Net_847\[1]
Removing Lhs of wire \UART_XB:sclk_s_wire\[8] = \UART_XB:select_s_wire\[2]
Removing Lhs of wire \UART_XB:mosi_s_wire\[9] = \UART_XB:select_s_wire\[2]
Removing Lhs of wire \UART_XB:miso_m_wire\[10] = \UART_XB:select_s_wire\[2]
Removing Rhs of wire zero[17] = \UART_XB:select_s_wire\[2]
Removing Rhs of wire one[18] = \UART_XB:tmpOE__tx_net_0\[12]
Removing Lhs of wire \UART_XB:tmpOE__rx_net_0\[25] = one[18]
Removing Lhs of wire \UART_XB:cts_wire\[29] = zero[17]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[54] = one[18]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[55] = one[18]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[56] = one[18]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[57] = one[18]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[58] = one[18]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[59] = one[18]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[60] = one[18]
Removing Lhs of wire tmpOE__debug_net_0[78] = one[18]
Removing Lhs of wire tmpOE__pinDebugNtp_net_0[84] = one[18]
Removing Rhs of wire Net_66[90] = \UART_XB2:BUART:tx_interrupt_out\[112]
Removing Rhs of wire Net_67[94] = \UART_XB2:BUART:rx_interrupt_out\[113]
Removing Lhs of wire \UART_XB2:Net_61\[95] = \UART_XB2:Net_9\[92]
Removing Lhs of wire Net_64[99] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:tx_hd_send_break\[100] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:HalfDuplexSend\[101] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:FinalParityType_1\[102] = one[18]
Removing Lhs of wire \UART_XB2:BUART:FinalParityType_0\[103] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:FinalAddrMode_2\[104] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:FinalAddrMode_1\[105] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:FinalAddrMode_0\[106] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:tx_ctrl_mark\[107] = zero[17]
Removing Rhs of wire \UART_XB2:BUART:tx_bitclk_enable_pre\[117] = \UART_XB2:BUART:tx_bitclk_dp\[153]
Removing Lhs of wire \UART_XB2:BUART:tx_counter_tc\[163] = \UART_XB2:BUART:tx_counter_dp\[154]
Removing Lhs of wire \UART_XB2:BUART:tx_status_6\[164] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:tx_status_5\[165] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:tx_status_4\[166] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:tx_status_1\[168] = \UART_XB2:BUART:tx_fifo_empty\[131]
Removing Lhs of wire \UART_XB2:BUART:tx_status_3\[170] = \UART_XB2:BUART:tx_fifo_notfull\[130]
Removing Lhs of wire \UART_XB2:BUART:rx_count7_bit8_wire\[230] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[238] = \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[249]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[240] = \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[250]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[241] = \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[266]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[242] = \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[280]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[243] = \UART_XB2:BUART:sRX:s23Poll:MODIN1_1\[244]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODIN1_1\[244] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[245] = \UART_XB2:BUART:sRX:s23Poll:MODIN1_0\[246]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODIN1_0\[246] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[252] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[253] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[254] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODIN2_1\[255] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[256] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODIN2_0\[257] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[258] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[259] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[260] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[261] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[262] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[263] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[268] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODIN3_1\[269] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[270] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODIN3_0\[271] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[272] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[273] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[274] = \UART_XB2:BUART:pollcount_1\[236]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[275] = \UART_XB2:BUART:pollcount_0\[239]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[276] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[277] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:rx_status_1\[284] = zero[17]
Removing Rhs of wire \UART_XB2:BUART:rx_status_2\[285] = \UART_XB2:BUART:rx_parity_error_status\[286]
Removing Rhs of wire \UART_XB2:BUART:rx_status_3\[287] = \UART_XB2:BUART:rx_stop_bit_error\[288]
Removing Lhs of wire \UART_XB2:BUART:sRX:cmp_vv_vv_MODGEN_4\[298] = \UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_0\[347]
Removing Lhs of wire \UART_XB2:BUART:sRX:cmp_vv_vv_MODGEN_5\[302] = \UART_XB2:BUART:sRX:MODULE_5:g1:a0:xneq\[369]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_6\[303] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_5\[304] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_4\[305] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_3\[306] = \UART_XB2:BUART:sRX:MODIN4_6\[307]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODIN4_6\[307] = \UART_XB2:BUART:rx_count_6\[225]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_2\[308] = \UART_XB2:BUART:sRX:MODIN4_5\[309]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODIN4_5\[309] = \UART_XB2:BUART:rx_count_5\[226]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_1\[310] = \UART_XB2:BUART:sRX:MODIN4_4\[311]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODIN4_4\[311] = \UART_XB2:BUART:rx_count_4\[227]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newa_0\[312] = \UART_XB2:BUART:sRX:MODIN4_3\[313]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODIN4_3\[313] = \UART_XB2:BUART:rx_count_3\[228]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_6\[314] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_5\[315] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_4\[316] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_3\[317] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_2\[318] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_1\[319] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:newb_0\[320] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_6\[321] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_5\[322] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_4\[323] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_3\[324] = \UART_XB2:BUART:rx_count_6\[225]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_2\[325] = \UART_XB2:BUART:rx_count_5\[226]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_1\[326] = \UART_XB2:BUART:rx_count_4\[227]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:dataa_0\[327] = \UART_XB2:BUART:rx_count_3\[228]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_6\[328] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_5\[329] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_4\[330] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_3\[331] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_2\[332] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_1\[333] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_4:g2:a0:datab_0\[334] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:newa_0\[349] = \UART_XB2:BUART:rx_postpoll\[184]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:newb_0\[350] = \UART_XB2:BUART:rx_parity_bit\[301]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:dataa_0\[351] = \UART_XB2:BUART:rx_postpoll\[184]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:datab_0\[352] = \UART_XB2:BUART:rx_parity_bit\[301]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[353] = \UART_XB2:BUART:rx_postpoll\[184]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[354] = \UART_XB2:BUART:rx_parity_bit\[301]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[356] = one[18]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[357] = \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[355]
Removing Lhs of wire \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[358] = \UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[355]
Removing Lhs of wire tmpOE__Rx_1_net_0[380] = one[18]
Removing Lhs of wire tmpOE__Tx_1_net_0[385] = one[18]
Removing Lhs of wire \SW_uartDebug:tmpOE__tx_net_0\[393] = one[18]
Removing Lhs of wire \UART_XB2:BUART:reset_reg\\D\[398] = zero[17]
Removing Lhs of wire Net_62D[403] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:rx_bitclk\\D\[413] = \UART_XB2:BUART:rx_bitclk_pre\[219]
Removing Lhs of wire \UART_XB2:BUART:rx_break_status\\D\[423] = zero[17]

------------------------------------------------------
Aliased 0 equations, 121 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:rx_addressmatch\' (cost = 0):
\UART_XB2:BUART:rx_addressmatch\ <= (\UART_XB2:BUART:rx_addressmatch2\
	OR \UART_XB2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_XB2:BUART:rx_bitclk_pre\ <= ((not \UART_XB2:BUART:rx_count_2\ and not \UART_XB2:BUART:rx_count_1\ and not \UART_XB2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_XB2:BUART:rx_bitclk_pre16x\ <= ((not \UART_XB2:BUART:rx_count_2\ and \UART_XB2:BUART:rx_count_1\ and \UART_XB2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:rx_poll_bit1\' (cost = 1):
\UART_XB2:BUART:rx_poll_bit1\ <= ((not \UART_XB2:BUART:rx_count_2\ and not \UART_XB2:BUART:rx_count_1\ and \UART_XB2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:rx_poll_bit2\' (cost = 1):
\UART_XB2:BUART:rx_poll_bit2\ <= ((not \UART_XB2:BUART:rx_count_2\ and not \UART_XB2:BUART:rx_count_1\ and not \UART_XB2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:pollingrange\' (cost = 4):
\UART_XB2:BUART:pollingrange\ <= ((not \UART_XB2:BUART:rx_count_2\ and not \UART_XB2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_XB2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_XB2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_XB2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_XB2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_XB2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_XB2:BUART:rx_count_6\ and not \UART_XB2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_XB2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_XB2:BUART:rx_count_6\ and not \UART_XB2:BUART:rx_count_4\)
	OR (not \UART_XB2:BUART:rx_count_6\ and not \UART_XB2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_XB2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_XB2:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_XB2:BUART:rx_count_6\ and not \UART_XB2:BUART:rx_count_4\)
	OR (not \UART_XB2:BUART:rx_count_6\ and not \UART_XB2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_XB2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_XB2:BUART:pollcount_1\ and not \UART_XB2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_XB2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_XB2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_XB2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_XB2:BUART:pollcount_0\ and \UART_XB2:BUART:pollcount_1\)
	OR (not \UART_XB2:BUART:pollcount_1\ and \UART_XB2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART_XB2:BUART:rx_postpoll\ with ( cost: 126 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART_XB2:BUART:rx_postpoll\ <= (\UART_XB2:BUART:pollcount_1\
	OR (Net_65 and \UART_XB2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_XB2:BUART:rx_postpoll\ and not \UART_XB2:BUART:rx_parity_bit\)
	OR (\UART_XB2:BUART:rx_postpoll\ and \UART_XB2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_XB2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_XB2:BUART:rx_postpoll\ and not \UART_XB2:BUART:rx_parity_bit\)
	OR (\UART_XB2:BUART:rx_postpoll\ and \UART_XB2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\UART_XB2:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_XB2:BUART:rx_parity_bit\ and \UART_XB2:BUART:rx_postpoll\)
	OR (not \UART_XB2:BUART:rx_postpoll\ and \UART_XB2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_XB2:BUART:rx_status_0\ to zero
Aliasing \UART_XB2:BUART:rx_status_6\ to zero
Aliasing \UART_XB2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_XB2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_XB2:BUART:rx_bitclk_enable\[183] = \UART_XB2:BUART:rx_bitclk\[231]
Removing Lhs of wire \UART_XB2:BUART:rx_status_0\[282] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:rx_status_6\[291] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:tx_ctrl_mark_last\\D\[405] = \UART_XB2:BUART:tx_ctrl_mark_last\[174]
Removing Lhs of wire \UART_XB2:BUART:rx_markspace_status\\D\[417] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:rx_addr_match_status\\D\[420] = zero[17]
Removing Lhs of wire \UART_XB2:BUART:rx_markspace_pre\\D\[421] = \UART_XB2:BUART:rx_markspace_pre\[295]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj" -dcpsoc3 debug_ntp.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.428ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 20 December 2016 14:27:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v7_debug_ntp\Start(state machine)\debug_ntp.cydsn\debug_ntp.cyprj -d CY8C4247LQI-BL483 debug_ntp.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_XB2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_62 from registered to combinatorial
    Converted constant MacroCell: \UART_XB2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_XB2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_XB2:BUART:rx_break_status\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_XB_SCBCLK'. Signal=\UART_XB:Net_847_ff1\
    Digital Clock 0: Automatic-assigning  clock 'UART_XB2_IntClock'. Fanout=1, Signal=\UART_XB2:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_XB2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_XB2:BUART:rx_address_detected\, Duplicate of \UART_XB2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_XB2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_XB2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_XB2:BUART:rx_markspace_pre\, Duplicate of \UART_XB2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_XB2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_XB2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_XB2:BUART:rx_state_1\, Duplicate of \UART_XB2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_XB2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_XB2:BUART:rx_state_1\ (fanout=11)

    Removing \UART_XB2:BUART:tx_mark\, Duplicate of \UART_XB2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_XB2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_XB2:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART_XB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:tx(0)\__PA ,
            input => \UART_XB:tx_wire\ ,
            pad => \UART_XB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_XB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:rx(0)\__PA ,
            fb => \UART_XB:rx_wire\ ,
            pad => \UART_XB:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => debug(0)__PA ,
            pad => debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDebugNtp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDebugNtp(0)__PA ,
            pad => pinDebugNtp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_65 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_60 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SW_uartDebug:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SW_uartDebug:tx(0)\__PA ,
            pad => \SW_uartDebug:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_60, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:txn\
        );
        Output = Net_60 (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\
            + !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\
        );
        Output = \UART_XB2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_fifo_empty\ * \UART_XB2:BUART:tx_state_2\
        );
        Output = \UART_XB2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_fifo_notfull\
        );
        Output = \UART_XB2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_XB2:BUART:pollcount_1\
            + Net_65 * \UART_XB2:BUART:pollcount_0\
        );
        Output = \UART_XB2:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_XB2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_XB2:BUART:rx_load_fifo\ * \UART_XB2:BUART:rx_fifofull\
        );
        Output = \UART_XB2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_XB2:BUART:rx_fifonotempty\ * 
              \UART_XB2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_XB2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_counter_dp\ * \UART_XB2:BUART:tx_bitclk\ * 
              \UART_XB2:BUART:tx_parity_bit\
            + \UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_state_0\ * \UART_XB2:BUART:tx_counter_dp\ * 
              !\UART_XB2:BUART:tx_parity_bit\
            + \UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_bitclk\
            + \UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_2\
            + !\UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_shift_out\ * !\UART_XB2:BUART:tx_state_2\
            + !\UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\ * !\UART_XB2:BUART:tx_bitclk\
            + \UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_shift_out\ * !\UART_XB2:BUART:tx_state_2\ * 
              !\UART_XB2:BUART:tx_counter_dp\ * \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART_XB2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_XB2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_XB2:BUART:tx_fifo_empty\
            + !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_fifo_empty\ * !\UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_fifo_empty\ * \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_counter_dp\ * \UART_XB2:BUART:tx_bitclk\
            + \UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_XB2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\ * \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_XB2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_state_2\
            + !\UART_XB2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_XB2:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\UART_XB2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_XB2:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\UART_XB2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_bitclk\
            + !\UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\ * \UART_XB2:BUART:tx_bitclk\ * 
              !\UART_XB2:BUART:tx_parity_bit\
        );
        Output = \UART_XB2:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_XB2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_5\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_4\
        );
        Output = \UART_XB2:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\UART_XB2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_XB2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_5\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_4\
        );
        Output = \UART_XB2:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\UART_XB2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_2\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !Net_65 * 
              \UART_XB2:BUART:rx_last\
        );
        Output = \UART_XB2:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\UART_XB2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              !\UART_XB2:BUART:rx_count_0\
        );
        Output = \UART_XB2:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\UART_XB2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              !\UART_XB2:BUART:pollcount_1\ * Net_65 * 
              \UART_XB2:BUART:pollcount_0\
            + !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              \UART_XB2:BUART:pollcount_1\ * !Net_65
            + !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              \UART_XB2:BUART:pollcount_1\ * !\UART_XB2:BUART:pollcount_0\
        );
        Output = \UART_XB2:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART_XB2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              !Net_65 * \UART_XB2:BUART:pollcount_0\
            + !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              Net_65 * !\UART_XB2:BUART:pollcount_0\
        );
        Output = \UART_XB2:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART_XB2:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\ * 
              \UART_XB2:BUART:rx_parity_error_pre\
        );
        Output = \UART_XB2:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\ * 
              \UART_XB2:BUART:rx_parity_error_pre\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * \UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * 
              !\UART_XB2:BUART:rx_parity_error_pre\ * 
              \UART_XB2:BUART:rx_parity_bit\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              \UART_XB2:BUART:rx_postpoll\ * \UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * 
              !\UART_XB2:BUART:rx_parity_error_pre\ * 
              !\UART_XB2:BUART:rx_parity_bit\
        );
        Output = \UART_XB2:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_XB2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_65
        );
        Output = \UART_XB2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_XB2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_parity_bit\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * \UART_XB2:BUART:rx_bitclk_enable\ * 
              \UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_parity_bit\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_XB2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_XB2:Net_9_digital\ ,
            cs_addr_2 => \UART_XB2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_XB2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_XB2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_XB2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_XB2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_XB2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_XB2:Net_9_digital\ ,
            cs_addr_0 => \UART_XB2:BUART:counter_load_not\ ,
            ce0_reg => \UART_XB2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_XB2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_XB2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_XB2:Net_9_digital\ ,
            cs_addr_2 => \UART_XB2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_XB2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_XB2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_XB2:BUART:rx_postpoll\ ,
            f0_load => \UART_XB2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_XB2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_XB2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_XB2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_XB2:Net_9_digital\ ,
            status_3 => \UART_XB2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_XB2:BUART:tx_status_2\ ,
            status_1 => \UART_XB2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_XB2:BUART:tx_status_0\ ,
            interrupt => Net_66 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_XB2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_XB2:Net_9_digital\ ,
            status_5 => \UART_XB2:BUART:rx_status_5\ ,
            status_4 => \UART_XB2:BUART:rx_status_4\ ,
            status_3 => \UART_XB2:BUART:rx_status_3\ ,
            status_2 => \UART_XB2:BUART:rx_status_2\ ,
            interrupt => Net_67 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_XB2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_XB2:Net_9_digital\ ,
            load => \UART_XB2:BUART:rx_counter_load\ ,
            count_6 => \UART_XB2:BUART:rx_count_6\ ,
            count_5 => \UART_XB2:BUART:rx_count_5\ ,
            count_4 => \UART_XB2:BUART:rx_count_4\ ,
            count_3 => \UART_XB2:BUART:rx_count_3\ ,
            count_2 => \UART_XB2:BUART:rx_count_2\ ,
            count_1 => \UART_XB2:BUART:rx_count_1\ ,
            count_0 => \UART_XB2:BUART:rx_count_0\ ,
            tc => \UART_XB2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_XB2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_XB2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_tx
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   18 :   20 :   38 : 47.37 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :    4 :   32 : 87.50 %
  Unique P-terms              :   52 :   12 :   64 : 81.25 %
  Total P-terms               :   56 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.068ms
Tech Mapping phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2537492s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.620ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0022936 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.63
                   Pterms :            6.50
               Macrocells :            3.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      11.75 :       7.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_counter_dp\ * \UART_XB2:BUART:tx_bitclk\ * 
              \UART_XB2:BUART:tx_parity_bit\
            + \UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_state_0\ * \UART_XB2:BUART:tx_counter_dp\ * 
              !\UART_XB2:BUART:tx_parity_bit\
            + \UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_bitclk\
            + \UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_2\
            + !\UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_shift_out\ * !\UART_XB2:BUART:tx_state_2\
            + !\UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\ * !\UART_XB2:BUART:tx_bitclk\
            + \UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_shift_out\ * !\UART_XB2:BUART:tx_state_2\ * 
              !\UART_XB2:BUART:tx_counter_dp\ * \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_fifo_empty\ * \UART_XB2:BUART:tx_state_2\
        );
        Output = \UART_XB2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_XB2:BUART:txn\ * \UART_XB2:BUART:tx_state_1\ * 
              !\UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_bitclk\
            + !\UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\ * \UART_XB2:BUART:tx_bitclk\ * 
              !\UART_XB2:BUART:tx_parity_bit\
        );
        Output = \UART_XB2:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\
            + !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\
        );
        Output = \UART_XB2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_state_2\
            + !\UART_XB2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_XB2:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_XB2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_fifo_notfull\
        );
        Output = \UART_XB2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_XB2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_XB2:Net_9_digital\ ,
        cs_addr_2 => \UART_XB2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_XB2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_XB2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_XB2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_XB2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_XB2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_XB2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_XB2:Net_9_digital\ ,
        status_3 => \UART_XB2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_XB2:BUART:tx_status_2\ ,
        status_1 => \UART_XB2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_XB2:BUART:tx_status_0\ ,
        interrupt => Net_66 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_XB2:BUART:rx_fifonotempty\ * 
              \UART_XB2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_XB2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_XB2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_XB2:BUART:rx_load_fifo\ * \UART_XB2:BUART:rx_fifofull\
        );
        Output = \UART_XB2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_65
        );
        Output = \UART_XB2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_60, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:txn\
        );
        Output = Net_60 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_XB2:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_XB2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_XB2:Net_9_digital\ ,
        status_5 => \UART_XB2:BUART:rx_status_5\ ,
        status_4 => \UART_XB2:BUART:rx_status_4\ ,
        status_3 => \UART_XB2:BUART:rx_status_3\ ,
        status_2 => \UART_XB2:BUART:rx_status_2\ ,
        interrupt => Net_67 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_XB2:BUART:tx_fifo_empty\
            + !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_fifo_empty\ * !\UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_fifo_empty\ * \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_counter_dp\ * \UART_XB2:BUART:tx_bitclk\
            + \UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_state_1\ * !\UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              !\UART_XB2:BUART:tx_state_2\ * \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_XB2:BUART:tx_state_1\ * \UART_XB2:BUART:tx_state_0\ * 
              \UART_XB2:BUART:tx_bitclk_enable_pre\ * 
              \UART_XB2:BUART:tx_state_2\
            + \UART_XB2:BUART:tx_state_0\ * !\UART_XB2:BUART:tx_state_2\ * 
              \UART_XB2:BUART:tx_bitclk\
        );
        Output = \UART_XB2:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              !\UART_XB2:BUART:pollcount_1\ * Net_65 * 
              \UART_XB2:BUART:pollcount_0\
            + !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              \UART_XB2:BUART:pollcount_1\ * !Net_65
            + !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              \UART_XB2:BUART:pollcount_1\ * !\UART_XB2:BUART:pollcount_0\
        );
        Output = \UART_XB2:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_XB2:BUART:pollcount_1\
            + Net_65 * \UART_XB2:BUART:pollcount_0\
        );
        Output = \UART_XB2:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              !Net_65 * \UART_XB2:BUART:pollcount_0\
            + !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              Net_65 * !\UART_XB2:BUART:pollcount_0\
        );
        Output = \UART_XB2:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_XB2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:rx_count_2\ * !\UART_XB2:BUART:rx_count_1\ * 
              !\UART_XB2:BUART:rx_count_0\
        );
        Output = \UART_XB2:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_XB2:Net_9_digital\ ,
        cs_addr_0 => \UART_XB2:BUART:counter_load_not\ ,
        ce0_reg => \UART_XB2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_XB2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_5\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_4\
        );
        Output = \UART_XB2:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_5\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_count_6\ * 
              !\UART_XB2:BUART:rx_count_4\
        );
        Output = \UART_XB2:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\ * !\UART_XB2:BUART:rx_parity_bit\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              \UART_XB2:BUART:rx_state_0\ * \UART_XB2:BUART:rx_bitclk_enable\ * 
              \UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_XB2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_XB2:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * !\UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\ * 
              \UART_XB2:BUART:rx_parity_error_pre\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              !\UART_XB2:BUART:rx_postpoll\ * \UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * 
              !\UART_XB2:BUART:rx_parity_error_pre\ * 
              \UART_XB2:BUART:rx_parity_bit\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * 
              \UART_XB2:BUART:rx_postpoll\ * \UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * 
              !\UART_XB2:BUART:rx_parity_error_pre\ * 
              !\UART_XB2:BUART:rx_parity_bit\
        );
        Output = \UART_XB2:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_XB2:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\ * 
              \UART_XB2:BUART:rx_state_2\ * 
              \UART_XB2:BUART:rx_parity_error_pre\
        );
        Output = \UART_XB2:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_XB2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_2\
            + !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * !\UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\ * !Net_65 * 
              \UART_XB2:BUART:rx_last\
        );
        Output = \UART_XB2:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_XB2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_XB2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_XB2:BUART:tx_ctrl_mark_last\ * 
              !\UART_XB2:BUART:rx_state_0\ * 
              \UART_XB2:BUART:rx_bitclk_enable\ * \UART_XB2:BUART:rx_state_3\ * 
              !\UART_XB2:BUART:rx_state_2\
        );
        Output = \UART_XB2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_XB2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_XB2:Net_9_digital\ ,
        cs_addr_2 => \UART_XB2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_XB2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_XB2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_XB2:BUART:rx_postpoll\ ,
        f0_load => \UART_XB2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_XB2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_XB2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_XB2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_XB2:Net_9_digital\ ,
        load => \UART_XB2:BUART:rx_counter_load\ ,
        count_6 => \UART_XB2:BUART:rx_count_6\ ,
        count_5 => \UART_XB2:BUART:rx_count_5\ ,
        count_4 => \UART_XB2:BUART:rx_count_4\ ,
        count_3 => \UART_XB2:BUART:rx_count_3\ ,
        count_2 => \UART_XB2:BUART:rx_count_2\ ,
        count_1 => \UART_XB2:BUART:rx_count_1\ ,
        count_0 => \UART_XB2:BUART:rx_count_0\ ,
        tc => \UART_XB2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_XB2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_XB2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_tx
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_XB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:rx(0)\__PA ,
        fb => \UART_XB:rx_wire\ ,
        pad => \UART_XB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_XB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:tx(0)\__PA ,
        input => \UART_XB:tx_wire\ ,
        pad => \UART_XB:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_60 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SW_uartDebug:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SW_uartDebug:tx(0)\__PA ,
        pad => \SW_uartDebug:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pinDebugNtp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDebugNtp(0)__PA ,
        pad => pinDebugNtp(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_65 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => debug(0)__PA ,
        pad => debug(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \UART_XB:Net_847_ff1\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_XB:SCB\
        PORT MAP (
            clock => \UART_XB:Net_847_ff1\ ,
            interrupt => Net_4 ,
            rx => \UART_XB:rx_wire\ ,
            tx => \UART_XB:tx_wire\ ,
            rts => \UART_XB:rts_wire\ ,
            mosi_m => \UART_XB:mosi_m_wire\ ,
            select_m_3 => \UART_XB:select_m_wire_3\ ,
            select_m_2 => \UART_XB:select_m_wire_2\ ,
            select_m_1 => \UART_XB:select_m_wire_1\ ,
            select_m_0 => \UART_XB:select_m_wire_0\ ,
            sclk_m => \UART_XB:sclk_m_wire\ ,
            miso_s => \UART_XB:miso_s_wire\ ,
            tx_req => Net_7 ,
            rx_req => Net_6 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \UART_XB2:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+----------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |      \UART_XB:rx(0)\ | FB(\UART_XB:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |      \UART_XB:tx(0)\ | In(\UART_XB:tx_wire\)
-----+-----+-------+-----------+------------------+----------------------+----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |     \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+----------------------+----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |              Tx_1(0) | In(Net_60)
     |   4 |     * |      NONE |         CMOS_OUT | \SW_uartDebug:tx(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |       pinDebugNtp(0) | 
-----+-----+-------+-----------+------------------+----------------------+----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |              Rx_1(0) | FB(Net_65)
     |   5 |     * |      NONE |         CMOS_OUT |             debug(0) | 
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 1s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.711ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.479ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in debug_ntp_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.462ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.377ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.202ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.204ms
API generation phase: Elapsed time ==> 2s.824ms
Dependency generation phase: Elapsed time ==> 0s.047ms
Cleanup phase: Elapsed time ==> 0s.001ms
