// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_scaleVector_13_Pipeline_scale_vector (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dualInfeasLbRay_fifo_i_dout,
        dualInfeasLbRay_fifo_i_num_data_valid,
        dualInfeasLbRay_fifo_i_fifo_cap,
        dualInfeasLbRay_fifo_i_empty_n,
        dualInfeasLbRay_fifo_i_read,
        dualInfeasLbRay_SVfifo_i_din,
        dualInfeasLbRay_SVfifo_i_num_data_valid,
        dualInfeasLbRay_SVfifo_i_fifo_cap,
        dualInfeasLbRay_SVfifo_i_full_n,
        dualInfeasLbRay_SVfifo_i_write,
        n,
        weight
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] dualInfeasLbRay_fifo_i_dout;
input  [2:0] dualInfeasLbRay_fifo_i_num_data_valid;
input  [2:0] dualInfeasLbRay_fifo_i_fifo_cap;
input   dualInfeasLbRay_fifo_i_empty_n;
output   dualInfeasLbRay_fifo_i_read;
output  [511:0] dualInfeasLbRay_SVfifo_i_din;
input  [2:0] dualInfeasLbRay_SVfifo_i_num_data_valid;
input  [2:0] dualInfeasLbRay_SVfifo_i_fifo_cap;
input   dualInfeasLbRay_SVfifo_i_full_n;
output   dualInfeasLbRay_SVfifo_i_write;
input  [31:0] n;
input  [63:0] weight;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln160_fu_157_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    dualInfeasLbRay_fifo_i_blk_n;
wire    ap_block_pp0_stage0;
reg    dualInfeasLbRay_SVfifo_i_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] bitcast_ln162_fu_257_p1;
wire   [63:0] bitcast_ln162_8_fu_261_p1;
wire   [63:0] bitcast_ln162_9_fu_265_p1;
wire   [63:0] bitcast_ln162_10_fu_269_p1;
wire   [63:0] bitcast_ln162_11_fu_273_p1;
wire   [63:0] bitcast_ln162_12_fu_277_p1;
wire   [63:0] bitcast_ln162_13_fu_281_p1;
wire   [63:0] bitcast_ln162_14_fu_285_p1;
reg   [30:0] i_fu_70;
wire   [30:0] add_ln160_fu_163_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    dualInfeasLbRay_fifo_i_read_local;
wire   [511:0] or_ln168_i_fu_377_p9;
reg    ap_block_pp0_stage0_01001;
reg    dualInfeasLbRay_SVfifo_i_write_local;
reg   [63:0] grp_fu_99_p0;
reg   [63:0] grp_fu_99_p1;
reg   [63:0] grp_fu_103_p0;
reg   [63:0] grp_fu_103_p1;
reg   [63:0] grp_fu_107_p0;
reg   [63:0] grp_fu_107_p1;
reg   [63:0] grp_fu_111_p0;
reg   [63:0] grp_fu_111_p1;
reg   [63:0] grp_fu_115_p0;
reg   [63:0] grp_fu_115_p1;
reg   [63:0] grp_fu_119_p0;
reg   [63:0] grp_fu_119_p1;
reg   [63:0] grp_fu_123_p0;
reg   [63:0] grp_fu_123_p1;
reg   [63:0] grp_fu_127_p0;
reg   [63:0] grp_fu_127_p1;
wire   [31:0] zext_ln154_fu_153_p1;
wire   [63:0] trunc_ln162_fu_183_p1;
wire   [63:0] trunc_ln162_4_fu_187_p4;
wire   [63:0] trunc_ln162_5_fu_197_p4;
wire   [63:0] trunc_ln162_6_fu_207_p4;
wire   [63:0] trunc_ln162_7_fu_217_p4;
wire   [63:0] trunc_ln162_8_fu_227_p4;
wire   [63:0] trunc_ln162_9_fu_237_p4;
wire   [63:0] trunc_ln162_10_fu_247_p4;
reg   [63:0] grp_fu_99_p2;
reg   [63:0] grp_fu_103_p2;
reg   [63:0] grp_fu_107_p2;
reg   [63:0] grp_fu_111_p2;
reg   [63:0] grp_fu_115_p2;
reg   [63:0] grp_fu_119_p2;
reg   [63:0] grp_fu_123_p2;
reg   [63:0] grp_fu_127_p2;
wire   [63:0] bitcast_ln168_14_fu_373_p1;
wire   [63:0] bitcast_ln168_13_fu_369_p1;
wire   [63:0] bitcast_ln168_12_fu_365_p1;
wire   [63:0] bitcast_ln168_11_fu_361_p1;
wire   [63:0] bitcast_ln168_10_fu_357_p1;
wire   [63:0] bitcast_ln168_9_fu_353_p1;
wire   [63:0] bitcast_ln168_8_fu_349_p1;
wire   [63:0] bitcast_ln168_fu_345_p1;
reg    grp_fu_99_ce;
wire   [63:0] pre_grp_fu_99_p2;
reg   [63:0] pre_grp_fu_99_p2_reg;
reg    grp_fu_103_ce;
wire   [63:0] pre_grp_fu_103_p2;
reg   [63:0] pre_grp_fu_103_p2_reg;
reg    grp_fu_107_ce;
wire   [63:0] pre_grp_fu_107_p2;
reg   [63:0] pre_grp_fu_107_p2_reg;
reg    grp_fu_111_ce;
wire   [63:0] pre_grp_fu_111_p2;
reg   [63:0] pre_grp_fu_111_p2_reg;
reg    grp_fu_115_ce;
wire   [63:0] pre_grp_fu_115_p2;
reg   [63:0] pre_grp_fu_115_p2_reg;
reg    grp_fu_119_ce;
wire   [63:0] pre_grp_fu_119_p2;
reg   [63:0] pre_grp_fu_119_p2_reg;
reg    grp_fu_123_ce;
wire   [63:0] pre_grp_fu_123_p2;
reg   [63:0] pre_grp_fu_123_p2_reg;
reg    grp_fu_127_ce;
wire   [63:0] pre_grp_fu_127_p2;
reg   [63:0] pre_grp_fu_127_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 i_fu_70 = 31'd0;
#0 ap_done_reg = 1'b0;
end

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_99_p0),
    .din1(grp_fu_99_p1),
    .ce(grp_fu_99_ce),
    .dout(pre_grp_fu_99_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_103_p0),
    .din1(grp_fu_103_p1),
    .ce(grp_fu_103_ce),
    .dout(pre_grp_fu_103_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_107_p0),
    .din1(grp_fu_107_p1),
    .ce(grp_fu_107_ce),
    .dout(pre_grp_fu_107_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_111_p0),
    .din1(grp_fu_111_p1),
    .ce(grp_fu_111_ce),
    .dout(pre_grp_fu_111_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_115_p0),
    .din1(grp_fu_115_p1),
    .ce(grp_fu_115_ce),
    .dout(pre_grp_fu_115_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_119_p0),
    .din1(grp_fu_119_p1),
    .ce(grp_fu_119_ce),
    .dout(pre_grp_fu_119_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_123_p0),
    .din1(grp_fu_123_p1),
    .ce(grp_fu_123_ce),
    .dout(pre_grp_fu_123_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_127_p0),
    .din1(grp_fu_127_p1),
    .ce(grp_fu_127_ce),
    .dout(pre_grp_fu_127_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_ce <= 1'b1;
    end else begin
        grp_fu_103_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_107_ce <= 1'b1;
    end else begin
        grp_fu_107_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_111_ce <= 1'b1;
    end else begin
        grp_fu_111_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_115_ce <= 1'b1;
    end else begin
        grp_fu_115_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_119_ce <= 1'b1;
    end else begin
        grp_fu_119_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_123_ce <= 1'b1;
    end else begin
        grp_fu_123_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_127_ce <= 1'b1;
    end else begin
        grp_fu_127_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_99_ce <= 1'b1;
    end else begin
        grp_fu_99_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln160_fu_157_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_70 <= add_ln160_fu_163_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_p0 <= bitcast_ln162_8_fu_261_p1;
        grp_fu_103_p1 <= weight;
        grp_fu_107_p0 <= bitcast_ln162_9_fu_265_p1;
        grp_fu_107_p1 <= weight;
        grp_fu_111_p0 <= bitcast_ln162_10_fu_269_p1;
        grp_fu_111_p1 <= weight;
        grp_fu_115_p0 <= bitcast_ln162_11_fu_273_p1;
        grp_fu_115_p1 <= weight;
        grp_fu_119_p0 <= bitcast_ln162_12_fu_277_p1;
        grp_fu_119_p1 <= weight;
        grp_fu_123_p0 <= bitcast_ln162_13_fu_281_p1;
        grp_fu_123_p1 <= weight;
        grp_fu_127_p0 <= bitcast_ln162_14_fu_285_p1;
        grp_fu_127_p1 <= weight;
        grp_fu_99_p0 <= bitcast_ln162_fu_257_p1;
        grp_fu_99_p1 <= weight;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_103_ce == 1'b1)) begin
        pre_grp_fu_103_p2_reg <= pre_grp_fu_103_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_107_ce == 1'b1)) begin
        pre_grp_fu_107_p2_reg <= pre_grp_fu_107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_111_ce == 1'b1)) begin
        pre_grp_fu_111_p2_reg <= pre_grp_fu_111_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_115_ce == 1'b1)) begin
        pre_grp_fu_115_p2_reg <= pre_grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_119_ce == 1'b1)) begin
        pre_grp_fu_119_p2_reg <= pre_grp_fu_119_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_123_ce == 1'b1)) begin
        pre_grp_fu_123_p2_reg <= pre_grp_fu_123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_127_ce == 1'b1)) begin
        pre_grp_fu_127_p2_reg <= pre_grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_99_ce == 1'b1)) begin
        pre_grp_fu_99_p2_reg <= pre_grp_fu_99_p2;
    end
end

always @ (*) begin
    if (((icmp_ln160_fu_157_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dualInfeasLbRay_SVfifo_i_blk_n = dualInfeasLbRay_SVfifo_i_full_n;
    end else begin
        dualInfeasLbRay_SVfifo_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dualInfeasLbRay_SVfifo_i_write_local = 1'b1;
    end else begin
        dualInfeasLbRay_SVfifo_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dualInfeasLbRay_fifo_i_blk_n = dualInfeasLbRay_fifo_i_empty_n;
    end else begin
        dualInfeasLbRay_fifo_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dualInfeasLbRay_fifo_i_read_local = 1'b1;
    end else begin
        dualInfeasLbRay_fifo_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_103_ce == 1'b1)) begin
        grp_fu_103_p2 = pre_grp_fu_103_p2;
    end else begin
        grp_fu_103_p2 = pre_grp_fu_103_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_107_ce == 1'b1)) begin
        grp_fu_107_p2 = pre_grp_fu_107_p2;
    end else begin
        grp_fu_107_p2 = pre_grp_fu_107_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_111_ce == 1'b1)) begin
        grp_fu_111_p2 = pre_grp_fu_111_p2;
    end else begin
        grp_fu_111_p2 = pre_grp_fu_111_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_115_ce == 1'b1)) begin
        grp_fu_115_p2 = pre_grp_fu_115_p2;
    end else begin
        grp_fu_115_p2 = pre_grp_fu_115_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_119_ce == 1'b1)) begin
        grp_fu_119_p2 = pre_grp_fu_119_p2;
    end else begin
        grp_fu_119_p2 = pre_grp_fu_119_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_123_ce == 1'b1)) begin
        grp_fu_123_p2 = pre_grp_fu_123_p2;
    end else begin
        grp_fu_123_p2 = pre_grp_fu_123_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_127_ce == 1'b1)) begin
        grp_fu_127_p2 = pre_grp_fu_127_p2;
    end else begin
        grp_fu_127_p2 = pre_grp_fu_127_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_99_ce == 1'b1)) begin
        grp_fu_99_p2 = pre_grp_fu_99_p2;
    end else begin
        grp_fu_99_p2 = pre_grp_fu_99_p2_reg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln160_fu_163_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (dualInfeasLbRay_fifo_i_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (dualInfeasLbRay_SVfifo_i_full_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln162_10_fu_269_p1 = trunc_ln162_6_fu_207_p4;

assign bitcast_ln162_11_fu_273_p1 = trunc_ln162_7_fu_217_p4;

assign bitcast_ln162_12_fu_277_p1 = trunc_ln162_8_fu_227_p4;

assign bitcast_ln162_13_fu_281_p1 = trunc_ln162_9_fu_237_p4;

assign bitcast_ln162_14_fu_285_p1 = trunc_ln162_10_fu_247_p4;

assign bitcast_ln162_8_fu_261_p1 = trunc_ln162_4_fu_187_p4;

assign bitcast_ln162_9_fu_265_p1 = trunc_ln162_5_fu_197_p4;

assign bitcast_ln162_fu_257_p1 = trunc_ln162_fu_183_p1;

assign bitcast_ln168_10_fu_357_p1 = grp_fu_111_p2;

assign bitcast_ln168_11_fu_361_p1 = grp_fu_115_p2;

assign bitcast_ln168_12_fu_365_p1 = grp_fu_119_p2;

assign bitcast_ln168_13_fu_369_p1 = grp_fu_123_p2;

assign bitcast_ln168_14_fu_373_p1 = grp_fu_127_p2;

assign bitcast_ln168_8_fu_349_p1 = grp_fu_103_p2;

assign bitcast_ln168_9_fu_353_p1 = grp_fu_107_p2;

assign bitcast_ln168_fu_345_p1 = grp_fu_99_p2;

assign dualInfeasLbRay_SVfifo_i_din = or_ln168_i_fu_377_p9;

assign dualInfeasLbRay_SVfifo_i_write = dualInfeasLbRay_SVfifo_i_write_local;

assign dualInfeasLbRay_fifo_i_read = dualInfeasLbRay_fifo_i_read_local;

assign icmp_ln160_fu_157_p2 = (($signed(zext_ln154_fu_153_p1) < $signed(n)) ? 1'b1 : 1'b0);

assign or_ln168_i_fu_377_p9 = {{{{{{{{bitcast_ln168_14_fu_373_p1}, {bitcast_ln168_13_fu_369_p1}}, {bitcast_ln168_12_fu_365_p1}}, {bitcast_ln168_11_fu_361_p1}}, {bitcast_ln168_10_fu_357_p1}}, {bitcast_ln168_9_fu_353_p1}}, {bitcast_ln168_8_fu_349_p1}}, {bitcast_ln168_fu_345_p1}};

assign trunc_ln162_10_fu_247_p4 = {{dualInfeasLbRay_fifo_i_dout[511:448]}};

assign trunc_ln162_4_fu_187_p4 = {{dualInfeasLbRay_fifo_i_dout[127:64]}};

assign trunc_ln162_5_fu_197_p4 = {{dualInfeasLbRay_fifo_i_dout[191:128]}};

assign trunc_ln162_6_fu_207_p4 = {{dualInfeasLbRay_fifo_i_dout[255:192]}};

assign trunc_ln162_7_fu_217_p4 = {{dualInfeasLbRay_fifo_i_dout[319:256]}};

assign trunc_ln162_8_fu_227_p4 = {{dualInfeasLbRay_fifo_i_dout[383:320]}};

assign trunc_ln162_9_fu_237_p4 = {{dualInfeasLbRay_fifo_i_dout[447:384]}};

assign trunc_ln162_fu_183_p1 = dualInfeasLbRay_fifo_i_dout[63:0];

assign zext_ln154_fu_153_p1 = ap_sig_allocacmp_i_load;

endmodule //Infeasi_Res_S2_scaleVector_13_Pipeline_scale_vector
