ARM GAS  /tmp/ccGrhIZE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI2_Init:
  28              	.LFB134:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
ARM GAS  /tmp/ccGrhIZE.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 0E48     		ldr	r0, .L5
  40 0004 0E4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 23 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  54              		.loc 1 44 26 is_stmt 0 view .LVU10
  55 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 23 is_stmt 0 view .LVU12
  58 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  59              		.loc 1 46 3 is_stmt 1 view .LVU13
  60              		.loc 1 46 18 is_stmt 0 view .LVU14
  61 0018 4FF40072 		mov	r2, #512
  62 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  63              		.loc 1 47 3 is_stmt 1 view .LVU15
  64              		.loc 1 47 32 is_stmt 0 view .LVU16
  65 001e 1822     		movs	r2, #24
  66 0020 C261     		str	r2, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccGrhIZE.s 			page 3


  68              		.loc 1 48 23 is_stmt 0 view .LVU18
  69 0022 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 21 is_stmt 0 view .LVU20
  72 0024 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU21
  74              		.loc 1 50 29 is_stmt 0 view .LVU22
  75 0026 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  76              		.loc 1 51 3 is_stmt 1 view .LVU23
  77              		.loc 1 51 28 is_stmt 0 view .LVU24
  78 0028 0A23     		movs	r3, #10
  79 002a C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 7 is_stmt 0 view .LVU26
  82 002c FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 52 6 discriminator 1 view .LVU27
  85 0030 00B9     		cbnz	r0, .L4
  86              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  87              		.loc 1 60 1 view .LVU28
  88 0032 08BD     		pop	{r3, pc}
  89              	.L4:
  54:Core/Src/spi.c ****   }
  90              		.loc 1 54 5 is_stmt 1 view .LVU29
  91 0034 FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 60 1 is_stmt 0 view .LVU30
  94 0038 FBE7     		b	.L1
  95              	.L6:
  96 003a 00BF     		.align	2
  97              	.L5:
  98 003c 00000000 		.word	hspi2
  99 0040 00380040 		.word	1073756160
 100              		.cfi_endproc
 101              	.LFE134:
 103              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_SPI_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_SPI_MspInit:
 111              	.LVL2:
 112              	.LFB135:
  61:Core/Src/spi.c **** 
ARM GAS  /tmp/ccGrhIZE.s 			page 4


  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 113              		.loc 1 63 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 32
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 63 1 is_stmt 0 view .LVU32
 118 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 119              		.cfi_def_cfa_offset 24
 120              		.cfi_offset 4, -24
 121              		.cfi_offset 5, -20
 122              		.cfi_offset 6, -16
 123              		.cfi_offset 7, -12
 124              		.cfi_offset 8, -8
 125              		.cfi_offset 14, -4
 126 0004 88B0     		sub	sp, sp, #32
 127              		.cfi_def_cfa_offset 56
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 128              		.loc 1 65 3 is_stmt 1 view .LVU33
 129              		.loc 1 65 20 is_stmt 0 view .LVU34
 130 0006 0023     		movs	r3, #0
 131 0008 0393     		str	r3, [sp, #12]
 132 000a 0493     		str	r3, [sp, #16]
 133 000c 0593     		str	r3, [sp, #20]
 134 000e 0693     		str	r3, [sp, #24]
 135 0010 0793     		str	r3, [sp, #28]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 136              		.loc 1 66 3 is_stmt 1 view .LVU35
 137              		.loc 1 66 15 is_stmt 0 view .LVU36
 138 0012 0268     		ldr	r2, [r0]
 139              		.loc 1 66 5 view .LVU37
 140 0014 1D4B     		ldr	r3, .L11
 141 0016 9A42     		cmp	r2, r3
 142 0018 02D0     		beq	.L10
 143              	.LVL3:
 144              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  76:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
  77:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
  78:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  86:Core/Src/spi.c **** 
ARM GAS  /tmp/ccGrhIZE.s 			page 5


  87:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  93:Core/Src/spi.c **** 
  94:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  97:Core/Src/spi.c ****   }
  98:Core/Src/spi.c **** }
 145              		.loc 1 98 1 view .LVU38
 146 001a 08B0     		add	sp, sp, #32
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 24
 149              		@ sp needed
 150 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 151              	.LVL4:
 152              	.L10:
 153              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 154              		.loc 1 72 5 is_stmt 1 view .LVU39
 155              	.LBB2:
  72:Core/Src/spi.c **** 
 156              		.loc 1 72 5 view .LVU40
 157 0020 0021     		movs	r1, #0
 158 0022 0191     		str	r1, [sp, #4]
  72:Core/Src/spi.c **** 
 159              		.loc 1 72 5 view .LVU41
 160 0024 03F50033 		add	r3, r3, #131072
 161 0028 1A6C     		ldr	r2, [r3, #64]
 162 002a 42F48042 		orr	r2, r2, #16384
 163 002e 1A64     		str	r2, [r3, #64]
  72:Core/Src/spi.c **** 
 164              		.loc 1 72 5 view .LVU42
 165 0030 1A6C     		ldr	r2, [r3, #64]
 166 0032 02F48042 		and	r2, r2, #16384
 167 0036 0192     		str	r2, [sp, #4]
  72:Core/Src/spi.c **** 
 168              		.loc 1 72 5 view .LVU43
 169 0038 019A     		ldr	r2, [sp, #4]
 170              	.LBE2:
  72:Core/Src/spi.c **** 
 171              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 172              		.loc 1 74 5 view .LVU45
 173              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 174              		.loc 1 74 5 view .LVU46
 175 003a 0291     		str	r1, [sp, #8]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 176              		.loc 1 74 5 view .LVU47
 177 003c 1A6B     		ldr	r2, [r3, #48]
 178 003e 42F00202 		orr	r2, r2, #2
 179 0042 1A63     		str	r2, [r3, #48]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
ARM GAS  /tmp/ccGrhIZE.s 			page 6


 180              		.loc 1 74 5 view .LVU48
 181 0044 1B6B     		ldr	r3, [r3, #48]
 182 0046 03F00203 		and	r3, r3, #2
 183 004a 0293     		str	r3, [sp, #8]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 184              		.loc 1 74 5 view .LVU49
 185 004c 029B     		ldr	r3, [sp, #8]
 186              	.LBE3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 187              		.loc 1 74 5 view .LVU50
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 80 5 view .LVU51
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 80 25 is_stmt 0 view .LVU52
 190 004e 4FF48063 		mov	r3, #1024
 191 0052 0393     		str	r3, [sp, #12]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 81 5 is_stmt 1 view .LVU53
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 81 26 is_stmt 0 view .LVU54
 194 0054 4FF00208 		mov	r8, #2
 195 0058 CDF81080 		str	r8, [sp, #16]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 196              		.loc 1 82 5 is_stmt 1 view .LVU55
  83:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 197              		.loc 1 83 5 view .LVU56
  83:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 198              		.loc 1 83 27 is_stmt 0 view .LVU57
 199 005c 0327     		movs	r7, #3
 200 005e 0697     		str	r7, [sp, #24]
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201              		.loc 1 84 5 is_stmt 1 view .LVU58
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202              		.loc 1 84 31 is_stmt 0 view .LVU59
 203 0060 0526     		movs	r6, #5
 204 0062 0796     		str	r6, [sp, #28]
  85:Core/Src/spi.c **** 
 205              		.loc 1 85 5 is_stmt 1 view .LVU60
 206 0064 03AD     		add	r5, sp, #12
 207 0066 0A4C     		ldr	r4, .L11+4
 208 0068 2946     		mov	r1, r5
 209 006a 2046     		mov	r0, r4
 210              	.LVL5:
  85:Core/Src/spi.c **** 
 211              		.loc 1 85 5 is_stmt 0 view .LVU61
 212 006c FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL6:
  87:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214              		.loc 1 87 5 is_stmt 1 view .LVU62
  87:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 87 25 is_stmt 0 view .LVU63
 216 0070 4FF44043 		mov	r3, #49152
 217 0074 0393     		str	r3, [sp, #12]
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 218              		.loc 1 88 5 is_stmt 1 view .LVU64
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 219              		.loc 1 88 26 is_stmt 0 view .LVU65
ARM GAS  /tmp/ccGrhIZE.s 			page 7


 220 0076 CDF81080 		str	r8, [sp, #16]
  89:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 221              		.loc 1 89 5 is_stmt 1 view .LVU66
  89:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 222              		.loc 1 89 26 is_stmt 0 view .LVU67
 223 007a 0123     		movs	r3, #1
 224 007c 0593     		str	r3, [sp, #20]
  90:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 225              		.loc 1 90 5 is_stmt 1 view .LVU68
  90:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 226              		.loc 1 90 27 is_stmt 0 view .LVU69
 227 007e 0697     		str	r7, [sp, #24]
  91:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 228              		.loc 1 91 5 is_stmt 1 view .LVU70
  91:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229              		.loc 1 91 31 is_stmt 0 view .LVU71
 230 0080 0796     		str	r6, [sp, #28]
  92:Core/Src/spi.c **** 
 231              		.loc 1 92 5 is_stmt 1 view .LVU72
 232 0082 2946     		mov	r1, r5
 233 0084 2046     		mov	r0, r4
 234 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL7:
 236              		.loc 1 98 1 is_stmt 0 view .LVU73
 237 008a C6E7     		b	.L7
 238              	.L12:
 239              		.align	2
 240              	.L11:
 241 008c 00380040 		.word	1073756160
 242 0090 00040240 		.word	1073873920
 243              		.cfi_endproc
 244              	.LFE135:
 246              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 247              		.align	1
 248              		.global	HAL_SPI_MspDeInit
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	HAL_SPI_MspDeInit:
 254              	.LVL8:
 255              	.LFB136:
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 101:Core/Src/spi.c **** {
 256              		.loc 1 101 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		.loc 1 101 1 is_stmt 0 view .LVU75
 261 0000 08B5     		push	{r3, lr}
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 3, -8
 264              		.cfi_offset 14, -4
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 265              		.loc 1 103 3 is_stmt 1 view .LVU76
 266              		.loc 1 103 15 is_stmt 0 view .LVU77
ARM GAS  /tmp/ccGrhIZE.s 			page 8


 267 0002 0268     		ldr	r2, [r0]
 268              		.loc 1 103 5 view .LVU78
 269 0004 074B     		ldr	r3, .L17
 270 0006 9A42     		cmp	r2, r3
 271 0008 00D0     		beq	.L16
 272              	.LVL9:
 273              	.L13:
 104:Core/Src/spi.c ****   {
 105:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 108:Core/Src/spi.c ****     /* Peripheral clock disable */
 109:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 112:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 113:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 114:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 115:Core/Src/spi.c ****     */
 116:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15);
 117:Core/Src/spi.c **** 
 118:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 119:Core/Src/spi.c **** 
 120:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 121:Core/Src/spi.c ****   }
 122:Core/Src/spi.c **** }
 274              		.loc 1 122 1 view .LVU79
 275 000a 08BD     		pop	{r3, pc}
 276              	.LVL10:
 277              	.L16:
 109:Core/Src/spi.c **** 
 278              		.loc 1 109 5 is_stmt 1 view .LVU80
 279 000c 064A     		ldr	r2, .L17+4
 280 000e 136C     		ldr	r3, [r2, #64]
 281 0010 23F48043 		bic	r3, r3, #16384
 282 0014 1364     		str	r3, [r2, #64]
 116:Core/Src/spi.c **** 
 283              		.loc 1 116 5 view .LVU81
 284 0016 4FF44441 		mov	r1, #50176
 285 001a 0448     		ldr	r0, .L17+8
 286              	.LVL11:
 116:Core/Src/spi.c **** 
 287              		.loc 1 116 5 is_stmt 0 view .LVU82
 288 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 289              	.LVL12:
 290              		.loc 1 122 1 view .LVU83
 291 0020 F3E7     		b	.L13
 292              	.L18:
 293 0022 00BF     		.align	2
 294              	.L17:
 295 0024 00380040 		.word	1073756160
 296 0028 00380240 		.word	1073887232
 297 002c 00040240 		.word	1073873920
 298              		.cfi_endproc
 299              	.LFE136:
 301              		.global	hspi2
 302              		.section	.bss.hspi2,"aw",%nobits
ARM GAS  /tmp/ccGrhIZE.s 			page 9


 303              		.align	2
 306              	hspi2:
 307 0000 00000000 		.space	88
 307      00000000 
 307      00000000 
 307      00000000 
 307      00000000 
 308              		.text
 309              	.Letext0:
 310              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 311              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 312              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 313              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 314              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 315              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 316              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 317              		.file 9 "Core/Inc/spi.h"
 318              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccGrhIZE.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccGrhIZE.s:21     .text.MX_SPI2_Init:00000000 $t
     /tmp/ccGrhIZE.s:27     .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/ccGrhIZE.s:98     .text.MX_SPI2_Init:0000003c $d
     /tmp/ccGrhIZE.s:306    .bss.hspi2:00000000 hspi2
     /tmp/ccGrhIZE.s:104    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccGrhIZE.s:110    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccGrhIZE.s:241    .text.HAL_SPI_MspInit:0000008c $d
     /tmp/ccGrhIZE.s:247    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccGrhIZE.s:253    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccGrhIZE.s:295    .text.HAL_SPI_MspDeInit:00000024 $d
     /tmp/ccGrhIZE.s:303    .bss.hspi2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
