Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri May 17 16:00:27 2024
| Host         : LAPTOP-4DC9UOE4 running 64-bit major release  (build 9200)
| Command      : report_utilization -file kria_top_wrapper_utilization_placed.rpt -pb kria_top_wrapper_utilization_placed.pb
| Design       : kria_top_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 24692 |     0 |          0 |    117120 | 21.08 |
|   LUT as Logic             | 23046 |     0 |          0 |    117120 | 19.68 |
|   LUT as Memory            |  1646 |     0 |          0 |     57600 |  2.86 |
|     LUT as Distributed RAM |  1380 |     0 |            |           |       |
|     LUT as Shift Register  |   266 |     0 |            |           |       |
| CLB Registers              | 14649 |     0 |          0 |    234240 |  6.25 |
|   Register as Flip Flop    | 14540 |     0 |          0 |    234240 |  6.21 |
|   Register as Latch        |   109 |     0 |          0 |    234240 |  0.05 |
| CARRY8                     |  1457 |     0 |          0 |     14640 |  9.95 |
| F7 Muxes                   |   217 |     0 |          0 |     58560 |  0.37 |
| F8 Muxes                   |    28 |     0 |          0 |     29280 |  0.10 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 274   |          Yes |           - |        Reset |
| 352   |          Yes |         Set |            - |
| 13990 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4532 |     0 |          0 |     14640 | 30.96 |
|   CLBL                                     |  1924 |     0 |            |           |       |
|   CLBM                                     |  2608 |     0 |            |           |       |
| LUT as Logic                               | 23046 |     0 |          0 |    117120 | 19.68 |
|   using O5 output only                     |   396 |       |            |           |       |
|   using O6 output only                     | 17465 |       |            |           |       |
|   using O5 and O6                          |  5185 |       |            |           |       |
| LUT as Memory                              |  1646 |     0 |          0 |     57600 |  2.86 |
|   LUT as Distributed RAM                   |  1380 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     8 |       |            |           |       |
|     using O5 and O6                        |  1372 |       |            |           |       |
|   LUT as Shift Register                    |   266 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   226 |       |            |           |       |
|     using O5 and O6                        |    40 |       |            |           |       |
| CLB Registers                              | 14649 |     0 |          0 |    234240 |  6.25 |
|   Register driven from within the CLB      |  8674 |       |            |           |       |
|   Register driven from outside the CLB     |  5975 |       |            |           |       |
|     LUT in front of the register is unused |  3967 |       |            |           |       |
|     LUT in front of the register is used   |  2008 |       |            |           |       |
| Unique Control Sets                        |   748 |       |          0 |     29280 |  2.55 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 71.5 |     0 |          0 |       144 | 49.65 |
|   RAMB36/FIFO*    |   71 |     0 |          0 |       144 | 49.31 |
|     RAMB36E2 only |   71 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   29 |     0 |          0 |      1248 |  2.32 |
|   DSP48E2 only |   29 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       352 |  1.14 |
|   BUFGCE             |    3 |     0 |          0 |       112 |  2.68 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 13990 |            Register |
| LUT6     |  7921 |                 CLB |
| LUT5     |  6084 |                 CLB |
| LUT3     |  5602 |                 CLB |
| LUT2     |  4581 |                 CLB |
| LUT4     |  3531 |                 CLB |
| RAMD32   |  2404 |                 CLB |
| CARRY8   |  1457 |                 CLB |
| LUT1     |   512 |                 CLB |
| FDSE     |   352 |            Register |
| RAMS32   |   348 |                 CLB |
| SRL16E   |   267 |                 CLB |
| MUXF7    |   217 |                 CLB |
| FDCE     |   165 |            Register |
| LDCE     |   109 |            Register |
| RAMB36E2 |    71 |            BLOCKRAM |
| SRLC32E  |    39 |                 CLB |
| FDPE     |    33 |            Register |
| DSP48E2  |    29 |          Arithmetic |
| MUXF8    |    28 |                 CLB |
| BUFGCE   |     3 |               Clock |
| RAMB18E2 |     1 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| f_add_32                          |   20 |
| f_mult_32                         |   18 |
| f_sub_32                          |    8 |
| u_sub_16                          |    4 |
| u_add_16                          |    3 |
| u_mult_16                         |    2 |
| DCT_RAM                           |    2 |
| kria_top_zynq_ultra_ps_e_0_0      |    1 |
| kria_top_xbar_0                   |    1 |
| kria_top_steganography_proces_0_3 |    1 |
| kria_top_rst_ps8_0_99M_0          |    1 |
| kria_top_register_bank_0_0        |    1 |
| kria_top_dct_processor_0_1        |    1 |
| kria_top_bram_mux_1_0             |    1 |
| kria_top_bram_mux_0_1             |    1 |
| kria_top_bram_mux_0_0             |    1 |
| kria_top_axi_smc_0                |    1 |
| kria_top_axi_cdma_0_0             |    1 |
| kria_top_axi_bram_ctrl_2_bram_1   |    1 |
| kria_top_axi_bram_ctrl_1_bram_2   |    1 |
| kria_top_axi_bram_ctrl_0_bram_2   |    1 |
| kria_top_axi_bram_ctrl_0_5        |    1 |
| kria_top_axi_bram_ctrl_0_4        |    1 |
| kria_top_axi_bram_ctrl_0_3        |    1 |
| kria_top_auto_pc_0                |    1 |
| kria_top_auto_ds_0                |    1 |
| COEFF_ROM                         |    1 |
+-----------------------------------+------+


