Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 74b1ab7ef6394a2ca430cb7a8c034119 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_proc_tb_behav xil_defaultlib.fifo_proc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [D:/Hui/RTL/prj_ft2232h_bak_17_copy/prj_ft2232h/prj_ft2232h.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:8054]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [D:/Hui/RTL/prj_ft2232h_bak_17_copy/prj_ft2232h/prj_ft2232h.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:8104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_IIC
Compiling module xil_defaultlib.fifo_proc
Compiling module xil_defaultlib.fifo_proc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_proc_tb_behav
