// Seed: 2446644765
module module_0 (
    output wor id_0,
    output uwire id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    output wire id_5,
    output wire id_6,
    output wand id_7,
    input uwire id_8,
    input wand id_9
);
  wire id_11;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output tri   id_5,
    output tri1  id_6,
    input  uwire id_7,
    output wor   id_8,
    output tri0  id_9
);
  xor primCall (id_1, id_3, id_7, id_0, id_4);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_7,
      id_4,
      id_6,
      id_1,
      id_1,
      id_0,
      id_3
  );
endmodule
