verilog work "netgen/translate/test_zero_translate.v"
verilog work "test_zero_vtest.v"
