# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Acc.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/IMEM.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Mux2_to_1.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/PC.v" \
"../../../../RISC_V_PIPELINE.srcs/sources_1/new/Instruction_Fetch.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
