==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense_out/dense_out.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_Loop' (dense_out/dense_out.cpp:17) in function 'dense' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense_out/dense_out.cpp:22) in function 'dense' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'dense_out_weights' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'fully_connected' (dense_out/dense_out.cpp:9) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 127.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.078 seconds; current allocated memory: 103.013 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 104.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/fully_connected_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_0' to 'dense_dense_out_wbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_1' to 'dense_dense_out_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_2' to 'dense_dense_out_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_3' to 'dense_dense_out_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_4' to 'dense_dense_out_wfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_5' to 'dense_dense_out_wg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_6' to 'dense_dense_out_whbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_7' to 'dense_dense_out_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_8' to 'dense_dense_out_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_9' to 'dense_dense_out_wkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_10' to 'dense_dense_out_wlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_11' to 'dense_dense_out_wmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_12' to 'dense_dense_out_wncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_13' to 'dense_dense_out_wocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_14' to 'dense_dense_out_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_15' to 'dense_dense_out_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_16' to 'dense_dense_out_wrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_17' to 'dense_dense_out_wsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_18' to 'dense_dense_out_wtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_19' to 'dense_dense_out_wudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_20' to 'dense_dense_out_wvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_21' to 'dense_dense_out_wwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_22' to 'dense_dense_out_wxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_23' to 'dense_dense_out_wyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_24' to 'dense_dense_out_wzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_25' to 'dense_dense_out_wAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_26' to 'dense_dense_out_wBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_27' to 'dense_dense_out_wCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_28' to 'dense_dense_out_wDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_weights_29' to 'dense_dense_out_wEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_dense_out_bias' to 'dense_dense_out_bFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_4_full_dsp_1' to 'dense_fadd_32ns_3Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_8_1' to 'dense_fdiv_32ns_3IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_5_full_dsp_1' to 'dense_fexp_32ns_3JfO' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'dense' is 8060 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3Gfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3Hfu': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 108.842 MB.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_whbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wtde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_wEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_out_bFfa_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 184.191 ; gain = 116.934
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 15.489 seconds; peak allocated memory: 108.842 MB.
