;redcode
;assert 1
	SPL 0, <602
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 12, @10
	JMZ @700, -380
	SUB #0, -2
	SUB 12, @10
	CMP <-103, 3
	JMP @300, 487
	SUB 0, @-0
	SUB 0, @-0
	SUB @121, 106
	JMP 1, <0
	SUB @1, @0
	JMN @0, -2
	SUB 710, 600
	SUB 12, @10
	CMP #12, @206
	SUB #0, -2
	CMP 0, @-0
	CMP 271, 60
	MOV -1, <-20
	SUB 271, 60
	CMP 271, 60
	SLT 30, 9
	SLT 30, 9
	JMP @0, -2
	JMP @300, 580
	SLT 100, 10
	JMP 271, 60
	ADD 30, 9
	CMP 801, @100
	SUB #72, @200
	ADD 100, 10
	SLT 100, 10
	JMP 12, #10
	SLT 37, 9
	SLT 100, 10
	SUB @121, 106
	DJN @30, 20
	JMP @72, #200
	MOV -1, <-20
	JMN 17, @1
	SPL 0, <602
	JMN 0, <402
	JMN 0, <402
	CMP -236, <-120
	CMP -236, <-120
