$date
	Sat Nov 18 12:02:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module input4_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module uut $end
$var wire 1 ! f $end
$var wire 1 & x1 $end
$var wire 1 ' x2 $end
$var wire 1 ( x3 $end
$var wire 1 ) x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
1)
#40
0%
0)
1$
1(
#60
1%
1)
#80
0%
0)
0$
0(
1#
1'
#100
1%
1)
#120
0%
0)
1$
1(
#140
1!
1%
1)
#160
0!
0%
0)
0$
0(
0#
0'
1"
1&
#180
1%
1)
#200
0%
0)
1$
1(
#220
1!
1%
1)
#240
0!
0%
0)
0$
0(
1#
1'
#260
1!
1%
1)
#280
0%
0)
1$
1(
#300
1%
1)
#320
