<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\Capinter.uvproj
Project File Date:  10/27/2014

<h2>Output:</h2>
Build target 's210'
Clean started - Project: 'Capinter'
   deleting intermediate output files for target 's210'
creating preprocessor file for PCAPint_main.c...
compiling PCAPint_main.c...
..\PCAPint_main.c(698): warning:  #550-D: variable "CYC_ACTIVE" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "T_END_FLAG" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "RUNBIT" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "COMBI_ERR" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "CAP_ERR" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "CAP_ERR_PC" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "TEMP_ERR" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c: 7 warnings, 0 errors
assembling arm_startup_nrf51.s...
creating preprocessor file for system_nrf51.c...
compiling system_nrf51.c...
creating preprocessor file for nrf_delay.c...
compiling nrf_delay.c...
creating preprocessor file for spi_master.c...
compiling spi_master.c...
creating preprocessor file for nRF6350.c...
compiling nRF6350.c...
creating preprocessor file for twi_sw_master.c...
compiling twi_sw_master.c...
linking...
Program Size: Code=4648 RO-data=308 RW-data=4140 ZI-data=2156  
".\Capinter.axf" - 0 Error(s), 7 Warning(s).

*** Performing Cross-Module-Optimization:
compiling PCAPint_main.c...
..\PCAPint_main.c(698): warning:  #550-D: variable "CYC_ACTIVE" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "T_END_FLAG" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "RUNBIT" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "COMBI_ERR" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "CAP_ERR" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "CAP_ERR_PC" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c(698): warning:  #550-D: variable "TEMP_ERR" was set but never used
        uint8_t CYC_ACTIVE, T_END_FLAG, RUNBIT, COMBI_ERR, CAP_ERR, CAP_ERR_PC, TEMP_ERR; // Status register error checkers
..\PCAPint_main.c: 7 warnings, 0 errors
compiling system_nrf51.c...
compiling nrf_delay.c...
compiling spi_master.c...
compiling nRF6350.c...
compiling twi_sw_master.c...
linking...
Program Size: Code=4648 RO-data=308 RW-data=4140 ZI-data=2156  
FromELF: creating hex file...
".\Capinter.axf" - 0 Error(s), 7 Warning(s).
*** Completed Cross-Module-Optimization after 2 iteration(s).
Load "C:\\Users\\Xiaofan\\Dropbox\\Academic\\ECE 496\\Bolun_PCB_Test\\Capinterface_tx_v3_PCB_sing\\ARM\\Capinter.axf" 
Set JLink Project File to "C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\JLinkSettings.ini"
* JLink Info: Device "NRF51422_XXAA" selected (257 KB flash, 16 KB RAM).
 
JLink info:
------------
DLL: V4.90b, compiled Aug 14 2014 09:40:57
Firmware: J-Link Lite-Cortex-M V8 compiled Jul 17 2014 11:40:12
Hardware: V8.00
S/N : 538000864 
Feature(s) : GDB 
 
* JLink Info: Found SWD-DP with ID 0x0BB11477
* JLink Info: Found Cortex-M0 r0p0, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: nRF51422_xxAA
VTarget = 3.280V
State of Pins: 
TCK: 0, TDI: 0, TDO: 1, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 1000 kHz
 
Erase Done.
Programming Done.
Verify OK.
Application running ...
</pre>
</body>
</html>
Dropbox\\Academic\\ECE 496\\Bolun_PCB_Test\\Capinterface_tx_v3_PCB_sing\\ARM\\Capinter.axf" 
Set JLink Project File to "C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\JLinkSettings.ini"
* JLink Info: Device "NRF51422_XXAA" selected (257 KB flash, 16 KB RAM).
 
JLink info:
------------
DLL: V4.90b, compiled Aug 14 2014 09:40:57
Firmware: J-Link Lite-Cortex-M V8 compiled Jul 17 2014 11:40:12
Hardware: V8.00
S/N : 538000864 
Feature(s) : GDB 
 
* JLink Info: Found SWD-DP with ID 0x0BB11477
* JLink Info: Found Cortex-M0 r0p0, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: nRF51422_xxAA
VTarget = 3.280V
State of Pins: 
TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 1000 kHz
 
Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\Xiaofan\\Dropbox\\Academic\\ECE 496\\Bolun_PCB_Test\\Capinterface_tx_v3_PCB_sing\\ARM\\Capinter.axf" 
Set JLink Project File to "C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\JLinkSettings.ini"
* JLink Info: Device "NRF51422_XXAA" selected (257 KB flash, 16 KB RAM).
 
JLink info:
------------
DLL: V4.90b, compiled Aug 14 2014 09:40:57
Firmware: J-Link Lite-Cortex-M V8 compiled Jul 17 2014 11:40:12
Hardware: V8.00
S/N : 538000864 
Feature(s) : GDB 
 
* JLink Info: Found SWD-DP with ID 0x0BB11477
* JLink Info: Found Cortex-M0 r0p0, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: nRF51422_xxAA
VTarget = 3.293V
State of Pins: 
TCK: 0, TDI: 0, TDO: 1, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 1000 kHz
 
Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\Xiaofan\\Dropbox\\Academic\\ECE 496\\Bolun_PCB_Test\\Capinterface_tx_v3_PCB_sing\\ARM\\Capinter.axf" 
Set JLink Project File to "C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\JLinkSettings.ini"
* JLink Info: Device "NRF51422_XXAA" selected (257 KB flash, 16 KB RAM).
 
JLink info:
------------
DLL: V4.90b, compiled Aug 14 2014 09:40:57
Firmware: J-Link Lite-Cortex-M V8 compiled Jul 17 2014 11:40:12
Hardware: V8.00
S/N : 538000864 
Feature(s) : GDB 
 
* JLink Info: Found SWD-DP with ID 0x0BB11477
* JLink Info: Found Cortex-M0 r0p0, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: nRF51422_xxAA
VTarget = 3.293V
State of Pins: 
TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 1000 kHz
 
Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\Xiaofan\\Dropbox\\Academic\\ECE 496\\Bolun_PCB_Test\\Capinterface_tx_v3_PCB_sing\\ARM\\Capinter.axf" 
Set JLink Project File to "C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\JLinkSettings.ini"
* JLink Info: Device "NRF51422_XXAA" selected (257 KB flash, 16 KB RAM).
 
JLink info:
------------
DLL: V4.90b, compiled Aug 14 2014 09:40:57
Firmware: J-Link Lite-Cortex-M V8 compiled Jul 17 2014 11:40:12
Hardware: V8.00
S/N : 538000864 
Feature(s) : GDB 
 
* JLink Info: Found SWD-DP with ID 0x0BB11477
* JLink Info: Found Cortex-M0 r0p0, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: nRF51422_xxAA
VTarget = 3.293V
State of Pins: 
TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 1000 kHz
 
Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\Xiaofan\\Dropbox\\Academic\\ECE 496\\Bolun_PCB_Test\\Capinterface_tx_v3_PCB_sing\\ARM\\Capinter.axf" 
Set JLink Project File to "C:\Users\Xiaofan\Dropbox\Academic\ECE 496\Bolun_PCB_Test\Capinterface_tx_v3_PCB_sing\ARM\JLinkSettings.ini"
* JLink Info: Device "NRF51422_XXAA" selected (257 KB flash, 16 KB RAM).
 
JLink info:
------------
DLL: V4.90b, compiled Aug 14 2014 09:40:57
Firmware: J-Link Lite-Cortex-M V8 compiled Jul 17 2014 11:40:12
Hardware: V8.00
S/N : 538000864 
Feature(s) : GDB 
 
* JLink Info: Found SWD-DP with ID 0x0BB11477
* JLink Info: Found Cortex-M0 r0p0, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: nRF51422_xxAA
VTarget = 3.293V
State of Pins: 
TCK: 0, TDI: 0, TDO: 1, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 1000 kHz
 
Erase Done.
Programming Done.
Verify OK.
Application running ...
