# do Project.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module projectDraft
# 
# Top level modules:
# 	projectDraft
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testing_counter_vlg_sample_tst
# -- Compiling module testing_counter_vlg_check_tst
# -- Compiling module testing_counter_vlg_vec_tst
# 
# Top level modules:
# 	testing_counter_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.testing_counter_vlg_vec_tst 
# Loading work.testing_counter_vlg_vec_tst
# Loading work.testing_counter
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.testing_counter_vlg_sample_tst
# Loading work.testing_counter_vlg_check_tst
# ** Error: (vsim-3389) Project.vt(537): Port 'BClkx8' not found in the connected module (1st connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'GReset' not found in the connected module (2nd connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'RDR' not found in the connected module (3rd connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'RDRD' not found in the connected module (4th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'reset_f' not found in the connected module (5th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'RxD' not found in the connected module (6th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'set_FE' not found in the connected module (7th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'setTxRx' not found in the connected module (8th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'shift' not found in the connected module (9th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Error: (vsim-3389) Project.vt(537): Port 'states' not found in the connected module (10th connection).
# 
#         Region: /testing_counter_vlg_vec_tst/i1
# ** Fatal: (vsim-3365) Project.vt(537): Too many port connections. Expected 1, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testing_counter_vlg_vec_tst/i1 File: Project.vo
# FATAL ERROR while loading design
# Error loading design
