// Seed: 1555358182
module module_0 #(
    parameter id_42 = 32'd3
) (
    input tri1 id_0,
    output wire id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    output wire id_14,
    input wor id_15,
    output supply1 id_16,
    input uwire id_17,
    input wire id_18,
    input uwire id_19,
    output wor id_20
);
  logic [7:0]
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      _id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59;
endmodule
module module_1 #(
    parameter id_1 = 32'd68
) (
    output uwire id_0,
    input  wand  _id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  uwire id_4,
    output tri1  id_5,
    input  tri   id_6
);
  wire id_8;
  ;
  wire id_9;
  ;
  for (id_10 = id_2; 1; id_0++) logic [1 : id_1] id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_5,
      id_5,
      id_0,
      id_4,
      id_2,
      id_2,
      id_6,
      id_0,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_2,
      id_6,
      id_6,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
