
OtonomArac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000106a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d4  08010838  08010838  00020838  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801110c  0801110c  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  0801110c  0801110c  0002110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011114  08011114  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011114  08011114  00021114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801111c  0801111c  0002111c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08011120  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f8  2**0
                  CONTENTS
 10 .bss          00000e6c  200001f8  200001f8  000301f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20001064  20001064  000301f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
 14 .debug_info   00020789  00000000  00000000  0003026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004f1b  00000000  00000000  000509f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001668  00000000  00000000  00055910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001151  00000000  00000000  00056f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029948  00000000  00000000  000580c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020ec2  00000000  00000000  00081a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e29c7  00000000  00000000  000a28d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000074b4  00000000  00000000  0018529c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0018c750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801081c 	.word	0x0801081c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0801081c 	.word	0x0801081c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9a6 	b.w	8000fdc <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff0b 	bl	8000acc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc81 	bl	80005e8 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc02 	bl	80004f4 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc78 	bl	80005e8 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff faba 	bl	8000278 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9e08      	ldr	r6, [sp, #32]
 8000d1a:	460d      	mov	r5, r1
 8000d1c:	4604      	mov	r4, r0
 8000d1e:	460f      	mov	r7, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14a      	bne.n	8000dba <__udivmoddi4+0xa6>
 8000d24:	428a      	cmp	r2, r1
 8000d26:	4694      	mov	ip, r2
 8000d28:	d965      	bls.n	8000df6 <__udivmoddi4+0xe2>
 8000d2a:	fab2 f382 	clz	r3, r2
 8000d2e:	b143      	cbz	r3, 8000d42 <__udivmoddi4+0x2e>
 8000d30:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d34:	f1c3 0220 	rsb	r2, r3, #32
 8000d38:	409f      	lsls	r7, r3
 8000d3a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d3e:	4317      	orrs	r7, r2
 8000d40:	409c      	lsls	r4, r3
 8000d42:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d46:	fa1f f58c 	uxth.w	r5, ip
 8000d4a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d4e:	0c22      	lsrs	r2, r4, #16
 8000d50:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d54:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d58:	fb01 f005 	mul.w	r0, r1, r5
 8000d5c:	4290      	cmp	r0, r2
 8000d5e:	d90a      	bls.n	8000d76 <__udivmoddi4+0x62>
 8000d60:	eb1c 0202 	adds.w	r2, ip, r2
 8000d64:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d68:	f080 811c 	bcs.w	8000fa4 <__udivmoddi4+0x290>
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	f240 8119 	bls.w	8000fa4 <__udivmoddi4+0x290>
 8000d72:	3902      	subs	r1, #2
 8000d74:	4462      	add	r2, ip
 8000d76:	1a12      	subs	r2, r2, r0
 8000d78:	b2a4      	uxth	r4, r4
 8000d7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d82:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d86:	fb00 f505 	mul.w	r5, r0, r5
 8000d8a:	42a5      	cmp	r5, r4
 8000d8c:	d90a      	bls.n	8000da4 <__udivmoddi4+0x90>
 8000d8e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d92:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d96:	f080 8107 	bcs.w	8000fa8 <__udivmoddi4+0x294>
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	f240 8104 	bls.w	8000fa8 <__udivmoddi4+0x294>
 8000da0:	4464      	add	r4, ip
 8000da2:	3802      	subs	r0, #2
 8000da4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	2100      	movs	r1, #0
 8000dac:	b11e      	cbz	r6, 8000db6 <__udivmoddi4+0xa2>
 8000dae:	40dc      	lsrs	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	e9c6 4300 	strd	r4, r3, [r6]
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0xbc>
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	f000 80ed 	beq.w	8000f9e <__udivmoddi4+0x28a>
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd0:	fab3 f183 	clz	r1, r3
 8000dd4:	2900      	cmp	r1, #0
 8000dd6:	d149      	bne.n	8000e6c <__udivmoddi4+0x158>
 8000dd8:	42ab      	cmp	r3, r5
 8000dda:	d302      	bcc.n	8000de2 <__udivmoddi4+0xce>
 8000ddc:	4282      	cmp	r2, r0
 8000dde:	f200 80f8 	bhi.w	8000fd2 <__udivmoddi4+0x2be>
 8000de2:	1a84      	subs	r4, r0, r2
 8000de4:	eb65 0203 	sbc.w	r2, r5, r3
 8000de8:	2001      	movs	r0, #1
 8000dea:	4617      	mov	r7, r2
 8000dec:	2e00      	cmp	r6, #0
 8000dee:	d0e2      	beq.n	8000db6 <__udivmoddi4+0xa2>
 8000df0:	e9c6 4700 	strd	r4, r7, [r6]
 8000df4:	e7df      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000df6:	b902      	cbnz	r2, 8000dfa <__udivmoddi4+0xe6>
 8000df8:	deff      	udf	#255	; 0xff
 8000dfa:	fab2 f382 	clz	r3, r2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f040 8090 	bne.w	8000f24 <__udivmoddi4+0x210>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0a:	fa1f fe8c 	uxth.w	lr, ip
 8000e0e:	2101      	movs	r1, #1
 8000e10:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e14:	fb07 2015 	mls	r0, r7, r5, r2
 8000e18:	0c22      	lsrs	r2, r4, #16
 8000e1a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e1e:	fb0e f005 	mul.w	r0, lr, r5
 8000e22:	4290      	cmp	r0, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x124>
 8000e26:	eb1c 0202 	adds.w	r2, ip, r2
 8000e2a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0x122>
 8000e30:	4290      	cmp	r0, r2
 8000e32:	f200 80cb 	bhi.w	8000fcc <__udivmoddi4+0x2b8>
 8000e36:	4645      	mov	r5, r8
 8000e38:	1a12      	subs	r2, r2, r0
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e40:	fb07 2210 	mls	r2, r7, r0, r2
 8000e44:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e48:	fb0e fe00 	mul.w	lr, lr, r0
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x14e>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x14c>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	f200 80bb 	bhi.w	8000fd6 <__udivmoddi4+0x2c2>
 8000e60:	4610      	mov	r0, r2
 8000e62:	eba4 040e 	sub.w	r4, r4, lr
 8000e66:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e6a:	e79f      	b.n	8000dac <__udivmoddi4+0x98>
 8000e6c:	f1c1 0720 	rsb	r7, r1, #32
 8000e70:	408b      	lsls	r3, r1
 8000e72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e7a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e7e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e82:	40fd      	lsrs	r5, r7
 8000e84:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e88:	4323      	orrs	r3, r4
 8000e8a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	fb09 5518 	mls	r5, r9, r8, r5
 8000e96:	0c1c      	lsrs	r4, r3, #16
 8000e98:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e9c:	fb08 f50e 	mul.w	r5, r8, lr
 8000ea0:	42a5      	cmp	r5, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eaa:	d90b      	bls.n	8000ec4 <__udivmoddi4+0x1b0>
 8000eac:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eb4:	f080 8088 	bcs.w	8000fc8 <__udivmoddi4+0x2b4>
 8000eb8:	42a5      	cmp	r5, r4
 8000eba:	f240 8085 	bls.w	8000fc8 <__udivmoddi4+0x2b4>
 8000ebe:	f1a8 0802 	sub.w	r8, r8, #2
 8000ec2:	4464      	add	r4, ip
 8000ec4:	1b64      	subs	r4, r4, r5
 8000ec6:	b29d      	uxth	r5, r3
 8000ec8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ecc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ed4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x1da>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ee4:	d26c      	bcs.n	8000fc0 <__udivmoddi4+0x2ac>
 8000ee6:	45a6      	cmp	lr, r4
 8000ee8:	d96a      	bls.n	8000fc0 <__udivmoddi4+0x2ac>
 8000eea:	3b02      	subs	r3, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ef2:	fba3 9502 	umull	r9, r5, r3, r2
 8000ef6:	eba4 040e 	sub.w	r4, r4, lr
 8000efa:	42ac      	cmp	r4, r5
 8000efc:	46c8      	mov	r8, r9
 8000efe:	46ae      	mov	lr, r5
 8000f00:	d356      	bcc.n	8000fb0 <__udivmoddi4+0x29c>
 8000f02:	d053      	beq.n	8000fac <__udivmoddi4+0x298>
 8000f04:	b156      	cbz	r6, 8000f1c <__udivmoddi4+0x208>
 8000f06:	ebb0 0208 	subs.w	r2, r0, r8
 8000f0a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f0e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f12:	40ca      	lsrs	r2, r1
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	4317      	orrs	r7, r2
 8000f18:	e9c6 7400 	strd	r7, r4, [r6]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	2100      	movs	r1, #0
 8000f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f24:	f1c3 0120 	rsb	r1, r3, #32
 8000f28:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f2c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f30:	fa25 f101 	lsr.w	r1, r5, r1
 8000f34:	409d      	lsls	r5, r3
 8000f36:	432a      	orrs	r2, r5
 8000f38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f3c:	fa1f fe8c 	uxth.w	lr, ip
 8000f40:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f44:	fb07 1510 	mls	r5, r7, r0, r1
 8000f48:	0c11      	lsrs	r1, r2, #16
 8000f4a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f4e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f52:	428d      	cmp	r5, r1
 8000f54:	fa04 f403 	lsl.w	r4, r4, r3
 8000f58:	d908      	bls.n	8000f6c <__udivmoddi4+0x258>
 8000f5a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f62:	d22f      	bcs.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f64:	428d      	cmp	r5, r1
 8000f66:	d92d      	bls.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f68:	3802      	subs	r0, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	1b49      	subs	r1, r1, r5
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f74:	fb07 1115 	mls	r1, r7, r5, r1
 8000f78:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f7c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f80:	4291      	cmp	r1, r2
 8000f82:	d908      	bls.n	8000f96 <__udivmoddi4+0x282>
 8000f84:	eb1c 0202 	adds.w	r2, ip, r2
 8000f88:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f8c:	d216      	bcs.n	8000fbc <__udivmoddi4+0x2a8>
 8000f8e:	4291      	cmp	r1, r2
 8000f90:	d914      	bls.n	8000fbc <__udivmoddi4+0x2a8>
 8000f92:	3d02      	subs	r5, #2
 8000f94:	4462      	add	r2, ip
 8000f96:	1a52      	subs	r2, r2, r1
 8000f98:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f9c:	e738      	b.n	8000e10 <__udivmoddi4+0xfc>
 8000f9e:	4631      	mov	r1, r6
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	e708      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000fa4:	4639      	mov	r1, r7
 8000fa6:	e6e6      	b.n	8000d76 <__udivmoddi4+0x62>
 8000fa8:	4610      	mov	r0, r2
 8000faa:	e6fb      	b.n	8000da4 <__udivmoddi4+0x90>
 8000fac:	4548      	cmp	r0, r9
 8000fae:	d2a9      	bcs.n	8000f04 <__udivmoddi4+0x1f0>
 8000fb0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fb4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	e7a3      	b.n	8000f04 <__udivmoddi4+0x1f0>
 8000fbc:	4645      	mov	r5, r8
 8000fbe:	e7ea      	b.n	8000f96 <__udivmoddi4+0x282>
 8000fc0:	462b      	mov	r3, r5
 8000fc2:	e794      	b.n	8000eee <__udivmoddi4+0x1da>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	e7d1      	b.n	8000f6c <__udivmoddi4+0x258>
 8000fc8:	46d0      	mov	r8, sl
 8000fca:	e77b      	b.n	8000ec4 <__udivmoddi4+0x1b0>
 8000fcc:	3d02      	subs	r5, #2
 8000fce:	4462      	add	r2, ip
 8000fd0:	e732      	b.n	8000e38 <__udivmoddi4+0x124>
 8000fd2:	4608      	mov	r0, r1
 8000fd4:	e70a      	b.n	8000dec <__udivmoddi4+0xd8>
 8000fd6:	4464      	add	r4, ip
 8000fd8:	3802      	subs	r0, #2
 8000fda:	e742      	b.n	8000e62 <__udivmoddi4+0x14e>

08000fdc <__aeabi_idiv0>:
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ff2:	4b21      	ldr	r3, [pc, #132]	; (8001078 <MX_ADC1_Init+0x98>)
 8000ff4:	4a21      	ldr	r2, [pc, #132]	; (800107c <MX_ADC1_Init+0x9c>)
 8000ff6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	; (8001078 <MX_ADC1_Init+0x98>)
 8000ffa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ffe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001000:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <MX_ADC1_Init+0x98>)
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001006:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <MX_ADC1_Init+0x98>)
 8001008:	2200      	movs	r2, #0
 800100a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <MX_ADC1_Init+0x98>)
 800100e:	2201      	movs	r2, #1
 8001010:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001012:	4b19      	ldr	r3, [pc, #100]	; (8001078 <MX_ADC1_Init+0x98>)
 8001014:	2200      	movs	r2, #0
 8001016:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <MX_ADC1_Init+0x98>)
 800101c:	2200      	movs	r2, #0
 800101e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <MX_ADC1_Init+0x98>)
 8001022:	4a17      	ldr	r2, [pc, #92]	; (8001080 <MX_ADC1_Init+0xa0>)
 8001024:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <MX_ADC1_Init+0x98>)
 8001028:	2200      	movs	r2, #0
 800102a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <MX_ADC1_Init+0x98>)
 800102e:	2201      	movs	r2, #1
 8001030:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_ADC1_Init+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800103a:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <MX_ADC1_Init+0x98>)
 800103c:	2201      	movs	r2, #1
 800103e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001040:	480d      	ldr	r0, [pc, #52]	; (8001078 <MX_ADC1_Init+0x98>)
 8001042:	f005 fa57 	bl	80064f4 <HAL_ADC_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800104c:	f001 f83c 	bl	80020c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001050:	2308      	movs	r3, #8
 8001052:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001054:	2301      	movs	r3, #1
 8001056:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105c:	463b      	mov	r3, r7
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	; (8001078 <MX_ADC1_Init+0x98>)
 8001062:	f005 fa8b 	bl	800657c <HAL_ADC_ConfigChannel>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800106c:	f001 f82c 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001070:	bf00      	nop
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000214 	.word	0x20000214
 800107c:	40012000 	.word	0x40012000
 8001080:	0f000001 	.word	0x0f000001

08001084 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a17      	ldr	r2, [pc, #92]	; (8001100 <HAL_ADC_MspInit+0x7c>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d127      	bne.n	80010f6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	4b16      	ldr	r3, [pc, #88]	; (8001104 <HAL_ADC_MspInit+0x80>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ae:	4a15      	ldr	r2, [pc, #84]	; (8001104 <HAL_ADC_MspInit+0x80>)
 80010b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b4:	6453      	str	r3, [r2, #68]	; 0x44
 80010b6:	4b13      	ldr	r3, [pc, #76]	; (8001104 <HAL_ADC_MspInit+0x80>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <HAL_ADC_MspInit+0x80>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <HAL_ADC_MspInit+0x80>)
 80010cc:	f043 0302 	orr.w	r3, r3, #2
 80010d0:	6313      	str	r3, [r2, #48]	; 0x30
 80010d2:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <HAL_ADC_MspInit+0x80>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010de:	2301      	movs	r3, #1
 80010e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e2:	2303      	movs	r3, #3
 80010e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	4619      	mov	r1, r3
 80010f0:	4805      	ldr	r0, [pc, #20]	; (8001108 <HAL_ADC_MspInit+0x84>)
 80010f2:	f005 fe05 	bl	8006d00 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010f6:	bf00      	nop
 80010f8:	3728      	adds	r7, #40	; 0x28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40012000 	.word	0x40012000
 8001104:	40023800 	.word	0x40023800
 8001108:	40020400 	.word	0x40020400

0800110c <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08c      	sub	sp, #48	; 0x30
 8001110:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	f107 031c 	add.w	r3, r7, #28
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
 8001120:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	4bae      	ldr	r3, [pc, #696]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	4aad      	ldr	r2, [pc, #692]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 800112c:	f043 0310 	orr.w	r3, r3, #16
 8001130:	6313      	str	r3, [r2, #48]	; 0x30
 8001132:	4bab      	ldr	r3, [pc, #684]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	61bb      	str	r3, [r7, #24]
 800113c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	4ba7      	ldr	r3, [pc, #668]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4aa6      	ldr	r2, [pc, #664]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001148:	f043 0304 	orr.w	r3, r3, #4
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4ba4      	ldr	r3, [pc, #656]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	4ba0      	ldr	r3, [pc, #640]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	4a9f      	ldr	r2, [pc, #636]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001168:	6313      	str	r3, [r2, #48]	; 0x30
 800116a:	4b9d      	ldr	r3, [pc, #628]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b99      	ldr	r3, [pc, #612]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	4a98      	ldr	r2, [pc, #608]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6313      	str	r3, [r2, #48]	; 0x30
 8001186:	4b96      	ldr	r3, [pc, #600]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	4b92      	ldr	r3, [pc, #584]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	4a91      	ldr	r2, [pc, #580]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 800119c:	f043 0302 	orr.w	r3, r3, #2
 80011a0:	6313      	str	r3, [r2, #48]	; 0x30
 80011a2:	4b8f      	ldr	r3, [pc, #572]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	4b8b      	ldr	r3, [pc, #556]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a8a      	ldr	r2, [pc, #552]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 80011b8:	f043 0308 	orr.w	r3, r3, #8
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b88      	ldr	r3, [pc, #544]	; (80013e0 <MX_GPIO_Init+0x2d4>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0308 	and.w	r3, r3, #8
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2108      	movs	r1, #8
 80011ce:	4885      	ldr	r0, [pc, #532]	; (80013e4 <MX_GPIO_Init+0x2d8>)
 80011d0:	f005 ff32 	bl	8007038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	2101      	movs	r1, #1
 80011d8:	4883      	ldr	r0, [pc, #524]	; (80013e8 <MX_GPIO_Init+0x2dc>)
 80011da:	f005 ff2d 	bl	8007038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011de:	2200      	movs	r2, #0
 80011e0:	f24f 0116 	movw	r1, #61462	; 0xf016
 80011e4:	4881      	ldr	r0, [pc, #516]	; (80013ec <MX_GPIO_Init+0x2e0>)
 80011e6:	f005 ff27 	bl	8007038 <HAL_GPIO_WritePin>
                          |GPIO_PIN_1|GPIO_PIN_2|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2130      	movs	r1, #48	; 0x30
 80011ee:	4880      	ldr	r0, [pc, #512]	; (80013f0 <MX_GPIO_Init+0x2e4>)
 80011f0:	f005 ff22 	bl	8007038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011f4:	2308      	movs	r3, #8
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f8:	2301      	movs	r3, #1
 80011fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001200:	2300      	movs	r3, #0
 8001202:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001204:	f107 031c 	add.w	r3, r7, #28
 8001208:	4619      	mov	r1, r3
 800120a:	4876      	ldr	r0, [pc, #472]	; (80013e4 <MX_GPIO_Init+0x2d8>)
 800120c:	f005 fd78 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001210:	2301      	movs	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001214:	2301      	movs	r3, #1
 8001216:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121c:	2300      	movs	r3, #0
 800121e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001220:	f107 031c 	add.w	r3, r7, #28
 8001224:	4619      	mov	r1, r3
 8001226:	4870      	ldr	r0, [pc, #448]	; (80013e8 <MX_GPIO_Init+0x2dc>)
 8001228:	f005 fd6a 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800122c:	2308      	movs	r3, #8
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800123c:	2305      	movs	r3, #5
 800123e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	4619      	mov	r1, r3
 8001246:	4868      	ldr	r0, [pc, #416]	; (80013e8 <MX_GPIO_Init+0x2dc>)
 8001248:	f005 fd5a 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800124c:	2301      	movs	r3, #1
 800124e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001250:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	4619      	mov	r1, r3
 8001260:	4864      	ldr	r0, [pc, #400]	; (80013f4 <MX_GPIO_Init+0x2e8>)
 8001262:	f005 fd4d 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001266:	2310      	movs	r3, #16
 8001268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001276:	2306      	movs	r3, #6
 8001278:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	485c      	ldr	r0, [pc, #368]	; (80013f4 <MX_GPIO_Init+0x2e8>)
 8001282:	f005 fd3d 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001286:	23e0      	movs	r3, #224	; 0xe0
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001296:	2305      	movs	r3, #5
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	4854      	ldr	r0, [pc, #336]	; (80013f4 <MX_GPIO_Init+0x2e8>)
 80012a2:	f005 fd2d 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012a6:	2304      	movs	r3, #4
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	484d      	ldr	r0, [pc, #308]	; (80013f0 <MX_GPIO_Init+0x2e4>)
 80012ba:	f005 fd21 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80012be:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012c4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012ce:	f107 031c 	add.w	r3, r7, #28
 80012d2:	4619      	mov	r1, r3
 80012d4:	4843      	ldr	r0, [pc, #268]	; (80013e4 <MX_GPIO_Init+0x2d8>)
 80012d6:	f005 fd13 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012e0:	2312      	movs	r3, #18
 80012e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012ec:	2304      	movs	r3, #4
 80012ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	4619      	mov	r1, r3
 80012f6:	483e      	ldr	r0, [pc, #248]	; (80013f0 <MX_GPIO_Init+0x2e4>)
 80012f8:	f005 fd02 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PD1 PD2 PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80012fc:	f24f 0316 	movw	r3, #61462	; 0xf016
 8001300:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001302:	2301      	movs	r3, #1
 8001304:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130a:	2300      	movs	r3, #0
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	4835      	ldr	r0, [pc, #212]	; (80013ec <MX_GPIO_Init+0x2e0>)
 8001316:	f005 fcf3 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800131a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800131e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800132c:	2306      	movs	r3, #6
 800132e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001330:	f107 031c 	add.w	r3, r7, #28
 8001334:	4619      	mov	r1, r3
 8001336:	482c      	ldr	r0, [pc, #176]	; (80013e8 <MX_GPIO_Init+0x2dc>)
 8001338:	f005 fce2 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800133c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001342:	2300      	movs	r3, #0
 8001344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	4619      	mov	r1, r3
 8001350:	4828      	ldr	r0, [pc, #160]	; (80013f4 <MX_GPIO_Init+0x2e8>)
 8001352:	f005 fcd5 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001356:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800135a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001368:	230a      	movs	r3, #10
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	4820      	ldr	r0, [pc, #128]	; (80013f4 <MX_GPIO_Init+0x2e8>)
 8001374:	f005 fcc4 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001378:	2320      	movs	r3, #32
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137c:	2300      	movs	r3, #0
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	4818      	ldr	r0, [pc, #96]	; (80013ec <MX_GPIO_Init+0x2e0>)
 800138c:	f005 fcb8 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001390:	2330      	movs	r3, #48	; 0x30
 8001392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001394:	2301      	movs	r3, #1
 8001396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 031c 	add.w	r3, r7, #28
 80013a4:	4619      	mov	r1, r3
 80013a6:	4812      	ldr	r0, [pc, #72]	; (80013f0 <MX_GPIO_Init+0x2e4>)
 80013a8:	f005 fcaa 	bl	8006d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80013ac:	2302      	movs	r3, #2
 80013ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013b0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80013b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80013ba:	f107 031c 	add.w	r3, r7, #28
 80013be:	4619      	mov	r1, r3
 80013c0:	4808      	ldr	r0, [pc, #32]	; (80013e4 <MX_GPIO_Init+0x2d8>)
 80013c2:	f005 fc9d 	bl	8006d00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	2017      	movs	r0, #23
 80013cc:	f005 fbcf 	bl	8006b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80013d0:	2017      	movs	r0, #23
 80013d2:	f005 fbe8 	bl	8006ba6 <HAL_NVIC_EnableIRQ>

}
 80013d6:	bf00      	nop
 80013d8:	3730      	adds	r7, #48	; 0x30
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40021000 	.word	0x40021000
 80013e8:	40020800 	.word	0x40020800
 80013ec:	40020c00 	.word	0x40020c00
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020000 	.word	0x40020000

080013f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013fc:	4b12      	ldr	r3, [pc, #72]	; (8001448 <MX_I2C1_Init+0x50>)
 80013fe:	4a13      	ldr	r2, [pc, #76]	; (800144c <MX_I2C1_Init+0x54>)
 8001400:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_I2C1_Init+0x50>)
 8001404:	4a12      	ldr	r2, [pc, #72]	; (8001450 <MX_I2C1_Init+0x58>)
 8001406:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001408:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <MX_I2C1_Init+0x50>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_I2C1_Init+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_I2C1_Init+0x50>)
 8001416:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800141a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800141c:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <MX_I2C1_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_I2C1_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <MX_I2C1_Init+0x50>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142e:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_I2C1_Init+0x50>)
 8001430:	2200      	movs	r2, #0
 8001432:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	; (8001448 <MX_I2C1_Init+0x50>)
 8001436:	f005 fe3d 	bl	80070b4 <HAL_I2C_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001440:	f000 fe42 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2000025c 	.word	0x2000025c
 800144c:	40005400 	.word	0x40005400
 8001450:	000186a0 	.word	0x000186a0

08001454 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a19      	ldr	r2, [pc, #100]	; (80014d8 <HAL_I2C_MspInit+0x84>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d12c      	bne.n	80014d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <HAL_I2C_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a17      	ldr	r2, [pc, #92]	; (80014dc <HAL_I2C_MspInit+0x88>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <HAL_I2C_MspInit+0x88>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001492:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001498:	2312      	movs	r3, #18
 800149a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800149c:	2301      	movs	r3, #1
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014a4:	2304      	movs	r3, #4
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	480c      	ldr	r0, [pc, #48]	; (80014e0 <HAL_I2C_MspInit+0x8c>)
 80014b0:	f005 fc26 	bl	8006d00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <HAL_I2C_MspInit+0x88>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014bc:	4a07      	ldr	r2, [pc, #28]	; (80014dc <HAL_I2C_MspInit+0x88>)
 80014be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014c2:	6413      	str	r3, [r2, #64]	; 0x40
 80014c4:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_I2C_MspInit+0x88>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014d0:	bf00      	nop
 80014d2:	3728      	adds	r7, #40	; 0x28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40005400 	.word	0x40005400
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020400 	.word	0x40020400

080014e4 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d106      	bne.n	8001506 <prv_parse_number+0x22>
        t = gh->p.term_str;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3371      	adds	r3, #113	; 0x71
 80014fc:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80014fe:	e002      	b.n	8001506 <prv_parse_number+0x22>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	3301      	adds	r3, #1
 8001504:	603b      	str	r3, [r7, #0]
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <prv_parse_number+0x30>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b20      	cmp	r3, #32
 8001512:	d0f5      	beq.n	8001500 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b2d      	cmp	r3, #45	; 0x2d
 800151a:	d104      	bne.n	8001526 <prv_parse_number+0x42>
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	3301      	adds	r3, #1
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <prv_parse_number+0x44>
 8001526:	2300      	movs	r3, #0
 8001528:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 800152a:	e00d      	b.n	8001548 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	4613      	mov	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	461a      	mov	r2, r3
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	3b30      	subs	r3, #48	; 0x30
 800153e:	4413      	add	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d007      	beq.n	800155e <prv_parse_number+0x7a>
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b2f      	cmp	r3, #47	; 0x2f
 8001554:	d903      	bls.n	800155e <prv_parse_number+0x7a>
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b39      	cmp	r3, #57	; 0x39
 800155c:	d9e6      	bls.n	800152c <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 800155e:	7afb      	ldrb	r3, [r7, #11]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <prv_parse_number+0x86>
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	425b      	negs	r3, r3
 8001568:	e000      	b.n	800156c <prv_parse_number+0x88>
 800156a:	68fb      	ldr	r3, [r7, #12]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d106      	bne.n	8001596 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3371      	adds	r3, #113	; 0x71
 800158c:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 800158e:	e002      	b.n	8001596 <prv_parse_float_number+0x1e>
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	3301      	adds	r3, #1
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d003      	beq.n	80015a4 <prv_parse_float_number+0x2c>
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b20      	cmp	r3, #32
 80015a2:	d0f5      	beq.n	8001590 <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 80015a4:	2100      	movs	r1, #0
 80015a6:	6838      	ldr	r0, [r7, #0]
 80015a8:	f00d f92a 	bl	800e800 <strtod>
 80015ac:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 80015b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80015b8:	eeb0 0a47 	vmov.f32	s0, s14
 80015bc:	eef0 0a67 	vmov.f32	s1, s15
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 80015d0:	2100      	movs	r1, #0
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ffd0 	bl	8001578 <prv_parse_float_number>
 80015d8:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 80015dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015e0:	f7ff fab2 	bl	8000b48 <__aeabi_d2iz>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a1d      	ldr	r2, [pc, #116]	; (800165c <prv_parse_lat_long+0x94>)
 80015e8:	fb82 1203 	smull	r1, r2, r2, r3
 80015ec:	1152      	asrs	r2, r2, #5
 80015ee:	17db      	asrs	r3, r3, #31
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe ff8e 	bl	8000514 <__aeabi_i2d>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	4b16      	ldr	r3, [pc, #88]	; (8001660 <prv_parse_lat_long+0x98>)
 8001606:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800160a:	f7fe ffed 	bl	80005e8 <__aeabi_dmul>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001616:	f7fe fe2f 	bl	8000278 <__aeabi_dsub>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <prv_parse_lat_long+0x9c>)
 8001628:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800162c:	f7ff f906 	bl	800083c <__aeabi_ddiv>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001638:	f7fe fe20 	bl	800027c <__adddf3>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8001644:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001648:	ec43 2b17 	vmov	d7, r2, r3
}
 800164c:	eeb0 0a47 	vmov.f32	s0, s14
 8001650:	eef0 0a67 	vmov.f32	s1, s15
 8001654:	3720      	adds	r7, #32
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	51eb851f 	.word	0x51eb851f
 8001660:	40590000 	.word	0x40590000
 8001664:	404e0000 	.word	0x404e0000

08001668 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8001668:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 8001678:	2900      	cmp	r1, #0
 800167a:	d169      	bne.n	8001750 <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3371      	adds	r3, #113	; 0x71
 8001680:	2206      	movs	r2, #6
 8001682:	49ba      	ldr	r1, [pc, #744]	; (800196c <prv_parse_term+0x304>)
 8001684:	4618      	mov	r0, r3
 8001686:	f00d f9d4 	bl	800ea32 <strncmp>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d009      	beq.n	80016a4 <prv_parse_term+0x3c>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3371      	adds	r3, #113	; 0x71
 8001694:	2206      	movs	r2, #6
 8001696:	49b6      	ldr	r1, [pc, #728]	; (8001970 <prv_parse_term+0x308>)
 8001698:	4618      	mov	r0, r3
 800169a:	f00d f9ca 	bl	800ea32 <strncmp>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d104      	bne.n	80016ae <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80016ac:	e04e      	b.n	800174c <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3371      	adds	r3, #113	; 0x71
 80016b2:	2206      	movs	r2, #6
 80016b4:	49af      	ldr	r1, [pc, #700]	; (8001974 <prv_parse_term+0x30c>)
 80016b6:	4618      	mov	r0, r3
 80016b8:	f00d f9bb 	bl	800ea32 <strncmp>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d009      	beq.n	80016d6 <prv_parse_term+0x6e>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3371      	adds	r3, #113	; 0x71
 80016c6:	2206      	movs	r2, #6
 80016c8:	49ab      	ldr	r1, [pc, #684]	; (8001978 <prv_parse_term+0x310>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f00d f9b1 	bl	800ea32 <strncmp>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d104      	bne.n	80016e0 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2202      	movs	r2, #2
 80016da:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80016de:	e035      	b.n	800174c <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3371      	adds	r3, #113	; 0x71
 80016e4:	2206      	movs	r2, #6
 80016e6:	49a5      	ldr	r1, [pc, #660]	; (800197c <prv_parse_term+0x314>)
 80016e8:	4618      	mov	r0, r3
 80016ea:	f00d f9a2 	bl	800ea32 <strncmp>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d009      	beq.n	8001708 <prv_parse_term+0xa0>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3371      	adds	r3, #113	; 0x71
 80016f8:	2206      	movs	r2, #6
 80016fa:	49a1      	ldr	r1, [pc, #644]	; (8001980 <prv_parse_term+0x318>)
 80016fc:	4618      	mov	r0, r3
 80016fe:	f00d f998 	bl	800ea32 <strncmp>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d104      	bne.n	8001712 <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2203      	movs	r2, #3
 800170c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001710:	e01c      	b.n	800174c <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3371      	adds	r3, #113	; 0x71
 8001716:	2206      	movs	r2, #6
 8001718:	499a      	ldr	r1, [pc, #616]	; (8001984 <prv_parse_term+0x31c>)
 800171a:	4618      	mov	r0, r3
 800171c:	f00d f989 	bl	800ea32 <strncmp>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <prv_parse_term+0xd2>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3371      	adds	r3, #113	; 0x71
 800172a:	2206      	movs	r2, #6
 800172c:	4996      	ldr	r1, [pc, #600]	; (8001988 <prv_parse_term+0x320>)
 800172e:	4618      	mov	r0, r3
 8001730:	f00d f97f 	bl	800ea32 <strncmp>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d104      	bne.n	8001744 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2204      	movs	r2, #4
 800173e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001742:	e003      	b.n	800174c <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        }
        return 1;
 800174c:	2301      	movs	r3, #1
 800174e:	e231      	b.n	8001bb4 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8001750:	6879      	ldr	r1, [r7, #4]
 8001752:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001756:	2900      	cmp	r1, #0
 8001758:	f000 822b 	beq.w	8001bb2 <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 800175c:	6879      	ldr	r1, [r7, #4]
 800175e:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001762:	2901      	cmp	r1, #1
 8001764:	f040 80c9 	bne.w	80018fa <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800176e:	3b01      	subs	r3, #1
 8001770:	2b0a      	cmp	r3, #10
 8001772:	f200 8213 	bhi.w	8001b9c <prv_parse_term+0x534>
 8001776:	a201      	add	r2, pc, #4	; (adr r2, 800177c <prv_parse_term+0x114>)
 8001778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800177c:	080017a9 	.word	0x080017a9
 8001780:	08001823 	.word	0x08001823
 8001784:	08001839 	.word	0x08001839
 8001788:	08001863 	.word	0x08001863
 800178c:	08001879 	.word	0x08001879
 8001790:	080018a3 	.word	0x080018a3
 8001794:	080018b7 	.word	0x080018b7
 8001798:	08001b9d 	.word	0x08001b9d
 800179c:	080018cb 	.word	0x080018cb
 80017a0:	08001b9d 	.word	0x08001b9d
 80017a4:	080018e3 	.word	0x080018e3
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80017ae:	3b30      	subs	r3, #48	; 0x30
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	0092      	lsls	r2, r2, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80017c2:	4413      	add	r3, r2
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	3b30      	subs	r3, #48	; 0x30
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80017d6:	3b30      	subs	r3, #48	; 0x30
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	461a      	mov	r2, r3
 80017dc:	0092      	lsls	r2, r2, #2
 80017de:	4413      	add	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80017ea:	4413      	add	r3, r2
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	3b30      	subs	r3, #48	; 0x30
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80017fe:	3b30      	subs	r3, #48	; 0x30
 8001800:	b2db      	uxtb	r3, r3
 8001802:	461a      	mov	r2, r3
 8001804:	0092      	lsls	r2, r2, #2
 8001806:	4413      	add	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	b2da      	uxtb	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001812:	4413      	add	r3, r2
 8001814:	b2db      	uxtb	r3, r3
 8001816:	3b30      	subs	r3, #48	; 0x30
 8001818:	b2da      	uxtb	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                break;
 8001820:	e1c7      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff fed0 	bl	80015c8 <prv_parse_lat_long>
 8001828:	eeb0 7a40 	vmov.f32	s14, s0
 800182c:	eef0 7a60 	vmov.f32	s15, s1
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 8001836:	e1bc      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800183e:	2b53      	cmp	r3, #83	; 0x53
 8001840:	d005      	beq.n	800184e <prv_parse_term+0x1e6>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001848:	2b73      	cmp	r3, #115	; 0x73
 800184a:	f040 81a9 	bne.w	8001ba0 <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001854:	4690      	mov	r8, r2
 8001856:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	e9c3 8922 	strd	r8, r9, [r3, #136]	; 0x88
                }
                break;
 8001860:	e19e      	b.n	8001ba0 <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff feb0 	bl	80015c8 <prv_parse_lat_long>
 8001868:	eeb0 7a40 	vmov.f32	s14, s0
 800186c:	eef0 7a60 	vmov.f32	s15, s1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8001876:	e19c      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800187e:	2b57      	cmp	r3, #87	; 0x57
 8001880:	d005      	beq.n	800188e <prv_parse_term+0x226>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001888:	2b77      	cmp	r3, #119	; 0x77
 800188a:	f040 818b 	bne.w	8001ba4 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001894:	4614      	mov	r4, r2
 8001896:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	e9c3 4524 	strd	r4, r5, [r3, #144]	; 0x90
                }
                break;
 80018a0:	e180      	b.n	8001ba4 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 80018a2:	2100      	movs	r1, #0
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff fe1d 	bl	80014e4 <prv_parse_number>
 80018aa:	4603      	mov	r3, r0
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
                break;
 80018b4:	e17d      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 80018b6:	2100      	movs	r1, #0
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff fe13 	bl	80014e4 <prv_parse_number>
 80018be:	4603      	mov	r3, r0
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
                break;
 80018c8:	e173      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 80018ca:	2100      	movs	r1, #0
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fe53 	bl	8001578 <prv_parse_float_number>
 80018d2:	eeb0 7a40 	vmov.f32	s14, s0
 80018d6:	eef0 7a60 	vmov.f32	s15, s1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 80018e0:	e167      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 80018e2:	2100      	movs	r1, #0
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff fe47 	bl	8001578 <prv_parse_float_number>
 80018ea:	eeb0 7a40 	vmov.f32	s14, s0
 80018ee:	eef0 7a60 	vmov.f32	s15, s1
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 80018f8:	e15b      	b.n	8001bb2 <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001900:	2902      	cmp	r1, #2
 8001902:	f040 8083 	bne.w	8001a0c <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800190c:	3b02      	subs	r3, #2
 800190e:	2b0f      	cmp	r3, #15
 8001910:	d860      	bhi.n	80019d4 <prv_parse_term+0x36c>
 8001912:	a201      	add	r2, pc, #4	; (adr r2, 8001918 <prv_parse_term+0x2b0>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	08001959 	.word	0x08001959
 800191c:	080019d5 	.word	0x080019d5
 8001920:	080019d5 	.word	0x080019d5
 8001924:	080019d5 	.word	0x080019d5
 8001928:	080019d5 	.word	0x080019d5
 800192c:	080019d5 	.word	0x080019d5
 8001930:	080019d5 	.word	0x080019d5
 8001934:	080019d5 	.word	0x080019d5
 8001938:	080019d5 	.word	0x080019d5
 800193c:	080019d5 	.word	0x080019d5
 8001940:	080019d5 	.word	0x080019d5
 8001944:	080019d5 	.word	0x080019d5
 8001948:	080019d5 	.word	0x080019d5
 800194c:	0800198d 	.word	0x0800198d
 8001950:	080019a5 	.word	0x080019a5
 8001954:	080019bd 	.word	0x080019bd
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8001958:	2100      	movs	r1, #0
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff fdc2 	bl	80014e4 <prv_parse_number>
 8001960:	4603      	mov	r3, r0
 8001962:	b2da      	uxtb	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                break;
 800196a:	e122      	b.n	8001bb2 <prv_parse_term+0x54a>
 800196c:	08010838 	.word	0x08010838
 8001970:	08010840 	.word	0x08010840
 8001974:	08010848 	.word	0x08010848
 8001978:	08010850 	.word	0x08010850
 800197c:	08010858 	.word	0x08010858
 8001980:	08010860 	.word	0x08010860
 8001984:	08010868 	.word	0x08010868
 8001988:	08010870 	.word	0x08010870
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 800198c:	2100      	movs	r1, #0
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff fdf2 	bl	8001578 <prv_parse_float_number>
 8001994:	eeb0 7a40 	vmov.f32	s14, s0
 8001998:	eef0 7a60 	vmov.f32	s15, s1
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 80019a2:	e106      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 80019a4:	2100      	movs	r1, #0
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff fde6 	bl	8001578 <prv_parse_float_number>
 80019ac:	eeb0 7a40 	vmov.f32	s14, s0
 80019b0:	eef0 7a60 	vmov.f32	s15, s1
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 80019ba:	e0fa      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 80019bc:	2100      	movs	r1, #0
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff fdda 	bl	8001578 <prv_parse_float_number>
 80019c4:	eeb0 7a40 	vmov.f32	s14, s0
 80019c8:	eef0 7a60 	vmov.f32	s15, s1
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 80019d2:	e0ee      	b.n	8001bb2 <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80019da:	2b02      	cmp	r3, #2
 80019dc:	f240 80e4 	bls.w	8001ba8 <prv_parse_term+0x540>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80019e6:	2b0e      	cmp	r3, #14
 80019e8:	f200 80de 	bhi.w	8001ba8 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 80019ec:	2100      	movs	r1, #0
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff fd78 	bl	80014e4 <prv_parse_number>
 80019f4:	4602      	mov	r2, r0
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80019fc:	3b03      	subs	r3, #3
 80019fe:	b2d1      	uxtb	r1, r2
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	460a      	mov	r2, r1
 8001a06:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
                }
                break;
 8001a0a:	e0cd      	b.n	8001ba8 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8001a0c:	6879      	ldr	r1, [r7, #4]
 8001a0e:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001a12:	2903      	cmp	r1, #3
 8001a14:	d11b      	bne.n	8001a4e <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d002      	beq.n	8001a26 <prv_parse_term+0x3be>
 8001a20:	2b03      	cmp	r3, #3
 8001a22:	d00a      	beq.n	8001a3a <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8001a24:	e0c5      	b.n	8001bb2 <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8001a26:	2100      	movs	r1, #0
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff fd5b 	bl	80014e4 <prv_parse_number>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	b2da      	uxtb	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                break;
 8001a38:	e0bb      	b.n	8001bb2 <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fd51 	bl	80014e4 <prv_parse_number>
 8001a42:	4603      	mov	r3, r0
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8001a4c:	e0b1      	b.n	8001bb2 <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001a54:	2904      	cmp	r1, #4
 8001a56:	f040 80ac 	bne.w	8001bb2 <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 8001a60:	3902      	subs	r1, #2
 8001a62:	2909      	cmp	r1, #9
 8001a64:	f200 80a2 	bhi.w	8001bac <prv_parse_term+0x544>
 8001a68:	a001      	add	r0, pc, #4	; (adr r0, 8001a70 <prv_parse_term+0x408>)
 8001a6a:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8001a6e:	bf00      	nop
 8001a70:	08001a99 	.word	0x08001a99
 8001a74:	08001bad 	.word	0x08001bad
 8001a78:	08001bad 	.word	0x08001bad
 8001a7c:	08001bad 	.word	0x08001bad
 8001a80:	08001bad 	.word	0x08001bad
 8001a84:	08001ab3 	.word	0x08001ab3
 8001a88:	08001acb 	.word	0x08001acb
 8001a8c:	08001ae3 	.word	0x08001ae3
 8001a90:	08001b5d 	.word	0x08001b5d
 8001a94:	08001b75 	.word	0x08001b75
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a9e:	2b41      	cmp	r3, #65	; 0x41
 8001aa0:	bf0c      	ite	eq
 8001aa2:	2301      	moveq	r3, #1
 8001aa4:	2300      	movne	r3, #0
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8001ab0:	e07f      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f7ff fd5f 	bl	8001578 <prv_parse_float_number>
 8001aba:	eeb0 7a40 	vmov.f32	s14, s0
 8001abe:	eef0 7a60 	vmov.f32	s15, s1
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8001ac8:	e073      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8001aca:	2100      	movs	r1, #0
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f7ff fd53 	bl	8001578 <prv_parse_float_number>
 8001ad2:	eeb0 7a40 	vmov.f32	s14, s0
 8001ad6:	eef0 7a60 	vmov.f32	s15, s1
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8001ae0:	e067      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001ae8:	3b30      	subs	r3, #48	; 0x30
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	461a      	mov	r2, r3
 8001aee:	0092      	lsls	r2, r2, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001afc:	4413      	add	r3, r2
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	3b30      	subs	r3, #48	; 0x30
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8001b10:	3b30      	subs	r3, #48	; 0x30
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	0092      	lsls	r2, r2, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001b24:	4413      	add	r3, r2
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	3b30      	subs	r3, #48	; 0x30
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001b38:	3b30      	subs	r3, #48	; 0x30
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001b4c:	4413      	add	r3, r2
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	3b30      	subs	r3, #48	; 0x30
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
                break;
 8001b5a:	e02a      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fd0a 	bl	8001578 <prv_parse_float_number>
 8001b64:	eeb0 7a40 	vmov.f32	s14, s0
 8001b68:	eef0 7a60 	vmov.f32	s15, s1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 8001b72:	e01e      	b.n	8001bb2 <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8001b7a:	2957      	cmp	r1, #87	; 0x57
 8001b7c:	d004      	beq.n	8001b88 <prv_parse_term+0x520>
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8001b84:	2977      	cmp	r1, #119	; 0x77
 8001b86:	d113      	bne.n	8001bb0 <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 8001b8e:	4602      	mov	r2, r0
 8001b90:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
                }
                break;
 8001b9a:	e009      	b.n	8001bb0 <prv_parse_term+0x548>
                break;
 8001b9c:	bf00      	nop
 8001b9e:	e008      	b.n	8001bb2 <prv_parse_term+0x54a>
                break;
 8001ba0:	bf00      	nop
 8001ba2:	e006      	b.n	8001bb2 <prv_parse_term+0x54a>
                break;
 8001ba4:	bf00      	nop
 8001ba6:	e004      	b.n	8001bb2 <prv_parse_term+0x54a>
                break;
 8001ba8:	bf00      	nop
 8001baa:	e002      	b.n	8001bb2 <prv_parse_term+0x54a>
            default:
                break;
 8001bac:	bf00      	nop
 8001bae:	e000      	b.n	8001bb2 <prv_parse_term+0x54a>
                break;
 8001bb0:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8001bb2:	2301      	movs	r3, #1
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001bbe:	bf00      	nop

08001bc0 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001bce:	2b2f      	cmp	r3, #47	; 0x2f
 8001bd0:	d90d      	bls.n	8001bee <prv_check_crc+0x2e>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001bd8:	2b39      	cmp	r3, #57	; 0x39
 8001bda:	d808      	bhi.n	8001bee <prv_check_crc+0x2e>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001be2:	3b30      	subs	r3, #48	; 0x30
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	011b      	lsls	r3, r3, #4
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	b25a      	sxtb	r2, r3
 8001bec:	e026      	b.n	8001c3c <prv_check_crc+0x7c>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001bf4:	2b60      	cmp	r3, #96	; 0x60
 8001bf6:	d90d      	bls.n	8001c14 <prv_check_crc+0x54>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001bfe:	2b7a      	cmp	r3, #122	; 0x7a
 8001c00:	d808      	bhi.n	8001c14 <prv_check_crc+0x54>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001c08:	3b57      	subs	r3, #87	; 0x57
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	b25a      	sxtb	r2, r3
 8001c12:	e013      	b.n	8001c3c <prv_check_crc+0x7c>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001c1a:	2b40      	cmp	r3, #64	; 0x40
 8001c1c:	d90d      	bls.n	8001c3a <prv_check_crc+0x7a>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001c24:	2b5a      	cmp	r3, #90	; 0x5a
 8001c26:	d808      	bhi.n	8001c3a <prv_check_crc+0x7a>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001c2e:	3b37      	subs	r3, #55	; 0x37
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	b25a      	sxtb	r2, r3
 8001c38:	e000      	b.n	8001c3c <prv_check_crc+0x7c>
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c42:	2b2f      	cmp	r3, #47	; 0x2f
 8001c44:	d90c      	bls.n	8001c60 <prv_check_crc+0xa0>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c4c:	2b39      	cmp	r3, #57	; 0x39
 8001c4e:	d807      	bhi.n	8001c60 <prv_check_crc+0xa0>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	f003 030f 	and.w	r3, r3, #15
 8001c5c:	b25b      	sxtb	r3, r3
 8001c5e:	e028      	b.n	8001cb2 <prv_check_crc+0xf2>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c66:	2b60      	cmp	r3, #96	; 0x60
 8001c68:	d90e      	bls.n	8001c88 <prv_check_crc+0xc8>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c70:	2b7a      	cmp	r3, #122	; 0x7a
 8001c72:	d809      	bhi.n	8001c88 <prv_check_crc+0xc8>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c7a:	3b57      	subs	r3, #87	; 0x57
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	b25b      	sxtb	r3, r3
 8001c80:	f003 030f 	and.w	r3, r3, #15
 8001c84:	b25b      	sxtb	r3, r3
 8001c86:	e014      	b.n	8001cb2 <prv_check_crc+0xf2>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c8e:	2b40      	cmp	r3, #64	; 0x40
 8001c90:	d90e      	bls.n	8001cb0 <prv_check_crc+0xf0>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001c98:	2b5a      	cmp	r3, #90	; 0x5a
 8001c9a:	d809      	bhi.n	8001cb0 <prv_check_crc+0xf0>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001ca2:	3b37      	subs	r3, #55	; 0x37
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	b25b      	sxtb	r3, r3
 8001ca8:	f003 030f 	and.w	r3, r3, #15
 8001cac:	b25b      	sxtb	r3, r3
 8001cae:	e000      	b.n	8001cb2 <prv_check_crc+0xf2>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	b25b      	sxtb	r3, r3
 8001cb6:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001cbe:	7bfa      	ldrb	r2, [r7, #15]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	bf0c      	ite	eq
 8001cc4:	2301      	moveq	r3, #1
 8001cc6:	2300      	movne	r3, #0
 8001cc8:	b2db      	uxtb	r3, r3
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d136      	bne.n	8001d56 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        gh->hours = gh->p.data.gga.hours;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001d54:	e061      	b.n	8001e1a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d121      	bne.n	8001da4 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001d66:	6879      	ldr	r1, [r7, #4]
 8001d68:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f103 0041 	add.w	r0, r3, #65	; 0x41
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	33a1      	adds	r3, #161	; 0xa1
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f00c fece 	bl	800eb3e <memcpy>
 8001da2:	e03a      	b.n	8001e1a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001daa:	2b03      	cmp	r3, #3
 8001dac:	d106      	bne.n	8001dbc <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8001dba:	e02e      	b.n	8001e1a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d129      	bne.n	8001e1a <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001dcc:	6879      	ldr	r1, [r7, #4]
 8001dce:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001de4:	6879      	ldr	r1, [r7, #4]
 8001de6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
        gh->variation = gh->p.data.rmc.variation;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001df0:	6879      	ldr	r1, [r7, #4]
 8001df2:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
        gh->date = gh->p.data.rmc.date;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        gh->month = gh->p.data.rmc.month;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        gh->year = gh->p.data.rmc.year;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 208b 	ldrb.w	r2, [r3, #139]	; 0x8b
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8001e2c:	22b0      	movs	r2, #176	; 0xb0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f00c fdf6 	bl	800ea22 <memset>
    return 1;
 8001e36:	2301      	movs	r3, #1
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001e50:	e0ad      	b.n	8001fae <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b24      	cmp	r3, #36	; 0x24
 8001e58:	d128      	bne.n	8001eac <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3370      	adds	r3, #112	; 0x70
 8001e5e:	2240      	movs	r2, #64	; 0x40
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f00c fddd 	bl	800ea22 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e6e:	2b0b      	cmp	r3, #11
 8001e70:	f200 8097 	bhi.w	8001fa2 <lwgps_process+0x162>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	781a      	ldrb	r2, [r3, #0]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	440b      	add	r3, r1
 8001e84:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e8e:	3301      	adds	r3, #1
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001eaa:	e07a      	b.n	8001fa2 <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b2c      	cmp	r3, #44	; 0x2c
 8001eb2:	d11d      	bne.n	8001ef0 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f7ff fbd7 	bl	8001668 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	4053      	eors	r3, r2
 8001ec6:	b2da      	uxtb	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001eee:	e058      	b.n	8001fa2 <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8001ef6:	d117      	bne.n	8001f28 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f7ff fbb5 	bl	8001668 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001f26:	e03c      	b.n	8001fa2 <lwgps_process+0x162>
        } else if (*d == '\r') {
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b0d      	cmp	r3, #13
 8001f2e:	d109      	bne.n	8001f44 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f7ff fe45 	bl	8001bc0 <prv_check_crc>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d032      	beq.n	8001fa2 <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f7ff feca 	bl	8001cd6 <prv_copy_from_tmp_memory>
 8001f42:	e02e      	b.n	8001fa2 <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d109      	bne.n	8001f62 <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4053      	eors	r3, r2
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001f68:	2b0b      	cmp	r3, #11
 8001f6a:	d81a      	bhi.n	8001fa2 <lwgps_process+0x162>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001f72:	4619      	mov	r1, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	781a      	ldrb	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	440b      	add	r3, r1
 8001f7c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001f86:	3301      	adds	r3, #1
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001f96:	461a      	mov	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f47f af4e 	bne.w	8001e52 <lwgps_process+0x12>
        }
    }
    return 1;
 8001fb6:	2301      	movs	r3, #1
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fc4:	f004 fa00 	bl	80063c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fc8:	f000 f814 	bl	8001ff4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fcc:	f7ff f89e 	bl	800110c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001fd0:	f7ff fa12 	bl	80013f8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001fd4:	f001 fae6 	bl	80035a4 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001fd8:	f001 faba 	bl	8003550 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001fdc:	f001 f914 	bl	8003208 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001fe0:	f001 f9ba 	bl	8003358 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001fe4:	f7fe fffc 	bl	8000fe0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  setup();
 8001fe8:	f000 f884 	bl	80020f4 <setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	loop();
 8001fec:	f000 f902 	bl	80021f4 <loop>
 8001ff0:	e7fc      	b.n	8001fec <main+0x2c>
	...

08001ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b094      	sub	sp, #80	; 0x50
 8001ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ffa:	f107 0320 	add.w	r3, r7, #32
 8001ffe:	2230      	movs	r2, #48	; 0x30
 8002000:	2100      	movs	r1, #0
 8002002:	4618      	mov	r0, r3
 8002004:	f00c fd0d 	bl	800ea22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002008:	f107 030c 	add.w	r3, r7, #12
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	4b28      	ldr	r3, [pc, #160]	; (80020c0 <SystemClock_Config+0xcc>)
 800201e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002020:	4a27      	ldr	r2, [pc, #156]	; (80020c0 <SystemClock_Config+0xcc>)
 8002022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002026:	6413      	str	r3, [r2, #64]	; 0x40
 8002028:	4b25      	ldr	r3, [pc, #148]	; (80020c0 <SystemClock_Config+0xcc>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002034:	2300      	movs	r3, #0
 8002036:	607b      	str	r3, [r7, #4]
 8002038:	4b22      	ldr	r3, [pc, #136]	; (80020c4 <SystemClock_Config+0xd0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a21      	ldr	r2, [pc, #132]	; (80020c4 <SystemClock_Config+0xd0>)
 800203e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <SystemClock_Config+0xd0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002050:	2301      	movs	r3, #1
 8002052:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002054:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205a:	2302      	movs	r3, #2
 800205c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800205e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002062:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002064:	2308      	movs	r3, #8
 8002066:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002068:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800206c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800206e:	2302      	movs	r3, #2
 8002070:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002072:	2307      	movs	r3, #7
 8002074:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002076:	f107 0320 	add.w	r3, r7, #32
 800207a:	4618      	mov	r0, r3
 800207c:	f006 fcbe 	bl	80089fc <HAL_RCC_OscConfig>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002086:	f000 f81f 	bl	80020c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800208a:	230f      	movs	r3, #15
 800208c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208e:	2302      	movs	r3, #2
 8002090:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002096:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800209a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800209c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020a2:	f107 030c 	add.w	r3, r7, #12
 80020a6:	2105      	movs	r1, #5
 80020a8:	4618      	mov	r0, r3
 80020aa:	f006 ff1f 	bl	8008eec <HAL_RCC_ClockConfig>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80020b4:	f000 f808 	bl	80020c8 <Error_Handler>
  }
}
 80020b8:	bf00      	nop
 80020ba:	3750      	adds	r7, #80	; 0x50
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40007000 	.word	0x40007000

080020c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020cc:	b672      	cpsid	i
}
 80020ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020d0:	e7fe      	b.n	80020d0 <Error_Handler+0x8>

080020d2 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	ed87 0a01 	vstr	s0, [r7, #4]
 80020dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e0:	eef0 7ae7 	vabs.f32	s15, s15
 80020e4:	eeb0 0a67 	vmov.f32	s0, s15
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
	...

080020f4 <setup>:
void ImuVeriGorev();
void AdcOkuGorev();
void ArayuzGorev();
void HedefGorev();
void setup()
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	vsensor1.Yapilandir();
 80020f8:	482c      	ldr	r0, [pc, #176]	; (80021ac <setup+0xb8>)
 80020fa:	f004 f810 	bl	800611e <_ZN12VoltajSensor10YapilandirEv>
	ArayuzPaket.PaketKesmeYapilandir();
 80020fe:	482c      	ldr	r0, [pc, #176]	; (80021b0 <setup+0xbc>)
 8002100:	f003 f917 	bl	8005332 <_ZN5Paket20PaketKesmeYapilandirEv>
	motorSag.Yapilandir();
 8002104:	482b      	ldr	r0, [pc, #172]	; (80021b4 <setup+0xc0>)
 8002106:	f002 fddc 	bl	8004cc2 <_ZN5Motor10YapilandirEv>
	motorSol.Yapilandir();
 800210a:	482b      	ldr	r0, [pc, #172]	; (80021b8 <setup+0xc4>)
 800210c:	f002 fdd9 	bl	8004cc2 <_ZN5Motor10YapilandirEv>
	gps.Yapilandir();
 8002110:	482a      	ldr	r0, [pc, #168]	; (80021bc <setup+0xc8>)
 8002112:	f001 fe58 	bl	8003dc6 <_ZN3GPS10YapilandirEv>
	mag.Yapilandir();
 8002116:	482a      	ldr	r0, [pc, #168]	; (80021c0 <setup+0xcc>)
 8002118:	f002 fb96 	bl	8004848 <_ZN3MAG10YapilandirEv>
	imu.DBC_MPU6500_YAPILANDIR();
 800211c:	4829      	ldr	r0, [pc, #164]	; (80021c4 <setup+0xd0>)
 800211e:	f001 ff1d 	bl	8003f5c <_ZN3IMU22DBC_MPU6500_YAPILANDIREv>
	barometre.Yapilandir();
 8002122:	4829      	ldr	r0, [pc, #164]	; (80021c8 <setup+0xd4>)
 8002124:	f001 fb4c 	bl	80037c0 <_ZN9Barometre10YapilandirEv>

	HAL_Delay(1000);
 8002128:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800212c:	f004 f9be 	bl	80064ac <HAL_Delay>
	GPIOD->ODR ^= GPIO_PIN_12;
 8002130:	4b26      	ldr	r3, [pc, #152]	; (80021cc <setup+0xd8>)
 8002132:	695b      	ldr	r3, [r3, #20]
 8002134:	4a25      	ldr	r2, [pc, #148]	; (80021cc <setup+0xd8>)
 8002136:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800213a:	6153      	str	r3, [r2, #20]
	mag.KalibreEt();
 800213c:	4820      	ldr	r0, [pc, #128]	; (80021c0 <setup+0xcc>)
 800213e:	f002 fbe5 	bl	800490c <_ZN3MAG9KalibreEtEv>
	GPIOD->ODR ^= GPIO_PIN_12;
 8002142:	4b22      	ldr	r3, [pc, #136]	; (80021cc <setup+0xd8>)
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	4a21      	ldr	r2, [pc, #132]	; (80021cc <setup+0xd8>)
 8002148:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800214c:	6153      	str	r3, [r2, #20]
	HAL_Delay(2000);
 800214e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002152:	f004 f9ab 	bl	80064ac <HAL_Delay>
	imu.DBC_GYRO_OFSET();
 8002156:	481b      	ldr	r0, [pc, #108]	; (80021c4 <setup+0xd0>)
 8002158:	f001 ff66 	bl	8004028 <_ZN3IMU14DBC_GYRO_OFSETEv>
	gorev.GorevAl(EksenGorev,30);
 800215c:	221e      	movs	r2, #30
 800215e:	491c      	ldr	r1, [pc, #112]	; (80021d0 <setup+0xdc>)
 8002160:	481c      	ldr	r0, [pc, #112]	; (80021d4 <setup+0xe0>)
 8002162:	f004 f82b 	bl	80061bc <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(HedefGorev,50);
 8002166:	2232      	movs	r2, #50	; 0x32
 8002168:	491b      	ldr	r1, [pc, #108]	; (80021d8 <setup+0xe4>)
 800216a:	481a      	ldr	r0, [pc, #104]	; (80021d4 <setup+0xe0>)
 800216c:	f004 f826 	bl	80061bc <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(ArayuzGorev,100);
 8002170:	2264      	movs	r2, #100	; 0x64
 8002172:	491a      	ldr	r1, [pc, #104]	; (80021dc <setup+0xe8>)
 8002174:	4817      	ldr	r0, [pc, #92]	; (80021d4 <setup+0xe0>)
 8002176:	f004 f821 	bl	80061bc <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(ImuVeriGorev,700);
 800217a:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800217e:	4918      	ldr	r1, [pc, #96]	; (80021e0 <setup+0xec>)
 8002180:	4814      	ldr	r0, [pc, #80]	; (80021d4 <setup+0xe0>)
 8002182:	f004 f81b 	bl	80061bc <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(GpsVeriGorev,1000);
 8002186:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800218a:	4916      	ldr	r1, [pc, #88]	; (80021e4 <setup+0xf0>)
 800218c:	4811      	ldr	r0, [pc, #68]	; (80021d4 <setup+0xe0>)
 800218e:	f004 f815 	bl	80061bc <_ZN13Gorevyonetici7GorevAlEPFvvEs>

	araba.Dur();
 8002192:	4815      	ldr	r0, [pc, #84]	; (80021e8 <setup+0xf4>)
 8002194:	f002 fe30 	bl	8004df8 <_ZN5Araba3DurEv>
	timer3.Yapilandir(82500,5);
 8002198:	2205      	movs	r2, #5
 800219a:	4914      	ldr	r1, [pc, #80]	; (80021ec <setup+0xf8>)
 800219c:	4814      	ldr	r0, [pc, #80]	; (80021f0 <setup+0xfc>)
 800219e:	f003 fe81 	bl	8005ea4 <_ZN5Timer10YapilandirEmm>
	timer3.AktifEt();
 80021a2:	4813      	ldr	r0, [pc, #76]	; (80021f0 <setup+0xfc>)
 80021a4:	f003 fe9d 	bl	8005ee2 <_ZN5Timer7AktifEtEv>

}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	200005d0 	.word	0x200005d0
 80021b0:	20000c44 	.word	0x20000c44
 80021b4:	20000578 	.word	0x20000578
 80021b8:	200005a0 	.word	0x200005a0
 80021bc:	200003a0 	.word	0x200003a0
 80021c0:	200004e8 	.word	0x200004e8
 80021c4:	20000340 	.word	0x20000340
 80021c8:	20000508 	.word	0x20000508
 80021cc:	40020c00 	.word	0x40020c00
 80021d0:	080022a1 	.word	0x080022a1
 80021d4:	200002b4 	.word	0x200002b4
 80021d8:	080023d9 	.word	0x080023d9
 80021dc:	08002c81 	.word	0x08002c81
 80021e0:	08002361 	.word	0x08002361
 80021e4:	08002209 	.word	0x08002209
 80021e8:	200005c8 	.word	0x200005c8
 80021ec:	00014244 	.word	0x00014244
 80021f0:	200002b0 	.word	0x200002b0

080021f4 <loop>:
void loop()
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
	//motor1.AciBul();
	//tur=*motor1.TurAl();
	//aci=*motor1.AciAl();

	gorev.GorevCalistir();
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <loop+0x10>)
 80021fa:	f004 f86d 	bl	80062d8 <_ZN13Gorevyonetici13GorevCalistirEv>

}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200002b4 	.word	0x200002b4

08002208 <_Z12GpsVeriGorevv>:
void GpsVeriGorev()
{
 8002208:	b580      	push	{r7, lr}
 800220a:	ed2d 8b02 	vpush	{d8}
 800220e:	af00      	add	r7, sp, #0
	GPIOD->ODR ^= GPIO_PIN_12;
 8002210:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <_Z12GpsVeriGorevv+0x78>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	4a1a      	ldr	r2, [pc, #104]	; (8002280 <_Z12GpsVeriGorevv+0x78>)
 8002216:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800221a:	6153      	str	r3, [r2, #20]

	if(ArayuzPaket.YoklamaFlag)
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <_Z12GpsVeriGorevv+0x7c>)
 800221e:	789b      	ldrb	r3, [r3, #2]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d027      	beq.n	8002274 <_Z12GpsVeriGorevv+0x6c>
	{
		GpsPaket.GpsPaketOlustur(*gps.LatitudeAl(),*gps.LongitudeAl(),irtifa,barosicaklik);
 8002224:	4818      	ldr	r0, [pc, #96]	; (8002288 <_Z12GpsVeriGorevv+0x80>)
 8002226:	f001 fe47 	bl	8003eb8 <_ZN3GPS10LatitudeAlEv>
 800222a:	4603      	mov	r3, r0
 800222c:	ed93 8a00 	vldr	s16, [r3]
 8002230:	4815      	ldr	r0, [pc, #84]	; (8002288 <_Z12GpsVeriGorevv+0x80>)
 8002232:	f001 fe4e 	bl	8003ed2 <_ZN3GPS11LongitudeAlEv>
 8002236:	4603      	mov	r3, r0
 8002238:	edd3 7a00 	vldr	s15, [r3]
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <_Z12GpsVeriGorevv+0x84>)
 800223e:	ed93 7a00 	vldr	s14, [r3]
 8002242:	4b13      	ldr	r3, [pc, #76]	; (8002290 <_Z12GpsVeriGorevv+0x88>)
 8002244:	edd3 6a00 	vldr	s13, [r3]
 8002248:	eef0 1a66 	vmov.f32	s3, s13
 800224c:	eeb0 1a47 	vmov.f32	s2, s14
 8002250:	eef0 0a67 	vmov.f32	s1, s15
 8002254:	eeb0 0a48 	vmov.f32	s0, s16
 8002258:	480e      	ldr	r0, [pc, #56]	; (8002294 <_Z12GpsVeriGorevv+0x8c>)
 800225a:	f003 f87a 	bl	8005352 <_ZN5Paket15GpsPaketOlusturEffff>
		GpsPaket.gpsPaketCagir(GpsVeriPaket);
 800225e:	490e      	ldr	r1, [pc, #56]	; (8002298 <_Z12GpsVeriGorevv+0x90>)
 8002260:	480c      	ldr	r0, [pc, #48]	; (8002294 <_Z12GpsVeriGorevv+0x8c>)
 8002262:	f003 f9fb 	bl	800565c <_ZN5Paket13gpsPaketCagirEPh>
		HAL_UART_Transmit(&huart3, GpsVeriPaket, sizeof(GpsVeriPaket), 1000);
 8002266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800226a:	2211      	movs	r2, #17
 800226c:	490a      	ldr	r1, [pc, #40]	; (8002298 <_Z12GpsVeriGorevv+0x90>)
 800226e:	480b      	ldr	r0, [pc, #44]	; (800229c <_Z12GpsVeriGorevv+0x94>)
 8002270:	f008 f840 	bl	800a2f4 <HAL_UART_Transmit>
	}
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	ecbd 8b02 	vpop	{d8}
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40020c00 	.word	0x40020c00
 8002284:	20000c44 	.word	0x20000c44
 8002288:	200003a0 	.word	0x200003a0
 800228c:	20000de4 	.word	0x20000de4
 8002290:	20000dec 	.word	0x20000dec
 8002294:	200005e4 	.word	0x200005e4
 8002298:	20000d90 	.word	0x20000d90
 800229c:	20000ecc 	.word	0x20000ecc

080022a0 <_Z10EksenGorevv>:
void EksenGorev()
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	GPIOD->ODR ^= GPIO_PIN_13;
 80022a4:	4b23      	ldr	r3, [pc, #140]	; (8002334 <_Z10EksenGorevv+0x94>)
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	4a22      	ldr	r2, [pc, #136]	; (8002334 <_Z10EksenGorevv+0x94>)
 80022aa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80022ae:	6153      	str	r3, [r2, #20]
	imu.DBC_ACI_BULMA(); //imu pitch roll yaw al
 80022b0:	4821      	ldr	r0, [pc, #132]	; (8002338 <_Z10EksenGorevv+0x98>)
 80022b2:	f002 f855 	bl	8004360 <_ZN3IMU13DBC_ACI_BULMAEv>

	pitch=*imu.PitchAl();
 80022b6:	4820      	ldr	r0, [pc, #128]	; (8002338 <_Z10EksenGorevv+0x98>)
 80022b8:	f002 f9ba 	bl	8004630 <_ZN3IMU7PitchAlEv>
 80022bc:	4603      	mov	r3, r0
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a1e      	ldr	r2, [pc, #120]	; (800233c <_Z10EksenGorevv+0x9c>)
 80022c2:	6013      	str	r3, [r2, #0]
	roll=*imu.RollAl();
 80022c4:	481c      	ldr	r0, [pc, #112]	; (8002338 <_Z10EksenGorevv+0x98>)
 80022c6:	f002 f9bf 	bl	8004648 <_ZN3IMU6RollAlEv>
 80022ca:	4603      	mov	r3, r0
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a1c      	ldr	r2, [pc, #112]	; (8002340 <_Z10EksenGorevv+0xa0>)
 80022d0:	6013      	str	r3, [r2, #0]
	yaw=*imu.YawAl();
 80022d2:	4819      	ldr	r0, [pc, #100]	; (8002338 <_Z10EksenGorevv+0x98>)
 80022d4:	f002 f9c4 	bl	8004660 <_ZN3IMU5YawAlEv>
 80022d8:	4603      	mov	r3, r0
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a19      	ldr	r2, [pc, #100]	; (8002344 <_Z10EksenGorevv+0xa4>)
 80022de:	6013      	str	r3, [r2, #0]
	imusicaklik=*imu.SicaklikAl();
 80022e0:	4815      	ldr	r0, [pc, #84]	; (8002338 <_Z10EksenGorevv+0x98>)
 80022e2:	f002 f9c9 	bl	8004678 <_ZN3IMU10SicaklikAlEv>
 80022e6:	4603      	mov	r3, r0
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a17      	ldr	r2, [pc, #92]	; (8002348 <_Z10EksenGorevv+0xa8>)
 80022ec:	6013      	str	r3, [r2, #0]
	heading =*mag.HeadingOlustur(pitch,roll); // mag heading al
 80022ee:	4b13      	ldr	r3, [pc, #76]	; (800233c <_Z10EksenGorevv+0x9c>)
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	4b12      	ldr	r3, [pc, #72]	; (8002340 <_Z10EksenGorevv+0xa0>)
 80022f6:	ed93 7a00 	vldr	s14, [r3]
 80022fa:	eef0 0a47 	vmov.f32	s1, s14
 80022fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002302:	4812      	ldr	r0, [pc, #72]	; (800234c <_Z10EksenGorevv+0xac>)
 8002304:	f002 fb90 	bl	8004a28 <_ZN3MAG14HeadingOlusturEff>
 8002308:	4603      	mov	r3, r0
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a10      	ldr	r2, [pc, #64]	; (8002350 <_Z10EksenGorevv+0xb0>)
 800230e:	6013      	str	r3, [r2, #0]
	barosicaklik=*barometre.SicaklikOku();
 8002310:	4810      	ldr	r0, [pc, #64]	; (8002354 <_Z10EksenGorevv+0xb4>)
 8002312:	f001 fae9 	bl	80038e8 <_ZN9Barometre11SicaklikOkuEv>
 8002316:	4603      	mov	r3, r0
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a0f      	ldr	r2, [pc, #60]	; (8002358 <_Z10EksenGorevv+0xb8>)
 800231c:	6013      	str	r3, [r2, #0]
	irtifa=*barometre.IrtifaOku(0);
 800231e:	2100      	movs	r1, #0
 8002320:	480c      	ldr	r0, [pc, #48]	; (8002354 <_Z10EksenGorevv+0xb4>)
 8002322:	f001 fc39 	bl	8003b98 <_ZN9Barometre9IrtifaOkuEh>
 8002326:	4603      	mov	r3, r0
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a0c      	ldr	r2, [pc, #48]	; (800235c <_Z10EksenGorevv+0xbc>)
 800232c:	6013      	str	r3, [r2, #0]
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40020c00 	.word	0x40020c00
 8002338:	20000340 	.word	0x20000340
 800233c:	20000dd4 	.word	0x20000dd4
 8002340:	20000dd8 	.word	0x20000dd8
 8002344:	20000ddc 	.word	0x20000ddc
 8002348:	20000de8 	.word	0x20000de8
 800234c:	200004e8 	.word	0x200004e8
 8002350:	20000de0 	.word	0x20000de0
 8002354:	20000508 	.word	0x20000508
 8002358:	20000dec 	.word	0x20000dec
 800235c:	20000de4 	.word	0x20000de4

08002360 <_Z12ImuVeriGorevv>:
void ImuVeriGorev()
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
	if(ArayuzPaket.YoklamaFlag)
 8002364:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <_Z12ImuVeriGorevv+0x54>)
 8002366:	789b      	ldrb	r3, [r3, #2]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d021      	beq.n	80023b0 <_Z12ImuVeriGorevv+0x50>
	{
		ImuPaket.ImuPaketOlustur(pitch, roll,heading, imusicaklik);
 800236c:	4b12      	ldr	r3, [pc, #72]	; (80023b8 <_Z12ImuVeriGorevv+0x58>)
 800236e:	edd3 7a00 	vldr	s15, [r3]
 8002372:	4b12      	ldr	r3, [pc, #72]	; (80023bc <_Z12ImuVeriGorevv+0x5c>)
 8002374:	ed93 7a00 	vldr	s14, [r3]
 8002378:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <_Z12ImuVeriGorevv+0x60>)
 800237a:	edd3 6a00 	vldr	s13, [r3]
 800237e:	4b11      	ldr	r3, [pc, #68]	; (80023c4 <_Z12ImuVeriGorevv+0x64>)
 8002380:	ed93 6a00 	vldr	s12, [r3]
 8002384:	eef0 1a46 	vmov.f32	s3, s12
 8002388:	eeb0 1a66 	vmov.f32	s2, s13
 800238c:	eef0 0a47 	vmov.f32	s1, s14
 8002390:	eeb0 0a67 	vmov.f32	s0, s15
 8002394:	480c      	ldr	r0, [pc, #48]	; (80023c8 <_Z12ImuVeriGorevv+0x68>)
 8002396:	f003 f83c 	bl	8005412 <_ZN5Paket15ImuPaketOlusturEffff>
		ImuPaket.imuPaketCagir(ImuVeriPaket);
 800239a:	490c      	ldr	r1, [pc, #48]	; (80023cc <_Z12ImuVeriGorevv+0x6c>)
 800239c:	480a      	ldr	r0, [pc, #40]	; (80023c8 <_Z12ImuVeriGorevv+0x68>)
 800239e:	f003 f96d 	bl	800567c <_ZN5Paket13imuPaketCagirEPh>
		HAL_UART_Transmit(&huart3, ImuVeriPaket, sizeof(ImuVeriPaket), 1000);
 80023a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023a6:	2215      	movs	r2, #21
 80023a8:	4908      	ldr	r1, [pc, #32]	; (80023cc <_Z12ImuVeriGorevv+0x6c>)
 80023aa:	4809      	ldr	r0, [pc, #36]	; (80023d0 <_Z12ImuVeriGorevv+0x70>)
 80023ac:	f007 ffa2 	bl	800a2f4 <HAL_UART_Transmit>
	}
}
 80023b0:	bf00      	nop
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000c44 	.word	0x20000c44
 80023b8:	20000dd4 	.word	0x20000dd4
 80023bc:	20000dd8 	.word	0x20000dd8
 80023c0:	20000de0 	.word	0x20000de0
 80023c4:	20000de8 	.word	0x20000de8
 80023c8:	200006f4 	.word	0x200006f4
 80023cc:	20000da4 	.word	0x20000da4
 80023d0:	20000ecc 	.word	0x20000ecc
 80023d4:	00000000 	.word	0x00000000

080023d8 <_Z10HedefGorevv>:

void HedefGorev()
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	ed2d 8b04 	vpush	{d8-d9}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
	if (ArayuzPaket.GidilecekNoktaBayrak == true  && ArayuzPaket.arabaDurBayrak == false)
 80023e2:	4b3d      	ldr	r3, [pc, #244]	; (80024d8 <_Z10HedefGorevv+0x100>)
 80023e4:	78db      	ldrb	r3, [r3, #3]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	f040 8409 	bne.w	8002bfe <_Z10HedefGorevv+0x826>
 80023ec:	4b3a      	ldr	r3, [pc, #232]	; (80024d8 <_Z10HedefGorevv+0x100>)
 80023ee:	799b      	ldrb	r3, [r3, #6]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f040 8404 	bne.w	8002bfe <_Z10HedefGorevv+0x826>
	{
		gidilecekMesafe_f = araba.mesafeBul(*gps.LatitudeAl(),*gps.LongitudeAl(), *ArayuzPaket.ArayuzLatAl(), *ArayuzPaket.ArayuzLonAl());
 80023f6:	4839      	ldr	r0, [pc, #228]	; (80024dc <_Z10HedefGorevv+0x104>)
 80023f8:	f001 fd5e 	bl	8003eb8 <_ZN3GPS10LatitudeAlEv>
 80023fc:	4603      	mov	r3, r0
 80023fe:	ed93 8a00 	vldr	s16, [r3]
 8002402:	4836      	ldr	r0, [pc, #216]	; (80024dc <_Z10HedefGorevv+0x104>)
 8002404:	f001 fd65 	bl	8003ed2 <_ZN3GPS11LongitudeAlEv>
 8002408:	4603      	mov	r3, r0
 800240a:	edd3 8a00 	vldr	s17, [r3]
 800240e:	4832      	ldr	r0, [pc, #200]	; (80024d8 <_Z10HedefGorevv+0x100>)
 8002410:	f003 fc10 	bl	8005c34 <_ZN5Paket11ArayuzLatAlEv>
 8002414:	4603      	mov	r3, r0
 8002416:	ed93 9a00 	vldr	s18, [r3]
 800241a:	482f      	ldr	r0, [pc, #188]	; (80024d8 <_Z10HedefGorevv+0x100>)
 800241c:	f003 fc17 	bl	8005c4e <_ZN5Paket11ArayuzLonAlEv>
 8002420:	4603      	mov	r3, r0
 8002422:	edd3 7a00 	vldr	s15, [r3]
 8002426:	eef0 1a67 	vmov.f32	s3, s15
 800242a:	eeb0 1a49 	vmov.f32	s2, s18
 800242e:	eef0 0a68 	vmov.f32	s1, s17
 8002432:	eeb0 0a48 	vmov.f32	s0, s16
 8002436:	482a      	ldr	r0, [pc, #168]	; (80024e0 <_Z10HedefGorevv+0x108>)
 8002438:	f002 fd26 	bl	8004e88 <_ZN5Araba9mesafeBulEffff>
 800243c:	eef0 7a40 	vmov.f32	s15, s0
 8002440:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <_Z10HedefGorevv+0x10c>)
 8002442:	edc3 7a00 	vstr	s15, [r3]
		donulecekAci_f = araba.yonelimBul(*gps.LatitudeAl(),*gps.LongitudeAl(), *ArayuzPaket.ArayuzLatAl(), *ArayuzPaket.ArayuzLonAl());
 8002446:	4825      	ldr	r0, [pc, #148]	; (80024dc <_Z10HedefGorevv+0x104>)
 8002448:	f001 fd36 	bl	8003eb8 <_ZN3GPS10LatitudeAlEv>
 800244c:	4603      	mov	r3, r0
 800244e:	ed93 8a00 	vldr	s16, [r3]
 8002452:	4822      	ldr	r0, [pc, #136]	; (80024dc <_Z10HedefGorevv+0x104>)
 8002454:	f001 fd3d 	bl	8003ed2 <_ZN3GPS11LongitudeAlEv>
 8002458:	4603      	mov	r3, r0
 800245a:	edd3 8a00 	vldr	s17, [r3]
 800245e:	481e      	ldr	r0, [pc, #120]	; (80024d8 <_Z10HedefGorevv+0x100>)
 8002460:	f003 fbe8 	bl	8005c34 <_ZN5Paket11ArayuzLatAlEv>
 8002464:	4603      	mov	r3, r0
 8002466:	ed93 9a00 	vldr	s18, [r3]
 800246a:	481b      	ldr	r0, [pc, #108]	; (80024d8 <_Z10HedefGorevv+0x100>)
 800246c:	f003 fbef 	bl	8005c4e <_ZN5Paket11ArayuzLonAlEv>
 8002470:	4603      	mov	r3, r0
 8002472:	edd3 7a00 	vldr	s15, [r3]
 8002476:	eef0 1a67 	vmov.f32	s3, s15
 800247a:	eeb0 1a49 	vmov.f32	s2, s18
 800247e:	eef0 0a68 	vmov.f32	s1, s17
 8002482:	eeb0 0a48 	vmov.f32	s0, s16
 8002486:	4816      	ldr	r0, [pc, #88]	; (80024e0 <_Z10HedefGorevv+0x108>)
 8002488:	f002 fdde 	bl	8005048 <_ZN5Araba10yonelimBulEffff>
 800248c:	eef0 7a40 	vmov.f32	s15, s0
 8002490:	4b15      	ldr	r3, [pc, #84]	; (80024e8 <_Z10HedefGorevv+0x110>)
 8002492:	edc3 7a00 	vstr	s15, [r3]

		hata_f = donulecekAci_f - heading;
 8002496:	4b14      	ldr	r3, [pc, #80]	; (80024e8 <_Z10HedefGorevv+0x110>)
 8002498:	ed93 7a00 	vldr	s14, [r3]
 800249c:	4b13      	ldr	r3, [pc, #76]	; (80024ec <_Z10HedefGorevv+0x114>)
 800249e:	edd3 7a00 	vldr	s15, [r3]
 80024a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <_Z10HedefGorevv+0x118>)
 80024a8:	edc3 7a00 	vstr	s15, [r3]

		if (hata_f > 180)
 80024ac:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <_Z10HedefGorevv+0x118>)
 80024ae:	edd3 7a00 	vldr	s15, [r3]
 80024b2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80024f4 <_Z10HedefGorevv+0x11c>
 80024b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024be:	dd1d      	ble.n	80024fc <_Z10HedefGorevv+0x124>
		{
			hata_f = hata_f - 360;
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <_Z10HedefGorevv+0x118>)
 80024c2:	edd3 7a00 	vldr	s15, [r3]
 80024c6:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80024f8 <_Z10HedefGorevv+0x120>
 80024ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <_Z10HedefGorevv+0x118>)
 80024d0:	edc3 7a00 	vstr	s15, [r3]
 80024d4:	e026      	b.n	8002524 <_Z10HedefGorevv+0x14c>
 80024d6:	bf00      	nop
 80024d8:	20000c44 	.word	0x20000c44
 80024dc:	200003a0 	.word	0x200003a0
 80024e0:	200005c8 	.word	0x200005c8
 80024e4:	20000d60 	.word	0x20000d60
 80024e8:	20000d64 	.word	0x20000d64
 80024ec:	20000de0 	.word	0x20000de0
 80024f0:	20000d68 	.word	0x20000d68
 80024f4:	43340000 	.word	0x43340000
 80024f8:	43b40000 	.word	0x43b40000
		}
		else if (hata_f < -180)
 80024fc:	4bd2      	ldr	r3, [pc, #840]	; (8002848 <_Z10HedefGorevv+0x470>)
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	ed9f 7ad2 	vldr	s14, [pc, #840]	; 800284c <_Z10HedefGorevv+0x474>
 8002506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	d509      	bpl.n	8002524 <_Z10HedefGorevv+0x14c>
		{
			hata_f = 360 + hata_f;
 8002510:	4bcd      	ldr	r3, [pc, #820]	; (8002848 <_Z10HedefGorevv+0x470>)
 8002512:	edd3 7a00 	vldr	s15, [r3]
 8002516:	ed9f 7ace 	vldr	s14, [pc, #824]	; 8002850 <_Z10HedefGorevv+0x478>
 800251a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800251e:	4bca      	ldr	r3, [pc, #808]	; (8002848 <_Z10HedefGorevv+0x470>)
 8002520:	edc3 7a00 	vstr	s15, [r3]
		}

		mesafeIntegral += gidilecekMesafe_f;
 8002524:	4bcb      	ldr	r3, [pc, #812]	; (8002854 <_Z10HedefGorevv+0x47c>)
 8002526:	ed93 7a00 	vldr	s14, [r3]
 800252a:	4bcb      	ldr	r3, [pc, #812]	; (8002858 <_Z10HedefGorevv+0x480>)
 800252c:	edd3 7a00 	vldr	s15, [r3]
 8002530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002534:	4bc7      	ldr	r3, [pc, #796]	; (8002854 <_Z10HedefGorevv+0x47c>)
 8002536:	edc3 7a00 	vstr	s15, [r3]
		mesafeIntegral = isaret.ustSinirla(mesafeIntegral, 100);
 800253a:	4bc6      	ldr	r3, [pc, #792]	; (8002854 <_Z10HedefGorevv+0x47c>)
 800253c:	edd3 7a00 	vldr	s15, [r3]
 8002540:	eddf 0ac6 	vldr	s1, [pc, #792]	; 800285c <_Z10HedefGorevv+0x484>
 8002544:	eeb0 0a67 	vmov.f32	s0, s15
 8002548:	48c5      	ldr	r0, [pc, #788]	; (8002860 <_Z10HedefGorevv+0x488>)
 800254a:	f002 f8ac 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 800254e:	eef0 7a40 	vmov.f32	s15, s0
 8002552:	4bc0      	ldr	r3, [pc, #768]	; (8002854 <_Z10HedefGorevv+0x47c>)
 8002554:	edc3 7a00 	vstr	s15, [r3]

		cizgiselHiz_f = KpCizgisel * gidilecekMesafe_f + KiCizgisel * mesafeIntegral;
 8002558:	4bc2      	ldr	r3, [pc, #776]	; (8002864 <_Z10HedefGorevv+0x48c>)
 800255a:	ed93 7a00 	vldr	s14, [r3]
 800255e:	4bbe      	ldr	r3, [pc, #760]	; (8002858 <_Z10HedefGorevv+0x480>)
 8002560:	edd3 7a00 	vldr	s15, [r3]
 8002564:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002568:	4bbf      	ldr	r3, [pc, #764]	; (8002868 <_Z10HedefGorevv+0x490>)
 800256a:	edd3 6a00 	vldr	s13, [r3]
 800256e:	4bb9      	ldr	r3, [pc, #740]	; (8002854 <_Z10HedefGorevv+0x47c>)
 8002570:	edd3 7a00 	vldr	s15, [r3]
 8002574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800257c:	4bbb      	ldr	r3, [pc, #748]	; (800286c <_Z10HedefGorevv+0x494>)
 800257e:	edc3 7a00 	vstr	s15, [r3]
		cizgiselHiz_f = isaret.ustSinirla(cizgiselHiz_f, 0.85);
 8002582:	4bba      	ldr	r3, [pc, #744]	; (800286c <_Z10HedefGorevv+0x494>)
 8002584:	edd3 7a00 	vldr	s15, [r3]
 8002588:	eddf 0ab9 	vldr	s1, [pc, #740]	; 8002870 <_Z10HedefGorevv+0x498>
 800258c:	eeb0 0a67 	vmov.f32	s0, s15
 8002590:	48b3      	ldr	r0, [pc, #716]	; (8002860 <_Z10HedefGorevv+0x488>)
 8002592:	f002 f888 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 8002596:	eef0 7a40 	vmov.f32	s15, s0
 800259a:	4bb4      	ldr	r3, [pc, #720]	; (800286c <_Z10HedefGorevv+0x494>)
 800259c:	edc3 7a00 	vstr	s15, [r3]
		cizgiselHiz_f = isaret.altSinirla(cizgiselHiz_f, 0.3);
 80025a0:	4bb2      	ldr	r3, [pc, #712]	; (800286c <_Z10HedefGorevv+0x494>)
 80025a2:	edd3 7a00 	vldr	s15, [r3]
 80025a6:	eddf 0ab3 	vldr	s1, [pc, #716]	; 8002874 <_Z10HedefGorevv+0x49c>
 80025aa:	eeb0 0a67 	vmov.f32	s0, s15
 80025ae:	48ac      	ldr	r0, [pc, #688]	; (8002860 <_Z10HedefGorevv+0x488>)
 80025b0:	f002 f896 	bl	80046e0 <_ZN6Isaret10altSinirlaEff>
 80025b4:	eef0 7a40 	vmov.f32	s15, s0
 80025b8:	4bac      	ldr	r3, [pc, #688]	; (800286c <_Z10HedefGorevv+0x494>)
 80025ba:	edc3 7a00 	vstr	s15, [r3]

		cizgiselintegral += abs(hata_f);
 80025be:	4ba2      	ldr	r3, [pc, #648]	; (8002848 <_Z10HedefGorevv+0x470>)
 80025c0:	edd3 7a00 	vldr	s15, [r3]
 80025c4:	eeb0 0a67 	vmov.f32	s0, s15
 80025c8:	f7ff fd83 	bl	80020d2 <_ZSt3absf>
 80025cc:	eeb0 7a40 	vmov.f32	s14, s0
 80025d0:	4ba9      	ldr	r3, [pc, #676]	; (8002878 <_Z10HedefGorevv+0x4a0>)
 80025d2:	edd3 7a00 	vldr	s15, [r3]
 80025d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025da:	4ba7      	ldr	r3, [pc, #668]	; (8002878 <_Z10HedefGorevv+0x4a0>)
 80025dc:	edc3 7a00 	vstr	s15, [r3]
		cizgiselintegral = isaret.ustSinirla(cizgiselintegral, 150);
 80025e0:	4ba5      	ldr	r3, [pc, #660]	; (8002878 <_Z10HedefGorevv+0x4a0>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	eddf 0aa5 	vldr	s1, [pc, #660]	; 800287c <_Z10HedefGorevv+0x4a4>
 80025ea:	eeb0 0a67 	vmov.f32	s0, s15
 80025ee:	489c      	ldr	r0, [pc, #624]	; (8002860 <_Z10HedefGorevv+0x488>)
 80025f0:	f002 f859 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 80025f4:	eef0 7a40 	vmov.f32	s15, s0
 80025f8:	4b9f      	ldr	r3, [pc, #636]	; (8002878 <_Z10HedefGorevv+0x4a0>)
 80025fa:	edc3 7a00 	vstr	s15, [r3]

		kapanacakAci_f = KpAcisal * abs(hata_f) + KiAcisal * abs(cizgiselintegral);
 80025fe:	4b92      	ldr	r3, [pc, #584]	; (8002848 <_Z10HedefGorevv+0x470>)
 8002600:	edd3 7a00 	vldr	s15, [r3]
 8002604:	eeb0 0a67 	vmov.f32	s0, s15
 8002608:	f7ff fd63 	bl	80020d2 <_ZSt3absf>
 800260c:	eeb0 7a40 	vmov.f32	s14, s0
 8002610:	4b9b      	ldr	r3, [pc, #620]	; (8002880 <_Z10HedefGorevv+0x4a8>)
 8002612:	edd3 7a00 	vldr	s15, [r3]
 8002616:	ee27 8a27 	vmul.f32	s16, s14, s15
 800261a:	4b97      	ldr	r3, [pc, #604]	; (8002878 <_Z10HedefGorevv+0x4a0>)
 800261c:	edd3 7a00 	vldr	s15, [r3]
 8002620:	eeb0 0a67 	vmov.f32	s0, s15
 8002624:	f7ff fd55 	bl	80020d2 <_ZSt3absf>
 8002628:	eeb0 7a40 	vmov.f32	s14, s0
 800262c:	4b95      	ldr	r3, [pc, #596]	; (8002884 <_Z10HedefGorevv+0x4ac>)
 800262e:	edd3 7a00 	vldr	s15, [r3]
 8002632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002636:	ee78 7a27 	vadd.f32	s15, s16, s15
 800263a:	4b93      	ldr	r3, [pc, #588]	; (8002888 <_Z10HedefGorevv+0x4b0>)
 800263c:	edc3 7a00 	vstr	s15, [r3]
		float radyan = kapanacakAci_f * (M_PI / 180.0);
 8002640:	4b91      	ldr	r3, [pc, #580]	; (8002888 <_Z10HedefGorevv+0x4b0>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f7fd ff77 	bl	8000538 <__aeabi_f2d>
 800264a:	a379      	add	r3, pc, #484	; (adr r3, 8002830 <_Z10HedefGorevv+0x458>)
 800264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002650:	f7fd ffca 	bl	80005e8 <__aeabi_dmul>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4610      	mov	r0, r2
 800265a:	4619      	mov	r1, r3
 800265c:	f7fe fabc 	bl	8000bd8 <__aeabi_d2f>
 8002660:	4603      	mov	r3, r0
 8002662:	60fb      	str	r3, [r7, #12]
		acisalHiz_f = radyan / 0.05;
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f7fd ff67 	bl	8000538 <__aeabi_f2d>
 800266a:	a373      	add	r3, pc, #460	; (adr r3, 8002838 <_Z10HedefGorevv+0x460>)
 800266c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002670:	f7fe f8e4 	bl	800083c <__aeabi_ddiv>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4610      	mov	r0, r2
 800267a:	4619      	mov	r1, r3
 800267c:	f7fe faac 	bl	8000bd8 <__aeabi_d2f>
 8002680:	4603      	mov	r3, r0
 8002682:	4a82      	ldr	r2, [pc, #520]	; (800288c <_Z10HedefGorevv+0x4b4>)
 8002684:	6013      	str	r3, [r2, #0]
		yaricap_f = cizgiselHiz_f / acisalHiz_f;
 8002686:	4b79      	ldr	r3, [pc, #484]	; (800286c <_Z10HedefGorevv+0x494>)
 8002688:	edd3 6a00 	vldr	s13, [r3]
 800268c:	4b7f      	ldr	r3, [pc, #508]	; (800288c <_Z10HedefGorevv+0x4b4>)
 800268e:	ed93 7a00 	vldr	s14, [r3]
 8002692:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002696:	4b7e      	ldr	r3, [pc, #504]	; (8002890 <_Z10HedefGorevv+0x4b8>)
 8002698:	edc3 7a00 	vstr	s15, [r3]

		if (abs(hata_f) > 3)
 800269c:	4b6a      	ldr	r3, [pc, #424]	; (8002848 <_Z10HedefGorevv+0x470>)
 800269e:	edd3 7a00 	vldr	s15, [r3]
 80026a2:	eeb0 0a67 	vmov.f32	s0, s15
 80026a6:	f7ff fd14 	bl	80020d2 <_ZSt3absf>
 80026aa:	eef0 7a40 	vmov.f32	s15, s0
 80026ae:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80026b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ba:	bfcc      	ite	gt
 80026bc:	2301      	movgt	r3, #1
 80026be:	2300      	movle	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 8256 	beq.w	8002b74 <_Z10HedefGorevv+0x79c>
		{
			if (hata_f < 0)
 80026c8:	4b5f      	ldr	r3, [pc, #380]	; (8002848 <_Z10HedefGorevv+0x470>)
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d6:	f140 8138 	bpl.w	800294a <_Z10HedefGorevv+0x572>
			{
				pwmsol_f = cizgiselHiz_f - (acisalHiz_f / 2);
 80026da:	4b64      	ldr	r3, [pc, #400]	; (800286c <_Z10HedefGorevv+0x494>)
 80026dc:	ed93 7a00 	vldr	s14, [r3]
 80026e0:	4b6a      	ldr	r3, [pc, #424]	; (800288c <_Z10HedefGorevv+0x4b4>)
 80026e2:	edd3 6a00 	vldr	s13, [r3]
 80026e6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80026ea:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f2:	4b68      	ldr	r3, [pc, #416]	; (8002894 <_Z10HedefGorevv+0x4bc>)
 80026f4:	edc3 7a00 	vstr	s15, [r3]
				pwmsag_f = cizgiselHiz_f + (acisalHiz_f / 2);
 80026f8:	4b64      	ldr	r3, [pc, #400]	; (800288c <_Z10HedefGorevv+0x4b4>)
 80026fa:	edd3 7a00 	vldr	s15, [r3]
 80026fe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002702:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002706:	4b59      	ldr	r3, [pc, #356]	; (800286c <_Z10HedefGorevv+0x494>)
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002710:	4b61      	ldr	r3, [pc, #388]	; (8002898 <_Z10HedefGorevv+0x4c0>)
 8002712:	edc3 7a00 	vstr	s15, [r3]
				toplamPWM_f= 2000 * (cizgiselHiz_f / 1.22);
 8002716:	4b55      	ldr	r3, [pc, #340]	; (800286c <_Z10HedefGorevv+0x494>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fd ff0c 	bl	8000538 <__aeabi_f2d>
 8002720:	a347      	add	r3, pc, #284	; (adr r3, 8002840 <_Z10HedefGorevv+0x468>)
 8002722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002726:	f7fe f889 	bl	800083c <__aeabi_ddiv>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4610      	mov	r0, r2
 8002730:	4619      	mov	r1, r3
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	4b59      	ldr	r3, [pc, #356]	; (800289c <_Z10HedefGorevv+0x4c4>)
 8002738:	f7fd ff56 	bl	80005e8 <__aeabi_dmul>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4610      	mov	r0, r2
 8002742:	4619      	mov	r1, r3
 8002744:	f7fe fa48 	bl	8000bd8 <__aeabi_d2f>
 8002748:	4603      	mov	r3, r0
 800274a:	4a55      	ldr	r2, [pc, #340]	; (80028a0 <_Z10HedefGorevv+0x4c8>)
 800274c:	6013      	str	r3, [r2, #0]
				float toplam = pwmsol_f + pwmsag_f;
 800274e:	4b51      	ldr	r3, [pc, #324]	; (8002894 <_Z10HedefGorevv+0x4bc>)
 8002750:	ed93 7a00 	vldr	s14, [r3]
 8002754:	4b50      	ldr	r3, [pc, #320]	; (8002898 <_Z10HedefGorevv+0x4c0>)
 8002756:	edd3 7a00 	vldr	s15, [r3]
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	edc7 7a01 	vstr	s15, [r7, #4]

				kontrolSinyali1_f = toplamPWM_f * (pwmsag_f / toplam);
 8002762:	4b4d      	ldr	r3, [pc, #308]	; (8002898 <_Z10HedefGorevv+0x4c0>)
 8002764:	edd3 6a00 	vldr	s13, [r3]
 8002768:	edd7 7a01 	vldr	s15, [r7, #4]
 800276c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002770:	4b4b      	ldr	r3, [pc, #300]	; (80028a0 <_Z10HedefGorevv+0x4c8>)
 8002772:	edd3 7a00 	vldr	s15, [r3]
 8002776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277a:	4b4a      	ldr	r3, [pc, #296]	; (80028a4 <_Z10HedefGorevv+0x4cc>)
 800277c:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali2_f = toplamPWM_f * (pwmsol_f / toplam);
 8002780:	4b44      	ldr	r3, [pc, #272]	; (8002894 <_Z10HedefGorevv+0x4bc>)
 8002782:	edd3 6a00 	vldr	s13, [r3]
 8002786:	edd7 7a01 	vldr	s15, [r7, #4]
 800278a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800278e:	4b44      	ldr	r3, [pc, #272]	; (80028a0 <_Z10HedefGorevv+0x4c8>)
 8002790:	edd3 7a00 	vldr	s15, [r3]
 8002794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002798:	4b43      	ldr	r3, [pc, #268]	; (80028a8 <_Z10HedefGorevv+0x4d0>)
 800279a:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali1_f=isaret.ustSinirla(kontrolSinyali1_f, 1000);
 800279e:	4b41      	ldr	r3, [pc, #260]	; (80028a4 <_Z10HedefGorevv+0x4cc>)
 80027a0:	edd3 7a00 	vldr	s15, [r3]
 80027a4:	eddf 0a41 	vldr	s1, [pc, #260]	; 80028ac <_Z10HedefGorevv+0x4d4>
 80027a8:	eeb0 0a67 	vmov.f32	s0, s15
 80027ac:	482c      	ldr	r0, [pc, #176]	; (8002860 <_Z10HedefGorevv+0x488>)
 80027ae:	f001 ff7a 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 80027b2:	eef0 7a40 	vmov.f32	s15, s0
 80027b6:	4b3b      	ldr	r3, [pc, #236]	; (80028a4 <_Z10HedefGorevv+0x4cc>)
 80027b8:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali1_f=isaret.altSinirla(kontrolSinyali1_f, (toplamPWM_f/2)+cizgiselHiz_f*125);
 80027bc:	4b39      	ldr	r3, [pc, #228]	; (80028a4 <_Z10HedefGorevv+0x4cc>)
 80027be:	edd3 6a00 	vldr	s13, [r3]
 80027c2:	4b37      	ldr	r3, [pc, #220]	; (80028a0 <_Z10HedefGorevv+0x4c8>)
 80027c4:	edd3 7a00 	vldr	s15, [r3]
 80027c8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80027cc:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80027d0:	4b26      	ldr	r3, [pc, #152]	; (800286c <_Z10HedefGorevv+0x494>)
 80027d2:	edd3 7a00 	vldr	s15, [r3]
 80027d6:	ed9f 6a36 	vldr	s12, [pc, #216]	; 80028b0 <_Z10HedefGorevv+0x4d8>
 80027da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80027de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e2:	eef0 0a67 	vmov.f32	s1, s15
 80027e6:	eeb0 0a66 	vmov.f32	s0, s13
 80027ea:	481d      	ldr	r0, [pc, #116]	; (8002860 <_Z10HedefGorevv+0x488>)
 80027ec:	f001 ff78 	bl	80046e0 <_ZN6Isaret10altSinirlaEff>
 80027f0:	eef0 7a40 	vmov.f32	s15, s0
 80027f4:	4b2b      	ldr	r3, [pc, #172]	; (80028a4 <_Z10HedefGorevv+0x4cc>)
 80027f6:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali2_f=isaret.ustSinirla(kontrolSinyali2_f, (toplamPWM_f/2)-cizgiselHiz_f*125);
 80027fa:	4b2b      	ldr	r3, [pc, #172]	; (80028a8 <_Z10HedefGorevv+0x4d0>)
 80027fc:	edd3 6a00 	vldr	s13, [r3]
 8002800:	4b27      	ldr	r3, [pc, #156]	; (80028a0 <_Z10HedefGorevv+0x4c8>)
 8002802:	edd3 7a00 	vldr	s15, [r3]
 8002806:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800280a:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800280e:	4b17      	ldr	r3, [pc, #92]	; (800286c <_Z10HedefGorevv+0x494>)
 8002810:	edd3 7a00 	vldr	s15, [r3]
 8002814:	ed9f 6a26 	vldr	s12, [pc, #152]	; 80028b0 <_Z10HedefGorevv+0x4d8>
 8002818:	ee67 7a86 	vmul.f32	s15, s15, s12
 800281c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002820:	eef0 0a67 	vmov.f32	s1, s15
 8002824:	eeb0 0a66 	vmov.f32	s0, s13
 8002828:	e044      	b.n	80028b4 <_Z10HedefGorevv+0x4dc>
 800282a:	bf00      	nop
 800282c:	f3af 8000 	nop.w
 8002830:	a2529d39 	.word	0xa2529d39
 8002834:	3f91df46 	.word	0x3f91df46
 8002838:	9999999a 	.word	0x9999999a
 800283c:	3fa99999 	.word	0x3fa99999
 8002840:	b851eb85 	.word	0xb851eb85
 8002844:	3ff3851e 	.word	0x3ff3851e
 8002848:	20000d68 	.word	0x20000d68
 800284c:	c3340000 	.word	0xc3340000
 8002850:	43b40000 	.word	0x43b40000
 8002854:	20000d58 	.word	0x20000d58
 8002858:	20000d60 	.word	0x20000d60
 800285c:	42c80000 	.word	0x42c80000
 8002860:	20000d54 	.word	0x20000d54
 8002864:	20000000 	.word	0x20000000
 8002868:	20000004 	.word	0x20000004
 800286c:	20000d80 	.word	0x20000d80
 8002870:	3f59999a 	.word	0x3f59999a
 8002874:	3e99999a 	.word	0x3e99999a
 8002878:	20000d5c 	.word	0x20000d5c
 800287c:	43160000 	.word	0x43160000
 8002880:	20000008 	.word	0x20000008
 8002884:	2000000c 	.word	0x2000000c
 8002888:	20000d78 	.word	0x20000d78
 800288c:	20000d7c 	.word	0x20000d7c
 8002890:	20000d74 	.word	0x20000d74
 8002894:	20000d88 	.word	0x20000d88
 8002898:	20000d8c 	.word	0x20000d8c
 800289c:	409f4000 	.word	0x409f4000
 80028a0:	20000d84 	.word	0x20000d84
 80028a4:	20000d6c 	.word	0x20000d6c
 80028a8:	20000d70 	.word	0x20000d70
 80028ac:	447a0000 	.word	0x447a0000
 80028b0:	42fa0000 	.word	0x42fa0000
 80028b4:	48a0      	ldr	r0, [pc, #640]	; (8002b38 <_Z10HedefGorevv+0x760>)
 80028b6:	f001 fef6 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 80028ba:	eef0 7a40 	vmov.f32	s15, s0
 80028be:	4b9f      	ldr	r3, [pc, #636]	; (8002b3c <_Z10HedefGorevv+0x764>)
 80028c0:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali2_f=isaret.altSinirla(kontrolSinyali2_f, pow(cizgiselHiz_f, 5) * 910);
 80028c4:	4b9d      	ldr	r3, [pc, #628]	; (8002b3c <_Z10HedefGorevv+0x764>)
 80028c6:	ed93 8a00 	vldr	s16, [r3]
 80028ca:	4b9d      	ldr	r3, [pc, #628]	; (8002b40 <_Z10HedefGorevv+0x768>)
 80028cc:	edd3 7a00 	vldr	s15, [r3]
 80028d0:	2005      	movs	r0, #5
 80028d2:	eeb0 0a67 	vmov.f32	s0, s15
 80028d6:	f000 fa61 	bl	8002d9c <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80028da:	ec51 0b10 	vmov	r0, r1, d0
 80028de:	f04f 0200 	mov.w	r2, #0
 80028e2:	4b98      	ldr	r3, [pc, #608]	; (8002b44 <_Z10HedefGorevv+0x76c>)
 80028e4:	f7fd fe80 	bl	80005e8 <__aeabi_dmul>
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4610      	mov	r0, r2
 80028ee:	4619      	mov	r1, r3
 80028f0:	f7fe f972 	bl	8000bd8 <__aeabi_d2f>
 80028f4:	4603      	mov	r3, r0
 80028f6:	ee00 3a90 	vmov	s1, r3
 80028fa:	eeb0 0a48 	vmov.f32	s0, s16
 80028fe:	488e      	ldr	r0, [pc, #568]	; (8002b38 <_Z10HedefGorevv+0x760>)
 8002900:	f001 feee 	bl	80046e0 <_ZN6Isaret10altSinirlaEff>
 8002904:	eef0 7a40 	vmov.f32	s15, s0
 8002908:	4b8c      	ldr	r3, [pc, #560]	; (8002b3c <_Z10HedefGorevv+0x764>)
 800290a:	edc3 7a00 	vstr	s15, [r3]
				motorSag.PWM(kontrolSinyali1_f, TIM_CHANNEL_2);
 800290e:	4b8e      	ldr	r3, [pc, #568]	; (8002b48 <_Z10HedefGorevv+0x770>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002918:	ee17 3a90 	vmov	r3, s15
 800291c:	b29b      	uxth	r3, r3
 800291e:	2204      	movs	r2, #4
 8002920:	4619      	mov	r1, r3
 8002922:	488a      	ldr	r0, [pc, #552]	; (8002b4c <_Z10HedefGorevv+0x774>)
 8002924:	f002 f9f8 	bl	8004d18 <_ZN5Motor3PWMEtm>
				motorSol.PWM(kontrolSinyali2_f, TIM_CHANNEL_4);
 8002928:	4b84      	ldr	r3, [pc, #528]	; (8002b3c <_Z10HedefGorevv+0x764>)
 800292a:	edd3 7a00 	vldr	s15, [r3]
 800292e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002932:	ee17 3a90 	vmov	r3, s15
 8002936:	b29b      	uxth	r3, r3
 8002938:	220c      	movs	r2, #12
 800293a:	4619      	mov	r1, r3
 800293c:	4884      	ldr	r0, [pc, #528]	; (8002b50 <_Z10HedefGorevv+0x778>)
 800293e:	f002 f9eb 	bl	8004d18 <_ZN5Motor3PWMEtm>
				araba.solGit();
 8002942:	4884      	ldr	r0, [pc, #528]	; (8002b54 <_Z10HedefGorevv+0x77c>)
 8002944:	f002 fa8e 	bl	8004e64 <_ZN5Araba6solGitEv>
 8002948:	e159      	b.n	8002bfe <_Z10HedefGorevv+0x826>
			}
			else
			{
				pwmsol_f = cizgiselHiz_f + (acisalHiz_f / 2);
 800294a:	4b83      	ldr	r3, [pc, #524]	; (8002b58 <_Z10HedefGorevv+0x780>)
 800294c:	edd3 7a00 	vldr	s15, [r3]
 8002950:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002954:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002958:	4b79      	ldr	r3, [pc, #484]	; (8002b40 <_Z10HedefGorevv+0x768>)
 800295a:	edd3 7a00 	vldr	s15, [r3]
 800295e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002962:	4b7e      	ldr	r3, [pc, #504]	; (8002b5c <_Z10HedefGorevv+0x784>)
 8002964:	edc3 7a00 	vstr	s15, [r3]
				pwmsag_f = cizgiselHiz_f - (acisalHiz_f / 2);
 8002968:	4b75      	ldr	r3, [pc, #468]	; (8002b40 <_Z10HedefGorevv+0x768>)
 800296a:	ed93 7a00 	vldr	s14, [r3]
 800296e:	4b7a      	ldr	r3, [pc, #488]	; (8002b58 <_Z10HedefGorevv+0x780>)
 8002970:	edd3 6a00 	vldr	s13, [r3]
 8002974:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002978:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800297c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002980:	4b77      	ldr	r3, [pc, #476]	; (8002b60 <_Z10HedefGorevv+0x788>)
 8002982:	edc3 7a00 	vstr	s15, [r3]
				toplamPWM_f= 2000 * (cizgiselHiz_f / 1.22);
 8002986:	4b6e      	ldr	r3, [pc, #440]	; (8002b40 <_Z10HedefGorevv+0x768>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4618      	mov	r0, r3
 800298c:	f7fd fdd4 	bl	8000538 <__aeabi_f2d>
 8002990:	a367      	add	r3, pc, #412	; (adr r3, 8002b30 <_Z10HedefGorevv+0x758>)
 8002992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002996:	f7fd ff51 	bl	800083c <__aeabi_ddiv>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	4610      	mov	r0, r2
 80029a0:	4619      	mov	r1, r3
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	4b6f      	ldr	r3, [pc, #444]	; (8002b64 <_Z10HedefGorevv+0x78c>)
 80029a8:	f7fd fe1e 	bl	80005e8 <__aeabi_dmul>
 80029ac:	4602      	mov	r2, r0
 80029ae:	460b      	mov	r3, r1
 80029b0:	4610      	mov	r0, r2
 80029b2:	4619      	mov	r1, r3
 80029b4:	f7fe f910 	bl	8000bd8 <__aeabi_d2f>
 80029b8:	4603      	mov	r3, r0
 80029ba:	4a6b      	ldr	r2, [pc, #428]	; (8002b68 <_Z10HedefGorevv+0x790>)
 80029bc:	6013      	str	r3, [r2, #0]
				float toplam = pwmsol_f + pwmsag_f;
 80029be:	4b67      	ldr	r3, [pc, #412]	; (8002b5c <_Z10HedefGorevv+0x784>)
 80029c0:	ed93 7a00 	vldr	s14, [r3]
 80029c4:	4b66      	ldr	r3, [pc, #408]	; (8002b60 <_Z10HedefGorevv+0x788>)
 80029c6:	edd3 7a00 	vldr	s15, [r3]
 80029ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ce:	edc7 7a02 	vstr	s15, [r7, #8]

				kontrolSinyali1_f = toplamPWM_f * (pwmsol_f / toplam);
 80029d2:	4b62      	ldr	r3, [pc, #392]	; (8002b5c <_Z10HedefGorevv+0x784>)
 80029d4:	edd3 6a00 	vldr	s13, [r3]
 80029d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80029dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029e0:	4b61      	ldr	r3, [pc, #388]	; (8002b68 <_Z10HedefGorevv+0x790>)
 80029e2:	edd3 7a00 	vldr	s15, [r3]
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	4b57      	ldr	r3, [pc, #348]	; (8002b48 <_Z10HedefGorevv+0x770>)
 80029ec:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali2_f = toplamPWM_f * (pwmsag_f / toplam);
 80029f0:	4b5b      	ldr	r3, [pc, #364]	; (8002b60 <_Z10HedefGorevv+0x788>)
 80029f2:	edd3 6a00 	vldr	s13, [r3]
 80029f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029fe:	4b5a      	ldr	r3, [pc, #360]	; (8002b68 <_Z10HedefGorevv+0x790>)
 8002a00:	edd3 7a00 	vldr	s15, [r3]
 8002a04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a08:	4b4c      	ldr	r3, [pc, #304]	; (8002b3c <_Z10HedefGorevv+0x764>)
 8002a0a:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali1_f=isaret.ustSinirla(kontrolSinyali1_f, 1000);
 8002a0e:	4b4e      	ldr	r3, [pc, #312]	; (8002b48 <_Z10HedefGorevv+0x770>)
 8002a10:	edd3 7a00 	vldr	s15, [r3]
 8002a14:	eddf 0a55 	vldr	s1, [pc, #340]	; 8002b6c <_Z10HedefGorevv+0x794>
 8002a18:	eeb0 0a67 	vmov.f32	s0, s15
 8002a1c:	4846      	ldr	r0, [pc, #280]	; (8002b38 <_Z10HedefGorevv+0x760>)
 8002a1e:	f001 fe42 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 8002a22:	eef0 7a40 	vmov.f32	s15, s0
 8002a26:	4b48      	ldr	r3, [pc, #288]	; (8002b48 <_Z10HedefGorevv+0x770>)
 8002a28:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali1_f=isaret.altSinirla(kontrolSinyali1_f, (toplamPWM_f/2)+cizgiselHiz_f*130);
 8002a2c:	4b46      	ldr	r3, [pc, #280]	; (8002b48 <_Z10HedefGorevv+0x770>)
 8002a2e:	edd3 6a00 	vldr	s13, [r3]
 8002a32:	4b4d      	ldr	r3, [pc, #308]	; (8002b68 <_Z10HedefGorevv+0x790>)
 8002a34:	edd3 7a00 	vldr	s15, [r3]
 8002a38:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002a3c:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8002a40:	4b3f      	ldr	r3, [pc, #252]	; (8002b40 <_Z10HedefGorevv+0x768>)
 8002a42:	edd3 7a00 	vldr	s15, [r3]
 8002a46:	ed9f 6a4a 	vldr	s12, [pc, #296]	; 8002b70 <_Z10HedefGorevv+0x798>
 8002a4a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a52:	eef0 0a67 	vmov.f32	s1, s15
 8002a56:	eeb0 0a66 	vmov.f32	s0, s13
 8002a5a:	4837      	ldr	r0, [pc, #220]	; (8002b38 <_Z10HedefGorevv+0x760>)
 8002a5c:	f001 fe40 	bl	80046e0 <_ZN6Isaret10altSinirlaEff>
 8002a60:	eef0 7a40 	vmov.f32	s15, s0
 8002a64:	4b38      	ldr	r3, [pc, #224]	; (8002b48 <_Z10HedefGorevv+0x770>)
 8002a66:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali2_f=isaret.ustSinirla(kontrolSinyali2_f, (toplamPWM_f/2)-cizgiselHiz_f*130);
 8002a6a:	4b34      	ldr	r3, [pc, #208]	; (8002b3c <_Z10HedefGorevv+0x764>)
 8002a6c:	edd3 6a00 	vldr	s13, [r3]
 8002a70:	4b3d      	ldr	r3, [pc, #244]	; (8002b68 <_Z10HedefGorevv+0x790>)
 8002a72:	edd3 7a00 	vldr	s15, [r3]
 8002a76:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002a7a:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8002a7e:	4b30      	ldr	r3, [pc, #192]	; (8002b40 <_Z10HedefGorevv+0x768>)
 8002a80:	edd3 7a00 	vldr	s15, [r3]
 8002a84:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 8002b70 <_Z10HedefGorevv+0x798>
 8002a88:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a90:	eef0 0a67 	vmov.f32	s1, s15
 8002a94:	eeb0 0a66 	vmov.f32	s0, s13
 8002a98:	4827      	ldr	r0, [pc, #156]	; (8002b38 <_Z10HedefGorevv+0x760>)
 8002a9a:	f001 fe04 	bl	80046a6 <_ZN6Isaret10ustSinirlaEff>
 8002a9e:	eef0 7a40 	vmov.f32	s15, s0
 8002aa2:	4b26      	ldr	r3, [pc, #152]	; (8002b3c <_Z10HedefGorevv+0x764>)
 8002aa4:	edc3 7a00 	vstr	s15, [r3]
				kontrolSinyali2_f=isaret.altSinirla(kontrolSinyali2_f,  pow(cizgiselHiz_f, 5) * 910);
 8002aa8:	4b24      	ldr	r3, [pc, #144]	; (8002b3c <_Z10HedefGorevv+0x764>)
 8002aaa:	ed93 8a00 	vldr	s16, [r3]
 8002aae:	4b24      	ldr	r3, [pc, #144]	; (8002b40 <_Z10HedefGorevv+0x768>)
 8002ab0:	edd3 7a00 	vldr	s15, [r3]
 8002ab4:	2005      	movs	r0, #5
 8002ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8002aba:	f000 f96f 	bl	8002d9c <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002abe:	ec51 0b10 	vmov	r0, r1, d0
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	4b1f      	ldr	r3, [pc, #124]	; (8002b44 <_Z10HedefGorevv+0x76c>)
 8002ac8:	f7fd fd8e 	bl	80005e8 <__aeabi_dmul>
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4610      	mov	r0, r2
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	f7fe f880 	bl	8000bd8 <__aeabi_d2f>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	ee00 3a90 	vmov	s1, r3
 8002ade:	eeb0 0a48 	vmov.f32	s0, s16
 8002ae2:	4815      	ldr	r0, [pc, #84]	; (8002b38 <_Z10HedefGorevv+0x760>)
 8002ae4:	f001 fdfc 	bl	80046e0 <_ZN6Isaret10altSinirlaEff>
 8002ae8:	eef0 7a40 	vmov.f32	s15, s0
 8002aec:	4b13      	ldr	r3, [pc, #76]	; (8002b3c <_Z10HedefGorevv+0x764>)
 8002aee:	edc3 7a00 	vstr	s15, [r3]
				motorSol.PWM(kontrolSinyali1_f, TIM_CHANNEL_4);
 8002af2:	4b15      	ldr	r3, [pc, #84]	; (8002b48 <_Z10HedefGorevv+0x770>)
 8002af4:	edd3 7a00 	vldr	s15, [r3]
 8002af8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002afc:	ee17 3a90 	vmov	r3, s15
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	220c      	movs	r2, #12
 8002b04:	4619      	mov	r1, r3
 8002b06:	4812      	ldr	r0, [pc, #72]	; (8002b50 <_Z10HedefGorevv+0x778>)
 8002b08:	f002 f906 	bl	8004d18 <_ZN5Motor3PWMEtm>
				motorSag.PWM(kontrolSinyali2_f, TIM_CHANNEL_2);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <_Z10HedefGorevv+0x764>)
 8002b0e:	edd3 7a00 	vldr	s15, [r3]
 8002b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b16:	ee17 3a90 	vmov	r3, s15
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2204      	movs	r2, #4
 8002b1e:	4619      	mov	r1, r3
 8002b20:	480a      	ldr	r0, [pc, #40]	; (8002b4c <_Z10HedefGorevv+0x774>)
 8002b22:	f002 f8f9 	bl	8004d18 <_ZN5Motor3PWMEtm>
				araba.sagGit();
 8002b26:	480b      	ldr	r0, [pc, #44]	; (8002b54 <_Z10HedefGorevv+0x77c>)
 8002b28:	f002 f98a 	bl	8004e40 <_ZN5Araba6sagGitEv>
 8002b2c:	e067      	b.n	8002bfe <_Z10HedefGorevv+0x826>
 8002b2e:	bf00      	nop
 8002b30:	b851eb85 	.word	0xb851eb85
 8002b34:	3ff3851e 	.word	0x3ff3851e
 8002b38:	20000d54 	.word	0x20000d54
 8002b3c:	20000d70 	.word	0x20000d70
 8002b40:	20000d80 	.word	0x20000d80
 8002b44:	408c7000 	.word	0x408c7000
 8002b48:	20000d6c 	.word	0x20000d6c
 8002b4c:	20000578 	.word	0x20000578
 8002b50:	200005a0 	.word	0x200005a0
 8002b54:	200005c8 	.word	0x200005c8
 8002b58:	20000d7c 	.word	0x20000d7c
 8002b5c:	20000d88 	.word	0x20000d88
 8002b60:	20000d8c 	.word	0x20000d8c
 8002b64:	409f4000 	.word	0x409f4000
 8002b68:	20000d84 	.word	0x20000d84
 8002b6c:	447a0000 	.word	0x447a0000
 8002b70:	43020000 	.word	0x43020000
			}
		}
		else
		{
			toplamPWM_f= 2000 * (cizgiselHiz_f / 1.22);
 8002b74:	4b3a      	ldr	r3, [pc, #232]	; (8002c60 <_Z10HedefGorevv+0x888>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7fd fcdd 	bl	8000538 <__aeabi_f2d>
 8002b7e:	a334      	add	r3, pc, #208	; (adr r3, 8002c50 <_Z10HedefGorevv+0x878>)
 8002b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b84:	f7fd fe5a 	bl	800083c <__aeabi_ddiv>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4610      	mov	r0, r2
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	4b33      	ldr	r3, [pc, #204]	; (8002c64 <_Z10HedefGorevv+0x88c>)
 8002b96:	f7fd fd27 	bl	80005e8 <__aeabi_dmul>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	4610      	mov	r0, r2
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	f7fe f819 	bl	8000bd8 <__aeabi_d2f>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	4a2f      	ldr	r2, [pc, #188]	; (8002c68 <_Z10HedefGorevv+0x890>)
 8002baa:	6013      	str	r3, [r2, #0]
			motorSag.PWM(toplamPWM_f/2, TIM_CHANNEL_2);
 8002bac:	4b2e      	ldr	r3, [pc, #184]	; (8002c68 <_Z10HedefGorevv+0x890>)
 8002bae:	ed93 7a00 	vldr	s14, [r3]
 8002bb2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002bb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bbe:	ee17 3a90 	vmov	r3, s15
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	2204      	movs	r2, #4
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4828      	ldr	r0, [pc, #160]	; (8002c6c <_Z10HedefGorevv+0x894>)
 8002bca:	f002 f8a5 	bl	8004d18 <_ZN5Motor3PWMEtm>
			motorSol.PWM(toplamPWM_f/2, TIM_CHANNEL_4);
 8002bce:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <_Z10HedefGorevv+0x890>)
 8002bd0:	ed93 7a00 	vldr	s14, [r3]
 8002bd4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002bd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002be0:	ee17 3a90 	vmov	r3, s15
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	220c      	movs	r2, #12
 8002be8:	4619      	mov	r1, r3
 8002bea:	4821      	ldr	r0, [pc, #132]	; (8002c70 <_Z10HedefGorevv+0x898>)
 8002bec:	f002 f894 	bl	8004d18 <_ZN5Motor3PWMEtm>
			araba.duzGit();
 8002bf0:	4820      	ldr	r0, [pc, #128]	; (8002c74 <_Z10HedefGorevv+0x89c>)
 8002bf2:	f002 f913 	bl	8004e1c <_ZN5Araba6duzGitEv>
			cizgiselintegral = 0;
 8002bf6:	4b20      	ldr	r3, [pc, #128]	; (8002c78 <_Z10HedefGorevv+0x8a0>)
 8002bf8:	f04f 0200 	mov.w	r2, #0
 8002bfc:	601a      	str	r2, [r3, #0]
		}
	}

	if (cizgiselHiz_f <= 0.35)
 8002bfe:	4b18      	ldr	r3, [pc, #96]	; (8002c60 <_Z10HedefGorevv+0x888>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7fd fc98 	bl	8000538 <__aeabi_f2d>
 8002c08:	a313      	add	r3, pc, #76	; (adr r3, 8002c58 <_Z10HedefGorevv+0x880>)
 8002c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0e:	f7fd ff67 	bl	8000ae0 <__aeabi_dcmple>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d005      	beq.n	8002c24 <_Z10HedefGorevv+0x84c>
	{
		ArayuzPaket.GidilecekNoktaBayrak = false;
 8002c18:	4b18      	ldr	r3, [pc, #96]	; (8002c7c <_Z10HedefGorevv+0x8a4>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	70da      	strb	r2, [r3, #3]
		araba.Dur();
 8002c1e:	4815      	ldr	r0, [pc, #84]	; (8002c74 <_Z10HedefGorevv+0x89c>)
 8002c20:	f002 f8ea 	bl	8004df8 <_ZN5Araba3DurEv>
	}
	if (ArayuzPaket.arabaDurBayrak == true)
 8002c24:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <_Z10HedefGorevv+0x8a4>)
 8002c26:	799b      	ldrb	r3, [r3, #6]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d108      	bne.n	8002c3e <_Z10HedefGorevv+0x866>
	{
		araba.Dur();
 8002c2c:	4811      	ldr	r0, [pc, #68]	; (8002c74 <_Z10HedefGorevv+0x89c>)
 8002c2e:	f002 f8e3 	bl	8004df8 <_ZN5Araba3DurEv>
		ArayuzPaket.GidilecekNoktaBayrak = false;
 8002c32:	4b12      	ldr	r3, [pc, #72]	; (8002c7c <_Z10HedefGorevv+0x8a4>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	70da      	strb	r2, [r3, #3]
		ArayuzPaket.arabaDurBayrak = false;
 8002c38:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <_Z10HedefGorevv+0x8a4>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	719a      	strb	r2, [r3, #6]
	}
}
 8002c3e:	bf00      	nop
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	ecbd 8b04 	vpop	{d8-d9}
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	f3af 8000 	nop.w
 8002c50:	b851eb85 	.word	0xb851eb85
 8002c54:	3ff3851e 	.word	0x3ff3851e
 8002c58:	66666666 	.word	0x66666666
 8002c5c:	3fd66666 	.word	0x3fd66666
 8002c60:	20000d80 	.word	0x20000d80
 8002c64:	409f4000 	.word	0x409f4000
 8002c68:	20000d84 	.word	0x20000d84
 8002c6c:	20000578 	.word	0x20000578
 8002c70:	200005a0 	.word	0x200005a0
 8002c74:	200005c8 	.word	0x200005c8
 8002c78:	20000d5c 	.word	0x20000d5c
 8002c7c:	20000c44 	.word	0x20000c44

08002c80 <_Z11ArayuzGorevv>:

void ArayuzGorev()
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
	 if(ArayuzPaket.PaketCozBayrak)
 8002c84:	4b28      	ldr	r3, [pc, #160]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d032      	beq.n	8002cf2 <_Z11ArayuzGorevv+0x72>
	 {
		 ArayuzPaket.PaketCozBayrak = false;
 8002c8c:	4b26      	ldr	r3, [pc, #152]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
		 ArayuzPaket.PaketCoz();
 8002c92:	4825      	ldr	r0, [pc, #148]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002c94:	f002 fd6a 	bl	800576c <_ZN5Paket8PaketCozEv>
		 if(ArayuzPaket.VersiyonPaketBayrak==true)
 8002c98:	4b23      	ldr	r3, [pc, #140]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002c9a:	785b      	ldrb	r3, [r3, #1]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d113      	bne.n	8002cc8 <_Z11ArayuzGorevv+0x48>
		 {
			 VersiyonPaket.VersiyonPaketOlustur(0, 0, 9);
 8002ca0:	2309      	movs	r3, #9
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	4821      	ldr	r0, [pc, #132]	; (8002d2c <_Z11ArayuzGorevv+0xac>)
 8002ca8:	f002 fc24 	bl	80054f4 <_ZN5Paket20VersiyonPaketOlusturEhhh>
			 VersiyonPaket.versiyonPaketCagir(VersiyonVeriPaket);
 8002cac:	4920      	ldr	r1, [pc, #128]	; (8002d30 <_Z11ArayuzGorevv+0xb0>)
 8002cae:	481f      	ldr	r0, [pc, #124]	; (8002d2c <_Z11ArayuzGorevv+0xac>)
 8002cb0:	f002 fcf4 	bl	800569c <_ZN5Paket18versiyonPaketCagirEPh>
			 HAL_UART_Transmit(&huart3, VersiyonVeriPaket, sizeof(VersiyonVeriPaket), 1000);
 8002cb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cb8:	2208      	movs	r2, #8
 8002cba:	491d      	ldr	r1, [pc, #116]	; (8002d30 <_Z11ArayuzGorevv+0xb0>)
 8002cbc:	481d      	ldr	r0, [pc, #116]	; (8002d34 <_Z11ArayuzGorevv+0xb4>)
 8002cbe:	f007 fb19 	bl	800a2f4 <HAL_UART_Transmit>
			 ArayuzPaket.VersiyonPaketBayrak=false;
 8002cc2:	4b19      	ldr	r3, [pc, #100]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	705a      	strb	r2, [r3, #1]
		 }
		 if(ArayuzPaket.YoklamaPaketFlag==true)
 8002cc8:	4b17      	ldr	r3, [pc, #92]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002cca:	791b      	ldrb	r3, [r3, #4]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d110      	bne.n	8002cf2 <_Z11ArayuzGorevv+0x72>
		 {
			 YoklamaPaket.YoklamaPaketOlustur();
 8002cd0:	4819      	ldr	r0, [pc, #100]	; (8002d38 <_Z11ArayuzGorevv+0xb8>)
 8002cd2:	f002 fc51 	bl	8005578 <_ZN5Paket19YoklamaPaketOlusturEv>
			 YoklamaPaket.yoklamaPaketCagir(YoklamaVeriPaket);
 8002cd6:	4919      	ldr	r1, [pc, #100]	; (8002d3c <_Z11ArayuzGorevv+0xbc>)
 8002cd8:	4817      	ldr	r0, [pc, #92]	; (8002d38 <_Z11ArayuzGorevv+0xb8>)
 8002cda:	f002 fcef 	bl	80056bc <_ZN5Paket17yoklamaPaketCagirEPh>
			 HAL_UART_Transmit(&huart3, YoklamaVeriPaket, sizeof(YoklamaVeriPaket), 1000);
 8002cde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	4915      	ldr	r1, [pc, #84]	; (8002d3c <_Z11ArayuzGorevv+0xbc>)
 8002ce6:	4813      	ldr	r0, [pc, #76]	; (8002d34 <_Z11ArayuzGorevv+0xb4>)
 8002ce8:	f007 fb04 	bl	800a2f4 <HAL_UART_Transmit>
			 ArayuzPaket.YoklamaPaketFlag=false;
 8002cec:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	711a      	strb	r2, [r3, #4]
		 }
	 }
	 if(ArayuzPaket.GidilecekNoktaBayrak==false && ArayuzPaket.RotaGeldiBayrak==true)
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002cf4:	78db      	ldrb	r3, [r3, #3]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d114      	bne.n	8002d24 <_Z11ArayuzGorevv+0xa4>
 8002cfa:	4b0b      	ldr	r3, [pc, #44]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002cfc:	795b      	ldrb	r3, [r3, #5]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d110      	bne.n	8002d24 <_Z11ArayuzGorevv+0xa4>
	 {
		 RotaPaket.RotaPaketOlustur();
 8002d02:	480f      	ldr	r0, [pc, #60]	; (8002d40 <_Z11ArayuzGorevv+0xc0>)
 8002d04:	f002 fc71 	bl	80055ea <_ZN5Paket16RotaPaketOlusturEv>
		 RotaPaket.rotaPaketCagir(RotaVeriPaket);
 8002d08:	490e      	ldr	r1, [pc, #56]	; (8002d44 <_Z11ArayuzGorevv+0xc4>)
 8002d0a:	480d      	ldr	r0, [pc, #52]	; (8002d40 <_Z11ArayuzGorevv+0xc0>)
 8002d0c:	f002 fce6 	bl	80056dc <_ZN5Paket14rotaPaketCagirEPh>
		 HAL_UART_Transmit(&huart3, RotaVeriPaket, sizeof(RotaVeriPaket), 1000);
 8002d10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d14:	2208      	movs	r2, #8
 8002d16:	490b      	ldr	r1, [pc, #44]	; (8002d44 <_Z11ArayuzGorevv+0xc4>)
 8002d18:	4806      	ldr	r0, [pc, #24]	; (8002d34 <_Z11ArayuzGorevv+0xb4>)
 8002d1a:	f007 faeb 	bl	800a2f4 <HAL_UART_Transmit>
		 ArayuzPaket.RotaGeldiBayrak=false;
 8002d1e:	4b02      	ldr	r3, [pc, #8]	; (8002d28 <_Z11ArayuzGorevv+0xa8>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	715a      	strb	r2, [r3, #5]
	 }
}
 8002d24:	bf00      	nop
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	20000c44 	.word	0x20000c44
 8002d2c:	20000804 	.word	0x20000804
 8002d30:	20000dbc 	.word	0x20000dbc
 8002d34:	20000ecc 	.word	0x20000ecc
 8002d38:	20000914 	.word	0x20000914
 8002d3c:	20000dc4 	.word	0x20000dc4
 8002d40:	20000a24 	.word	0x20000a24
 8002d44:	20000dcc 	.word	0x20000dcc

08002d48 <TIM3_IRQHandler>:
		HAL_UART_Transmit(&huart3, SistemVeriPaket, sizeof(SistemVeriPaket), 1000);
	}
}

extern "C" void TIM3_IRQHandler()
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
	gorev.GorevBayrakKaldir();
 8002d4c:	4802      	ldr	r0, [pc, #8]	; (8002d58 <TIM3_IRQHandler+0x10>)
 8002d4e:	f003 fa5f 	bl	8006210 <_ZN13Gorevyonetici17GorevBayrakKaldirEv>
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	200002b4 	.word	0x200002b4

08002d5c <HAL_UART_RxCpltCallback>:

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a08      	ldr	r2, [pc, #32]	; (8002d8c <HAL_UART_RxCpltCallback+0x30>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d102      	bne.n	8002d74 <HAL_UART_RxCpltCallback+0x18>
	{
		gps.UartRxCpltCallback();
 8002d6e:	4808      	ldr	r0, [pc, #32]	; (8002d90 <HAL_UART_RxCpltCallback+0x34>)
 8002d70:	f001 f83f 	bl	8003df2 <_ZN3GPS18UartRxCpltCallbackEv>
	}
	if (huart->Instance == USART3)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a06      	ldr	r2, [pc, #24]	; (8002d94 <HAL_UART_RxCpltCallback+0x38>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d102      	bne.n	8002d84 <HAL_UART_RxCpltCallback+0x28>
	{
		ArayuzPaket.ArayuzDataAlveBayrakKaldir();
 8002d7e:	4806      	ldr	r0, [pc, #24]	; (8002d98 <HAL_UART_RxCpltCallback+0x3c>)
 8002d80:	f002 fcbc 	bl	80056fc <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv>
	}
}
 8002d84:	bf00      	nop
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40004400 	.word	0x40004400
 8002d90:	200003a0 	.word	0x200003a0
 8002d94:	40004800 	.word	0x40004800
 8002d98:	20000c44 	.word	0x20000c44

08002d9c <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8002d9c:	b5b0      	push	{r4, r5, r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	ed87 0a01 	vstr	s0, [r7, #4]
 8002da6:	6038      	str	r0, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7fd fbc5 	bl	8000538 <__aeabi_f2d>
 8002dae:	4604      	mov	r4, r0
 8002db0:	460d      	mov	r5, r1
 8002db2:	6838      	ldr	r0, [r7, #0]
 8002db4:	f7fd fbae 	bl	8000514 <__aeabi_i2d>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	ec43 2b11 	vmov	d1, r2, r3
 8002dc0:	ec45 4b10 	vmov	d0, r4, r5
 8002dc4:	f008 fb00 	bl	800b3c8 <pow>
 8002dc8:	eeb0 7a40 	vmov.f32	s14, s0
 8002dcc:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8002dd4:	eef0 0a67 	vmov.f32	s1, s15
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002de0 <_Z41__static_initialization_and_destruction_0ii>:
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af04      	add	r7, sp, #16
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d174      	bne.n	8002eda <_Z41__static_initialization_and_destruction_0ii+0xfa>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d16f      	bne.n	8002eda <_Z41__static_initialization_and_destruction_0ii+0xfa>
#include "Imu.h"
#include "IsaretIsleme.h"
#include "Mag.h"
#include "VoltajSensor.h"
/*************************Nesneler**************************/
Timer timer3(TIM3);
 8002dfa:	493a      	ldr	r1, [pc, #232]	; (8002ee4 <_Z41__static_initialization_and_destruction_0ii+0x104>)
 8002dfc:	483a      	ldr	r0, [pc, #232]	; (8002ee8 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8002dfe:	f003 f841 	bl	8005e84 <_ZN5TimerC1EP11TIM_TypeDef>
Gorevyonetici gorev(TIM3);
 8002e02:	4938      	ldr	r1, [pc, #224]	; (8002ee4 <_Z41__static_initialization_and_destruction_0ii+0x104>)
 8002e04:	4839      	ldr	r0, [pc, #228]	; (8002eec <_Z41__static_initialization_and_destruction_0ii+0x10c>)
 8002e06:	f003 f994 	bl	8006132 <_ZN13GorevyoneticiC1EP11TIM_TypeDef>
IMU imu(&hi2c1);
 8002e0a:	4939      	ldr	r1, [pc, #228]	; (8002ef0 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 8002e0c:	4839      	ldr	r0, [pc, #228]	; (8002ef4 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 8002e0e:	f001 f86d 	bl	8003eec <_ZN3IMUC1EP17I2C_HandleTypeDef>
GPS gps(&huart2);
 8002e12:	4939      	ldr	r1, [pc, #228]	; (8002ef8 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 8002e14:	4839      	ldr	r0, [pc, #228]	; (8002efc <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8002e16:	f000 ffb5 	bl	8003d84 <_ZN3GPSC1EP20__UART_HandleTypeDef>
MAG mag(&hi2c1);
 8002e1a:	4935      	ldr	r1, [pc, #212]	; (8002ef0 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 8002e1c:	4838      	ldr	r0, [pc, #224]	; (8002f00 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 8002e1e:	f001 fce7 	bl	80047f0 <_ZN3MAGC1EP17I2C_HandleTypeDef>
Barometre barometre(&hi2c1);
 8002e22:	4933      	ldr	r1, [pc, #204]	; (8002ef0 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 8002e24:	4837      	ldr	r0, [pc, #220]	; (8002f04 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 8002e26:	f000 fc9f 	bl	8003768 <_ZN9BarometreC1EP17I2C_HandleTypeDef>
Motor motorSag(&htim1, &htim2, GPIOD, GPIO_PIN_1, GPIOD, GPIO_PIN_2);
 8002e2a:	2304      	movs	r3, #4
 8002e2c:	9302      	str	r3, [sp, #8]
 8002e2e:	4b36      	ldr	r3, [pc, #216]	; (8002f08 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8002e30:	9301      	str	r3, [sp, #4]
 8002e32:	2302      	movs	r3, #2
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	4b34      	ldr	r3, [pc, #208]	; (8002f08 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8002e38:	4a34      	ldr	r2, [pc, #208]	; (8002f0c <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8002e3a:	4935      	ldr	r1, [pc, #212]	; (8002f10 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8002e3c:	4835      	ldr	r0, [pc, #212]	; (8002f14 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002e3e:	f001 ff0b 	bl	8004c58 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_t>
Motor motorSol(&htim1, &htim2, GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5);
 8002e42:	2320      	movs	r3, #32
 8002e44:	9302      	str	r3, [sp, #8]
 8002e46:	4b34      	ldr	r3, [pc, #208]	; (8002f18 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8002e48:	9301      	str	r3, [sp, #4]
 8002e4a:	2310      	movs	r3, #16
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	4b32      	ldr	r3, [pc, #200]	; (8002f18 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8002e50:	4a2e      	ldr	r2, [pc, #184]	; (8002f0c <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8002e52:	492f      	ldr	r1, [pc, #188]	; (8002f10 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8002e54:	4831      	ldr	r0, [pc, #196]	; (8002f1c <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8002e56:	f001 feff 	bl	8004c58 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_t>
Araba araba(motorSol,motorSag); //sol 4 ,sag 2
 8002e5a:	4a2e      	ldr	r2, [pc, #184]	; (8002f14 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002e5c:	492f      	ldr	r1, [pc, #188]	; (8002f1c <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8002e5e:	4830      	ldr	r0, [pc, #192]	; (8002f20 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002e60:	f001 ffb7 	bl	8004dd2 <_ZN5ArabaC1ER5MotorS1_>
VoltajSensor vsensor1(&hadc1);
 8002e64:	492f      	ldr	r1, [pc, #188]	; (8002f24 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8002e66:	4830      	ldr	r0, [pc, #192]	; (8002f28 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8002e68:	f003 f93c 	bl	80060e4 <_ZN12VoltajSensorC1EP17ADC_HandleTypeDef>
Paket GpsPaket(0x12, 0x34, 0x01, 0x0D); //veri boyutu 13
 8002e6c:	230d      	movs	r3, #13
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	2301      	movs	r3, #1
 8002e72:	2234      	movs	r2, #52	; 0x34
 8002e74:	2112      	movs	r1, #18
 8002e76:	482d      	ldr	r0, [pc, #180]	; (8002f2c <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8002e78:	f002 fa03 	bl	8005282 <_ZN5PaketC1Ehhhh>
Paket ImuPaket(0x12, 0x34, 0x02, 0x11);//veri boyutu 17
 8002e7c:	2311      	movs	r3, #17
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	2302      	movs	r3, #2
 8002e82:	2234      	movs	r2, #52	; 0x34
 8002e84:	2112      	movs	r1, #18
 8002e86:	482a      	ldr	r0, [pc, #168]	; (8002f30 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8002e88:	f002 f9fb 	bl	8005282 <_ZN5PaketC1Ehhhh>
Paket VersiyonPaket(0x12, 0x34, 0x03, 0x04); //veri boyutu 4
 8002e8c:	2304      	movs	r3, #4
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2303      	movs	r3, #3
 8002e92:	2234      	movs	r2, #52	; 0x34
 8002e94:	2112      	movs	r1, #18
 8002e96:	4827      	ldr	r0, [pc, #156]	; (8002f34 <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8002e98:	f002 f9f3 	bl	8005282 <_ZN5PaketC1Ehhhh>
Paket YoklamaPaket(0x12, 0x34, 0x04, 0x04);//veri boyutu 4
 8002e9c:	2304      	movs	r3, #4
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	2234      	movs	r2, #52	; 0x34
 8002ea4:	2112      	movs	r1, #18
 8002ea6:	4824      	ldr	r0, [pc, #144]	; (8002f38 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8002ea8:	f002 f9eb 	bl	8005282 <_ZN5PaketC1Ehhhh>
Paket RotaPaket(0x12, 0x34, 0x05, 0x04);//veri boyutu 4
 8002eac:	2304      	movs	r3, #4
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	2305      	movs	r3, #5
 8002eb2:	2234      	movs	r2, #52	; 0x34
 8002eb4:	2112      	movs	r1, #18
 8002eb6:	4821      	ldr	r0, [pc, #132]	; (8002f3c <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8002eb8:	f002 f9e3 	bl	8005282 <_ZN5PaketC1Ehhhh>
Paket SistemPaket(0x12, 0x34, 0x06, 0x09);//veri boyutu 9
 8002ebc:	2309      	movs	r3, #9
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	2306      	movs	r3, #6
 8002ec2:	2234      	movs	r2, #52	; 0x34
 8002ec4:	2112      	movs	r1, #18
 8002ec6:	481e      	ldr	r0, [pc, #120]	; (8002f40 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8002ec8:	f002 f9db 	bl	8005282 <_ZN5PaketC1Ehhhh>

Paket ArayuzPaket(&huart3);
 8002ecc:	491d      	ldr	r1, [pc, #116]	; (8002f44 <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8002ece:	481e      	ldr	r0, [pc, #120]	; (8002f48 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8002ed0:	f002 f994 	bl	80051fc <_ZN5PaketC1EP20__UART_HandleTypeDef>
Isaret isaret;
 8002ed4:	481d      	ldr	r0, [pc, #116]	; (8002f4c <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8002ed6:	f001 fbdb 	bl	8004690 <_ZN6IsaretC1Ev>
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40000400 	.word	0x40000400
 8002ee8:	200002b0 	.word	0x200002b0
 8002eec:	200002b4 	.word	0x200002b4
 8002ef0:	2000025c 	.word	0x2000025c
 8002ef4:	20000340 	.word	0x20000340
 8002ef8:	20000e84 	.word	0x20000e84
 8002efc:	200003a0 	.word	0x200003a0
 8002f00:	200004e8 	.word	0x200004e8
 8002f04:	20000508 	.word	0x20000508
 8002f08:	40020c00 	.word	0x40020c00
 8002f0c:	20000e3c 	.word	0x20000e3c
 8002f10:	20000df4 	.word	0x20000df4
 8002f14:	20000578 	.word	0x20000578
 8002f18:	40020400 	.word	0x40020400
 8002f1c:	200005a0 	.word	0x200005a0
 8002f20:	200005c8 	.word	0x200005c8
 8002f24:	20000214 	.word	0x20000214
 8002f28:	200005d0 	.word	0x200005d0
 8002f2c:	200005e4 	.word	0x200005e4
 8002f30:	200006f4 	.word	0x200006f4
 8002f34:	20000804 	.word	0x20000804
 8002f38:	20000914 	.word	0x20000914
 8002f3c:	20000a24 	.word	0x20000a24
 8002f40:	20000b34 	.word	0x20000b34
 8002f44:	20000ecc 	.word	0x20000ecc
 8002f48:	20000c44 	.word	0x20000c44
 8002f4c:	20000d54 	.word	0x20000d54

08002f50 <_GLOBAL__sub_I_timer3>:
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f58:	2001      	movs	r0, #1
 8002f5a:	f7ff ff41 	bl	8002de0 <_Z41__static_initialization_and_destruction_0ii>
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	607b      	str	r3, [r7, #4]
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <HAL_MspInit+0x4c>)
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6e:	4a0f      	ldr	r2, [pc, #60]	; (8002fac <HAL_MspInit+0x4c>)
 8002f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f74:	6453      	str	r3, [r2, #68]	; 0x44
 8002f76:	4b0d      	ldr	r3, [pc, #52]	; (8002fac <HAL_MspInit+0x4c>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f7e:	607b      	str	r3, [r7, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	603b      	str	r3, [r7, #0]
 8002f86:	4b09      	ldr	r3, [pc, #36]	; (8002fac <HAL_MspInit+0x4c>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	4a08      	ldr	r2, [pc, #32]	; (8002fac <HAL_MspInit+0x4c>)
 8002f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f90:	6413      	str	r3, [r2, #64]	; 0x40
 8002f92:	4b06      	ldr	r3, [pc, #24]	; (8002fac <HAL_MspInit+0x4c>)
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002f9e:	2007      	movs	r0, #7
 8002fa0:	f003 fdda 	bl	8006b58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fa4:	bf00      	nop
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40023800 	.word	0x40023800

08002fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fb4:	e7fe      	b.n	8002fb4 <NMI_Handler+0x4>

08002fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fba:	e7fe      	b.n	8002fba <HardFault_Handler+0x4>

08002fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fc0:	e7fe      	b.n	8002fc0 <MemManage_Handler+0x4>

08002fc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fc6:	e7fe      	b.n	8002fc6 <BusFault_Handler+0x4>

08002fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fcc:	e7fe      	b.n	8002fcc <UsageFault_Handler+0x4>

08002fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fe0:	bf00      	nop
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ffc:	f003 fa36 	bl	800646c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003000:	bf00      	nop
 8003002:	bd80      	pop	{r7, pc}

08003004 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003008:	2080      	movs	r0, #128	; 0x80
 800300a:	f004 f82f 	bl	800706c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800300e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003012:	f004 f82b 	bl	800706c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003020:	4802      	ldr	r0, [pc, #8]	; (800302c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003022:	f006 fbcf 	bl	80097c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000df4 	.word	0x20000df4

08003030 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003034:	4802      	ldr	r0, [pc, #8]	; (8003040 <USART2_IRQHandler+0x10>)
 8003036:	f007 fa0d 	bl	800a454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000e84 	.word	0x20000e84

08003044 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003048:	4802      	ldr	r0, [pc, #8]	; (8003054 <USART3_IRQHandler+0x10>)
 800304a:	f007 fa03 	bl	800a454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000ecc 	.word	0x20000ecc

08003058 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  return 1;
 800305c:	2301      	movs	r3, #1
}
 800305e:	4618      	mov	r0, r3
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <_kill>:

int _kill(int pid, int sig)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003072:	f00b fd37 	bl	800eae4 <__errno>
 8003076:	4603      	mov	r3, r0
 8003078:	2216      	movs	r2, #22
 800307a:	601a      	str	r2, [r3, #0]
  return -1;
 800307c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003080:	4618      	mov	r0, r3
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <_exit>:

void _exit (int status)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003090:	f04f 31ff 	mov.w	r1, #4294967295
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f7ff ffe7 	bl	8003068 <_kill>
  while (1) {}    /* Make sure we hang here */
 800309a:	e7fe      	b.n	800309a <_exit+0x12>

0800309c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]
 80030ac:	e00a      	b.n	80030c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030ae:	f3af 8000 	nop.w
 80030b2:	4601      	mov	r1, r0
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	60ba      	str	r2, [r7, #8]
 80030ba:	b2ca      	uxtb	r2, r1
 80030bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	3301      	adds	r3, #1
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	697a      	ldr	r2, [r7, #20]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	dbf0      	blt.n	80030ae <_read+0x12>
  }

  return len;
 80030cc:	687b      	ldr	r3, [r7, #4]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b086      	sub	sp, #24
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	e009      	b.n	80030fc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	60ba      	str	r2, [r7, #8]
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	3301      	adds	r3, #1
 80030fa:	617b      	str	r3, [r7, #20]
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	429a      	cmp	r2, r3
 8003102:	dbf1      	blt.n	80030e8 <_write+0x12>
  }
  return len;
 8003104:	687b      	ldr	r3, [r7, #4]
}
 8003106:	4618      	mov	r0, r3
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <_close>:

int _close(int file)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003116:	f04f 33ff 	mov.w	r3, #4294967295
}
 800311a:	4618      	mov	r0, r3
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
 800312e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003136:	605a      	str	r2, [r3, #4]
  return 0;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <_isatty>:

int _isatty(int file)
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800314e:	2301      	movs	r3, #1
}
 8003150:	4618      	mov	r0, r3
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3714      	adds	r7, #20
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
	...

08003178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003180:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <_sbrk+0x5c>)
 8003182:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <_sbrk+0x60>)
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800318c:	4b13      	ldr	r3, [pc, #76]	; (80031dc <_sbrk+0x64>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d102      	bne.n	800319a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003194:	4b11      	ldr	r3, [pc, #68]	; (80031dc <_sbrk+0x64>)
 8003196:	4a12      	ldr	r2, [pc, #72]	; (80031e0 <_sbrk+0x68>)
 8003198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <_sbrk+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d207      	bcs.n	80031b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031a8:	f00b fc9c 	bl	800eae4 <__errno>
 80031ac:	4603      	mov	r3, r0
 80031ae:	220c      	movs	r2, #12
 80031b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031b2:	f04f 33ff 	mov.w	r3, #4294967295
 80031b6:	e009      	b.n	80031cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031b8:	4b08      	ldr	r3, [pc, #32]	; (80031dc <_sbrk+0x64>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031be:	4b07      	ldr	r3, [pc, #28]	; (80031dc <_sbrk+0x64>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4413      	add	r3, r2
 80031c6:	4a05      	ldr	r2, [pc, #20]	; (80031dc <_sbrk+0x64>)
 80031c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031ca:	68fb      	ldr	r3, [r7, #12]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20020000 	.word	0x20020000
 80031d8:	00000400 	.word	0x00000400
 80031dc:	20000df0 	.word	0x20000df0
 80031e0:	20001068 	.word	0x20001068

080031e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031e8:	4b06      	ldr	r3, [pc, #24]	; (8003204 <SystemInit+0x20>)
 80031ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ee:	4a05      	ldr	r2, [pc, #20]	; (8003204 <SystemInit+0x20>)
 80031f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031f8:	bf00      	nop
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	e000ed00 	.word	0xe000ed00

08003208 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b092      	sub	sp, #72	; 0x48
 800320c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800320e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003218:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	609a      	str	r2, [r3, #8]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	611a      	str	r2, [r3, #16]
 8003228:	615a      	str	r2, [r3, #20]
 800322a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800322c:	1d3b      	adds	r3, r7, #4
 800322e:	2220      	movs	r2, #32
 8003230:	2100      	movs	r1, #0
 8003232:	4618      	mov	r0, r3
 8003234:	f00b fbf5 	bl	800ea22 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003238:	4b45      	ldr	r3, [pc, #276]	; (8003350 <MX_TIM1_Init+0x148>)
 800323a:	4a46      	ldr	r2, [pc, #280]	; (8003354 <MX_TIM1_Init+0x14c>)
 800323c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 800323e:	4b44      	ldr	r3, [pc, #272]	; (8003350 <MX_TIM1_Init+0x148>)
 8003240:	2254      	movs	r2, #84	; 0x54
 8003242:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003244:	4b42      	ldr	r3, [pc, #264]	; (8003350 <MX_TIM1_Init+0x148>)
 8003246:	2200      	movs	r2, #0
 8003248:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800324a:	4b41      	ldr	r3, [pc, #260]	; (8003350 <MX_TIM1_Init+0x148>)
 800324c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003250:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003252:	4b3f      	ldr	r3, [pc, #252]	; (8003350 <MX_TIM1_Init+0x148>)
 8003254:	2200      	movs	r2, #0
 8003256:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003258:	4b3d      	ldr	r3, [pc, #244]	; (8003350 <MX_TIM1_Init+0x148>)
 800325a:	2200      	movs	r2, #0
 800325c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800325e:	4b3c      	ldr	r3, [pc, #240]	; (8003350 <MX_TIM1_Init+0x148>)
 8003260:	2200      	movs	r2, #0
 8003262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003264:	483a      	ldr	r0, [pc, #232]	; (8003350 <MX_TIM1_Init+0x148>)
 8003266:	f006 f861 	bl	800932c <HAL_TIM_PWM_Init>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8003270:	f7fe ff2a 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003274:	2300      	movs	r3, #0
 8003276:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003278:	2300      	movs	r3, #0
 800327a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800327c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003280:	4619      	mov	r1, r3
 8003282:	4833      	ldr	r0, [pc, #204]	; (8003350 <MX_TIM1_Init+0x148>)
 8003284:	f006 ff04 	bl	800a090 <HAL_TIMEx_MasterConfigSynchronization>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800328e:	f7fe ff1b 	bl	80020c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003292:	2360      	movs	r3, #96	; 0x60
 8003294:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003296:	2300      	movs	r3, #0
 8003298:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800329a:	2300      	movs	r3, #0
 800329c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800329e:	2300      	movs	r3, #0
 80032a0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032a2:	2300      	movs	r3, #0
 80032a4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032aa:	2300      	movs	r3, #0
 80032ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032b2:	2200      	movs	r2, #0
 80032b4:	4619      	mov	r1, r3
 80032b6:	4826      	ldr	r0, [pc, #152]	; (8003350 <MX_TIM1_Init+0x148>)
 80032b8:	f006 fb74 	bl	80099a4 <HAL_TIM_PWM_ConfigChannel>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80032c2:	f7fe ff01 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032ca:	2204      	movs	r2, #4
 80032cc:	4619      	mov	r1, r3
 80032ce:	4820      	ldr	r0, [pc, #128]	; (8003350 <MX_TIM1_Init+0x148>)
 80032d0:	f006 fb68 	bl	80099a4 <HAL_TIM_PWM_ConfigChannel>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80032da:	f7fe fef5 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032e2:	2208      	movs	r2, #8
 80032e4:	4619      	mov	r1, r3
 80032e6:	481a      	ldr	r0, [pc, #104]	; (8003350 <MX_TIM1_Init+0x148>)
 80032e8:	f006 fb5c 	bl	80099a4 <HAL_TIM_PWM_ConfigChannel>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80032f2:	f7fe fee9 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032fa:	220c      	movs	r2, #12
 80032fc:	4619      	mov	r1, r3
 80032fe:	4814      	ldr	r0, [pc, #80]	; (8003350 <MX_TIM1_Init+0x148>)
 8003300:	f006 fb50 	bl	80099a4 <HAL_TIM_PWM_ConfigChannel>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800330a:	f7fe fedd 	bl	80020c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800330e:	2300      	movs	r3, #0
 8003310:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003312:	2300      	movs	r3, #0
 8003314:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800331a:	2300      	movs	r3, #0
 800331c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003322:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003326:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003328:	2300      	movs	r3, #0
 800332a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800332c:	1d3b      	adds	r3, r7, #4
 800332e:	4619      	mov	r1, r3
 8003330:	4807      	ldr	r0, [pc, #28]	; (8003350 <MX_TIM1_Init+0x148>)
 8003332:	f006 ff29 	bl	800a188 <HAL_TIMEx_ConfigBreakDeadTime>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800333c:	f7fe fec4 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003340:	4803      	ldr	r0, [pc, #12]	; (8003350 <MX_TIM1_Init+0x148>)
 8003342:	f000 f8cb 	bl	80034dc <HAL_TIM_MspPostInit>

}
 8003346:	bf00      	nop
 8003348:	3748      	adds	r7, #72	; 0x48
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	20000df4 	.word	0x20000df4
 8003354:	40010000 	.word	0x40010000

08003358 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08c      	sub	sp, #48	; 0x30
 800335c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800335e:	f107 030c 	add.w	r3, r7, #12
 8003362:	2224      	movs	r2, #36	; 0x24
 8003364:	2100      	movs	r1, #0
 8003366:	4618      	mov	r0, r3
 8003368:	f00b fb5b 	bl	800ea22 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800336c:	1d3b      	adds	r3, r7, #4
 800336e:	2200      	movs	r2, #0
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003374:	4b21      	ldr	r3, [pc, #132]	; (80033fc <MX_TIM2_Init+0xa4>)
 8003376:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800337a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800337c:	4b1f      	ldr	r3, [pc, #124]	; (80033fc <MX_TIM2_Init+0xa4>)
 800337e:	2200      	movs	r2, #0
 8003380:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003382:	4b1e      	ldr	r3, [pc, #120]	; (80033fc <MX_TIM2_Init+0xa4>)
 8003384:	2200      	movs	r2, #0
 8003386:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003388:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <MX_TIM2_Init+0xa4>)
 800338a:	f04f 32ff 	mov.w	r2, #4294967295
 800338e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003390:	4b1a      	ldr	r3, [pc, #104]	; (80033fc <MX_TIM2_Init+0xa4>)
 8003392:	2200      	movs	r2, #0
 8003394:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003396:	4b19      	ldr	r3, [pc, #100]	; (80033fc <MX_TIM2_Init+0xa4>)
 8003398:	2200      	movs	r2, #0
 800339a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800339c:	2301      	movs	r3, #1
 800339e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80033a0:	2300      	movs	r3, #0
 80033a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80033a4:	2301      	movs	r3, #1
 80033a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80033a8:	2300      	movs	r3, #0
 80033aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80033b0:	2300      	movs	r3, #0
 80033b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80033b4:	2301      	movs	r3, #1
 80033b6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80033b8:	2300      	movs	r3, #0
 80033ba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80033c0:	f107 030c 	add.w	r3, r7, #12
 80033c4:	4619      	mov	r1, r3
 80033c6:	480d      	ldr	r0, [pc, #52]	; (80033fc <MX_TIM2_Init+0xa4>)
 80033c8:	f006 f8c8 	bl	800955c <HAL_TIM_Encoder_Init>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80033d2:	f7fe fe79 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033d6:	2300      	movs	r3, #0
 80033d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033da:	2300      	movs	r3, #0
 80033dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033de:	1d3b      	adds	r3, r7, #4
 80033e0:	4619      	mov	r1, r3
 80033e2:	4806      	ldr	r0, [pc, #24]	; (80033fc <MX_TIM2_Init+0xa4>)
 80033e4:	f006 fe54 	bl	800a090 <HAL_TIMEx_MasterConfigSynchronization>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80033ee:	f7fe fe6b 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80033f2:	bf00      	nop
 80033f4:	3730      	adds	r7, #48	; 0x30
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000e3c 	.word	0x20000e3c

08003400 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a0e      	ldr	r2, [pc, #56]	; (8003448 <HAL_TIM_PWM_MspInit+0x48>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d115      	bne.n	800343e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	4b0d      	ldr	r3, [pc, #52]	; (800344c <HAL_TIM_PWM_MspInit+0x4c>)
 8003418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341a:	4a0c      	ldr	r2, [pc, #48]	; (800344c <HAL_TIM_PWM_MspInit+0x4c>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	6453      	str	r3, [r2, #68]	; 0x44
 8003422:	4b0a      	ldr	r3, [pc, #40]	; (800344c <HAL_TIM_PWM_MspInit+0x4c>)
 8003424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800342e:	2200      	movs	r2, #0
 8003430:	2100      	movs	r1, #0
 8003432:	2019      	movs	r0, #25
 8003434:	f003 fb9b 	bl	8006b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003438:	2019      	movs	r0, #25
 800343a:	f003 fbb4 	bl	8006ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800343e:	bf00      	nop
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40010000 	.word	0x40010000
 800344c:	40023800 	.word	0x40023800

08003450 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	; 0x28
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003458:	f107 0314 	add.w	r3, r7, #20
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003470:	d12c      	bne.n	80034cc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003472:	2300      	movs	r3, #0
 8003474:	613b      	str	r3, [r7, #16]
 8003476:	4b17      	ldr	r3, [pc, #92]	; (80034d4 <HAL_TIM_Encoder_MspInit+0x84>)
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	4a16      	ldr	r2, [pc, #88]	; (80034d4 <HAL_TIM_Encoder_MspInit+0x84>)
 800347c:	f043 0301 	orr.w	r3, r3, #1
 8003480:	6413      	str	r3, [r2, #64]	; 0x40
 8003482:	4b14      	ldr	r3, [pc, #80]	; (80034d4 <HAL_TIM_Encoder_MspInit+0x84>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	613b      	str	r3, [r7, #16]
 800348c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	4b10      	ldr	r3, [pc, #64]	; (80034d4 <HAL_TIM_Encoder_MspInit+0x84>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003496:	4a0f      	ldr	r2, [pc, #60]	; (80034d4 <HAL_TIM_Encoder_MspInit+0x84>)
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	6313      	str	r3, [r2, #48]	; 0x30
 800349e:	4b0d      	ldr	r3, [pc, #52]	; (80034d4 <HAL_TIM_Encoder_MspInit+0x84>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 80034aa:	f248 0302 	movw	r3, #32770	; 0x8002
 80034ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b0:	2302      	movs	r3, #2
 80034b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b8:	2300      	movs	r3, #0
 80034ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80034bc:	2301      	movs	r3, #1
 80034be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c0:	f107 0314 	add.w	r3, r7, #20
 80034c4:	4619      	mov	r1, r3
 80034c6:	4804      	ldr	r0, [pc, #16]	; (80034d8 <HAL_TIM_Encoder_MspInit+0x88>)
 80034c8:	f003 fc1a 	bl	8006d00 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80034cc:	bf00      	nop
 80034ce:	3728      	adds	r7, #40	; 0x28
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40020000 	.word	0x40020000

080034dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e4:	f107 030c 	add.w	r3, r7, #12
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a12      	ldr	r2, [pc, #72]	; (8003544 <HAL_TIM_MspPostInit+0x68>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d11e      	bne.n	800353c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	60bb      	str	r3, [r7, #8]
 8003502:	4b11      	ldr	r3, [pc, #68]	; (8003548 <HAL_TIM_MspPostInit+0x6c>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	4a10      	ldr	r2, [pc, #64]	; (8003548 <HAL_TIM_MspPostInit+0x6c>)
 8003508:	f043 0310 	orr.w	r3, r3, #16
 800350c:	6313      	str	r3, [r2, #48]	; 0x30
 800350e:	4b0e      	ldr	r3, [pc, #56]	; (8003548 <HAL_TIM_MspPostInit+0x6c>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	f003 0310 	and.w	r3, r3, #16
 8003516:	60bb      	str	r3, [r7, #8]
 8003518:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800351a:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800351e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003520:	2302      	movs	r3, #2
 8003522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003528:	2300      	movs	r3, #0
 800352a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800352c:	2301      	movs	r3, #1
 800352e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003530:	f107 030c 	add.w	r3, r7, #12
 8003534:	4619      	mov	r1, r3
 8003536:	4805      	ldr	r0, [pc, #20]	; (800354c <HAL_TIM_MspPostInit+0x70>)
 8003538:	f003 fbe2 	bl	8006d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800353c:	bf00      	nop
 800353e:	3720      	adds	r7, #32
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40010000 	.word	0x40010000
 8003548:	40023800 	.word	0x40023800
 800354c:	40021000 	.word	0x40021000

08003550 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003554:	4b11      	ldr	r3, [pc, #68]	; (800359c <MX_USART2_UART_Init+0x4c>)
 8003556:	4a12      	ldr	r2, [pc, #72]	; (80035a0 <MX_USART2_UART_Init+0x50>)
 8003558:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800355a:	4b10      	ldr	r3, [pc, #64]	; (800359c <MX_USART2_UART_Init+0x4c>)
 800355c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003560:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003562:	4b0e      	ldr	r3, [pc, #56]	; (800359c <MX_USART2_UART_Init+0x4c>)
 8003564:	2200      	movs	r2, #0
 8003566:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003568:	4b0c      	ldr	r3, [pc, #48]	; (800359c <MX_USART2_UART_Init+0x4c>)
 800356a:	2200      	movs	r2, #0
 800356c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800356e:	4b0b      	ldr	r3, [pc, #44]	; (800359c <MX_USART2_UART_Init+0x4c>)
 8003570:	2200      	movs	r2, #0
 8003572:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003574:	4b09      	ldr	r3, [pc, #36]	; (800359c <MX_USART2_UART_Init+0x4c>)
 8003576:	220c      	movs	r2, #12
 8003578:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800357a:	4b08      	ldr	r3, [pc, #32]	; (800359c <MX_USART2_UART_Init+0x4c>)
 800357c:	2200      	movs	r2, #0
 800357e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003580:	4b06      	ldr	r3, [pc, #24]	; (800359c <MX_USART2_UART_Init+0x4c>)
 8003582:	2200      	movs	r2, #0
 8003584:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003586:	4805      	ldr	r0, [pc, #20]	; (800359c <MX_USART2_UART_Init+0x4c>)
 8003588:	f006 fe64 	bl	800a254 <HAL_UART_Init>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003592:	f7fe fd99 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003596:	bf00      	nop
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000e84 	.word	0x20000e84
 80035a0:	40004400 	.word	0x40004400

080035a4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80035a8:	4b11      	ldr	r3, [pc, #68]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035aa:	4a12      	ldr	r2, [pc, #72]	; (80035f4 <MX_USART3_UART_Init+0x50>)
 80035ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80035ae:	4b10      	ldr	r3, [pc, #64]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80035b6:	4b0e      	ldr	r3, [pc, #56]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80035bc:	4b0c      	ldr	r3, [pc, #48]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035be:	2200      	movs	r2, #0
 80035c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80035c2:	4b0b      	ldr	r3, [pc, #44]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80035c8:	4b09      	ldr	r3, [pc, #36]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035ca:	220c      	movs	r2, #12
 80035cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035ce:	4b08      	ldr	r3, [pc, #32]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80035d4:	4b06      	ldr	r3, [pc, #24]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80035da:	4805      	ldr	r0, [pc, #20]	; (80035f0 <MX_USART3_UART_Init+0x4c>)
 80035dc:	f006 fe3a 	bl	800a254 <HAL_UART_Init>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80035e6:	f7fe fd6f 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000ecc 	.word	0x20000ecc
 80035f4:	40004800 	.word	0x40004800

080035f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08c      	sub	sp, #48	; 0x30
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003600:	f107 031c 	add.w	r3, r7, #28
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	605a      	str	r2, [r3, #4]
 800360a:	609a      	str	r2, [r3, #8]
 800360c:	60da      	str	r2, [r3, #12]
 800360e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a3a      	ldr	r2, [pc, #232]	; (8003700 <HAL_UART_MspInit+0x108>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d134      	bne.n	8003684 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	61bb      	str	r3, [r7, #24]
 800361e:	4b39      	ldr	r3, [pc, #228]	; (8003704 <HAL_UART_MspInit+0x10c>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003622:	4a38      	ldr	r2, [pc, #224]	; (8003704 <HAL_UART_MspInit+0x10c>)
 8003624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003628:	6413      	str	r3, [r2, #64]	; 0x40
 800362a:	4b36      	ldr	r3, [pc, #216]	; (8003704 <HAL_UART_MspInit+0x10c>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003632:	61bb      	str	r3, [r7, #24]
 8003634:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	4b32      	ldr	r3, [pc, #200]	; (8003704 <HAL_UART_MspInit+0x10c>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	4a31      	ldr	r2, [pc, #196]	; (8003704 <HAL_UART_MspInit+0x10c>)
 8003640:	f043 0301 	orr.w	r3, r3, #1
 8003644:	6313      	str	r3, [r2, #48]	; 0x30
 8003646:	4b2f      	ldr	r3, [pc, #188]	; (8003704 <HAL_UART_MspInit+0x10c>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003652:	230c      	movs	r3, #12
 8003654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003656:	2302      	movs	r3, #2
 8003658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365a:	2300      	movs	r3, #0
 800365c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365e:	2303      	movs	r3, #3
 8003660:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003662:	2307      	movs	r3, #7
 8003664:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003666:	f107 031c 	add.w	r3, r7, #28
 800366a:	4619      	mov	r1, r3
 800366c:	4826      	ldr	r0, [pc, #152]	; (8003708 <HAL_UART_MspInit+0x110>)
 800366e:	f003 fb47 	bl	8006d00 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003672:	2200      	movs	r2, #0
 8003674:	2100      	movs	r1, #0
 8003676:	2026      	movs	r0, #38	; 0x26
 8003678:	f003 fa79 	bl	8006b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800367c:	2026      	movs	r0, #38	; 0x26
 800367e:	f003 fa92 	bl	8006ba6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003682:	e039      	b.n	80036f8 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a20      	ldr	r2, [pc, #128]	; (800370c <HAL_UART_MspInit+0x114>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d134      	bne.n	80036f8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	4b1c      	ldr	r3, [pc, #112]	; (8003704 <HAL_UART_MspInit+0x10c>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003696:	4a1b      	ldr	r2, [pc, #108]	; (8003704 <HAL_UART_MspInit+0x10c>)
 8003698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800369c:	6413      	str	r3, [r2, #64]	; 0x40
 800369e:	4b19      	ldr	r3, [pc, #100]	; (8003704 <HAL_UART_MspInit+0x10c>)
 80036a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	4b15      	ldr	r3, [pc, #84]	; (8003704 <HAL_UART_MspInit+0x10c>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b2:	4a14      	ldr	r2, [pc, #80]	; (8003704 <HAL_UART_MspInit+0x10c>)
 80036b4:	f043 0308 	orr.w	r3, r3, #8
 80036b8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ba:	4b12      	ldr	r3, [pc, #72]	; (8003704 <HAL_UART_MspInit+0x10c>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80036c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80036ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036cc:	2302      	movs	r3, #2
 80036ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036d4:	2303      	movs	r3, #3
 80036d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80036d8:	2307      	movs	r3, #7
 80036da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036dc:	f107 031c 	add.w	r3, r7, #28
 80036e0:	4619      	mov	r1, r3
 80036e2:	480b      	ldr	r0, [pc, #44]	; (8003710 <HAL_UART_MspInit+0x118>)
 80036e4:	f003 fb0c 	bl	8006d00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80036e8:	2200      	movs	r2, #0
 80036ea:	2100      	movs	r1, #0
 80036ec:	2027      	movs	r0, #39	; 0x27
 80036ee:	f003 fa3e 	bl	8006b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80036f2:	2027      	movs	r0, #39	; 0x27
 80036f4:	f003 fa57 	bl	8006ba6 <HAL_NVIC_EnableIRQ>
}
 80036f8:	bf00      	nop
 80036fa:	3730      	adds	r7, #48	; 0x30
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	40004400 	.word	0x40004400
 8003704:	40023800 	.word	0x40023800
 8003708:	40020000 	.word	0x40020000
 800370c:	40004800 	.word	0x40004800
 8003710:	40020c00 	.word	0x40020c00

08003714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800374c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003718:	f7ff fd64 	bl	80031e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800371c:	480c      	ldr	r0, [pc, #48]	; (8003750 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800371e:	490d      	ldr	r1, [pc, #52]	; (8003754 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003720:	4a0d      	ldr	r2, [pc, #52]	; (8003758 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003724:	e002      	b.n	800372c <LoopCopyDataInit>

08003726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372a:	3304      	adds	r3, #4

0800372c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800372c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800372e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003730:	d3f9      	bcc.n	8003726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003732:	4a0a      	ldr	r2, [pc, #40]	; (800375c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003734:	4c0a      	ldr	r4, [pc, #40]	; (8003760 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003738:	e001      	b.n	800373e <LoopFillZerobss>

0800373a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800373c:	3204      	adds	r2, #4

0800373e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800373e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003740:	d3fb      	bcc.n	800373a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003742:	f00b f9d5 	bl	800eaf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003746:	f7fe fc3b 	bl	8001fc0 <main>
  bx  lr    
 800374a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800374c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003754:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003758:	08011120 	.word	0x08011120
  ldr r2, =_sbss
 800375c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003760:	20001064 	.word	0x20001064

08003764 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC_IRQHandler>
	...

08003768 <_ZN9BarometreC1EP17I2C_HandleTypeDef>:
 *      Author: onurd
 */
#include "Barometre.h"
#include <math.h>

Barometre::Barometre(I2C_HandleTypeDef* hi2c)
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3306      	adds	r3, #6
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	609a      	str	r2, [r3, #8]
 800377e:	60da      	str	r2, [r3, #12]
 8003780:	611a      	str	r2, [r3, #16]
 8003782:	829a      	strh	r2, [r3, #20]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a0d      	ldr	r2, [pc, #52]	; (80037bc <_ZN9BarometreC1EP17I2C_HandleTypeDef+0x54>)
 8003788:	61da      	str	r2, [r3, #28]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f04f 0200 	mov.w	r2, #0
 8003790:	621a      	str	r2, [r3, #32]
{
    this->hi2c=hi2c;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	601a      	str	r2, [r3, #0]
	this->adres=0xEE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	22ee      	movs	r2, #238	; 0xee
 800379c:	711a      	strb	r2, [r3, #4]
	sicaklik_f=0;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	665a      	str	r2, [r3, #100]	; 0x64
	basinc_f=0;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f04f 0200 	mov.w	r2, #0
 80037ac:	669a      	str	r2, [r3, #104]	; 0x68
}
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4618      	mov	r0, r3
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	47c5e680 	.word	0x47c5e680

080037c0 <_ZN9Barometre10YapilandirEv>:

void Barometre::Yapilandir()
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af04      	add	r7, sp, #16
 80037c6:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(hi2c, adres, 0xAA, 1, hamDatalar, 22, 100);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6818      	ldr	r0, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	791b      	ldrb	r3, [r3, #4]
 80037d0:	b299      	uxth	r1, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3306      	adds	r3, #6
 80037d6:	2264      	movs	r2, #100	; 0x64
 80037d8:	9202      	str	r2, [sp, #8]
 80037da:	2216      	movs	r2, #22
 80037dc:	9201      	str	r2, [sp, #4]
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	2301      	movs	r3, #1
 80037e2:	22aa      	movs	r2, #170	; 0xaa
 80037e4:	f004 f9d4 	bl	8007b90 <HAL_I2C_Mem_Read>
	AC1 = (hamDatalar[0] << 8) | hamDatalar[1];
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	799b      	ldrb	r3, [r3, #6]
 80037ec:	021b      	lsls	r3, r3, #8
 80037ee:	b21a      	sxth	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	79db      	ldrb	r3, [r3, #7]
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	4313      	orrs	r3, r2
 80037f8:	b21a      	sxth	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	849a      	strh	r2, [r3, #36]	; 0x24
	AC2 = (hamDatalar[2] << 8) | hamDatalar[3];
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	7a1b      	ldrb	r3, [r3, #8]
 8003802:	021b      	lsls	r3, r3, #8
 8003804:	b21a      	sxth	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	7a5b      	ldrb	r3, [r3, #9]
 800380a:	b21b      	sxth	r3, r3
 800380c:	4313      	orrs	r3, r2
 800380e:	b21a      	sxth	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	84da      	strh	r2, [r3, #38]	; 0x26
	AC3 = (hamDatalar[4] << 8) | hamDatalar[5];
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	7a9b      	ldrb	r3, [r3, #10]
 8003818:	021b      	lsls	r3, r3, #8
 800381a:	b21a      	sxth	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	7adb      	ldrb	r3, [r3, #11]
 8003820:	b21b      	sxth	r3, r3
 8003822:	4313      	orrs	r3, r2
 8003824:	b21a      	sxth	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	851a      	strh	r2, [r3, #40]	; 0x28
	AC4 = (hamDatalar[6] << 8) | hamDatalar[7];
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	7b1b      	ldrb	r3, [r3, #12]
 800382e:	021b      	lsls	r3, r3, #8
 8003830:	b21a      	sxth	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	7b5b      	ldrb	r3, [r3, #13]
 8003836:	b21b      	sxth	r3, r3
 8003838:	4313      	orrs	r3, r2
 800383a:	b21b      	sxth	r3, r3
 800383c:	b29a      	uxth	r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	855a      	strh	r2, [r3, #42]	; 0x2a
	AC5 = (hamDatalar[8] << 8) | hamDatalar[9];
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	7b9b      	ldrb	r3, [r3, #14]
 8003846:	021b      	lsls	r3, r3, #8
 8003848:	b21a      	sxth	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	7bdb      	ldrb	r3, [r3, #15]
 800384e:	b21b      	sxth	r3, r3
 8003850:	4313      	orrs	r3, r2
 8003852:	b21b      	sxth	r3, r3
 8003854:	b29a      	uxth	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	859a      	strh	r2, [r3, #44]	; 0x2c
	AC6 =(hamDatalar[10] << 8) | hamDatalar[11];
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	7c1b      	ldrb	r3, [r3, #16]
 800385e:	021b      	lsls	r3, r3, #8
 8003860:	b21a      	sxth	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	7c5b      	ldrb	r3, [r3, #17]
 8003866:	b21b      	sxth	r3, r3
 8003868:	4313      	orrs	r3, r2
 800386a:	b21b      	sxth	r3, r3
 800386c:	b29a      	uxth	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	85da      	strh	r2, [r3, #46]	; 0x2e
	B1 = (hamDatalar[12] << 8) | hamDatalar[13];
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	7c9b      	ldrb	r3, [r3, #18]
 8003876:	021b      	lsls	r3, r3, #8
 8003878:	b21a      	sxth	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	7cdb      	ldrb	r3, [r3, #19]
 800387e:	b21b      	sxth	r3, r3
 8003880:	4313      	orrs	r3, r2
 8003882:	b21a      	sxth	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	861a      	strh	r2, [r3, #48]	; 0x30
	B2 = (hamDatalar[14] << 8) | hamDatalar[15];
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	7d1b      	ldrb	r3, [r3, #20]
 800388c:	021b      	lsls	r3, r3, #8
 800388e:	b21a      	sxth	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	7d5b      	ldrb	r3, [r3, #21]
 8003894:	b21b      	sxth	r3, r3
 8003896:	4313      	orrs	r3, r2
 8003898:	b21a      	sxth	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	865a      	strh	r2, [r3, #50]	; 0x32
	MB = (hamDatalar[16] << 8) | hamDatalar[17];
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	7d9b      	ldrb	r3, [r3, #22]
 80038a2:	021b      	lsls	r3, r3, #8
 80038a4:	b21a      	sxth	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	7ddb      	ldrb	r3, [r3, #23]
 80038aa:	b21b      	sxth	r3, r3
 80038ac:	4313      	orrs	r3, r2
 80038ae:	b21a      	sxth	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	869a      	strh	r2, [r3, #52]	; 0x34
	MC = (hamDatalar[18] << 8) | hamDatalar[19];
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	7e1b      	ldrb	r3, [r3, #24]
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	b21a      	sxth	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	7e5b      	ldrb	r3, [r3, #25]
 80038c0:	b21b      	sxth	r3, r3
 80038c2:	4313      	orrs	r3, r2
 80038c4:	b21a      	sxth	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	86da      	strh	r2, [r3, #54]	; 0x36
	MD = (hamDatalar[20] << 8) | hamDatalar[21];
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	7e9b      	ldrb	r3, [r3, #26]
 80038ce:	021b      	lsls	r3, r3, #8
 80038d0:	b21a      	sxth	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	7edb      	ldrb	r3, [r3, #27]
 80038d6:	b21b      	sxth	r3, r3
 80038d8:	4313      	orrs	r3, r2
 80038da:	b21a      	sxth	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	871a      	strh	r2, [r3, #56]	; 0x38
}
 80038e0:	bf00      	nop
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <_ZN9Barometre11SicaklikOkuEv>:

float *Barometre::SicaklikOku()
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
	 UT = regSicaklikOku();
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f99f 	bl	8003c34 <_ZN9Barometre14regSicaklikOkuEv>
 80038f6:	4603      	mov	r3, r0
 80038f8:	461a      	mov	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	63da      	str	r2, [r3, #60]	; 0x3c
	 X1 = (UT - AC6) * AC5 >> 15;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8003906:	1a9b      	subs	r3, r3, r2
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800390c:	fb02 f303 	mul.w	r3, r2, r3
 8003910:	13da      	asrs	r2, r3, #15
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (MC << 11) / (X1 + MD);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 800391c:	02da      	lsls	r2, r3, #11
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	f9b1 1038 	ldrsh.w	r1, [r1, #56]	; 0x38
 8003928:	440b      	add	r3, r1
 800392a:	fb92 f2f3 	sdiv	r2, r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	649a      	str	r2, [r3, #72]	; 0x48
	 B5 = X1 + X2;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800393a:	441a      	add	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	655a      	str	r2, [r3, #84]	; 0x54
	 sicaklik_f = ((B5 + 8) >> 4) / 10.0;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003944:	3308      	adds	r3, #8
 8003946:	111b      	asrs	r3, r3, #4
 8003948:	4618      	mov	r0, r3
 800394a:	f7fc fde3 	bl	8000514 <__aeabi_i2d>
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <_ZN9Barometre11SicaklikOkuEv+0x90>)
 8003954:	f7fc ff72 	bl	800083c <__aeabi_ddiv>
 8003958:	4602      	mov	r2, r0
 800395a:	460b      	mov	r3, r1
 800395c:	4610      	mov	r0, r2
 800395e:	4619      	mov	r1, r3
 8003960:	f7fd f93a 	bl	8000bd8 <__aeabi_d2f>
 8003964:	4602      	mov	r2, r0
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	665a      	str	r2, [r3, #100]	; 0x64

    return &sicaklik_f ;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3364      	adds	r3, #100	; 0x64
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40240000 	.word	0x40240000

0800397c <_ZN9Barometre9BasincOkuEh>:

float Barometre::BasincOku(uint8_t oss)
{
 800397c:	b5b0      	push	{r4, r5, r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	460b      	mov	r3, r1
 8003986:	70fb      	strb	r3, [r7, #3]
	 UP = regBasincOku(oss);
 8003988:	78fb      	ldrb	r3, [r7, #3]
 800398a:	4619      	mov	r1, r3
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f971 	bl	8003c74 <_ZN9Barometre12regBasincOkuEh>
 8003992:	4603      	mov	r3, r0
 8003994:	461a      	mov	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	641a      	str	r2, [r3, #64]	; 0x40
	 B6 = B5 - 4000;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399e:	f5a3 627a 	sub.w	r2, r3, #4000	; 0xfa0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	659a      	str	r2, [r3, #88]	; 0x58
	 X1 = (B2 * ((B6 * B6) >> 12)) >> 11;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80039ac:	4619      	mov	r1, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80039b6:	fb02 f303 	mul.w	r3, r2, r3
 80039ba:	131b      	asrs	r3, r3, #12
 80039bc:	fb01 f303 	mul.w	r3, r1, r3
 80039c0:	12da      	asrs	r2, r3, #11
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (AC2 * B6) >> 11;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80039cc:	461a      	mov	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d2:	fb02 f303 	mul.w	r3, r2, r3
 80039d6:	12da      	asrs	r2, r3, #11
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	649a      	str	r2, [r3, #72]	; 0x48
	 X3 = X1 + X2;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e4:	441a      	add	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	64da      	str	r2, [r3, #76]	; 0x4c
	 B3 = (((AC1 * 4 + X3) << oss) + 2) >> 2;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80039f0:	009a      	lsls	r2, r3, #2
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039f6:	441a      	add	r2, r3
 80039f8:	78fb      	ldrb	r3, [r7, #3]
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	3302      	adds	r3, #2
 8003a00:	109a      	asrs	r2, r3, #2
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	651a      	str	r2, [r3, #80]	; 0x50
	 X1 = (AC3 * B6) >> 13;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a12:	fb02 f303 	mul.w	r3, r2, r3
 8003a16:	135a      	asrs	r2, r3, #13
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (B1 * ((B6 * B6) >> 12)) >> 16;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8003a22:	4619      	mov	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003a2c:	fb02 f303 	mul.w	r3, r2, r3
 8003a30:	131b      	asrs	r3, r3, #12
 8003a32:	fb01 f303 	mul.w	r3, r1, r3
 8003a36:	141a      	asrs	r2, r3, #16
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	649a      	str	r2, [r3, #72]	; 0x48
	 X3 = ((X1 + X2) + 2) >> 2;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a44:	4413      	add	r3, r2
 8003a46:	3302      	adds	r3, #2
 8003a48:	109a      	asrs	r2, r3, #2
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	64da      	str	r2, [r3, #76]	; 0x4c
	 B4 = (AC4 * (uint32_t)(X3 + 32768)) >> 15;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a52:	461a      	mov	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003a5c:	fb02 f303 	mul.w	r3, r2, r3
 8003a60:	0bda      	lsrs	r2, r3, #15
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	65da      	str	r2, [r3, #92]	; 0x5c
	 B7 = ((uint32_t)UP - B3) * (50000 >> oss);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	78fa      	ldrb	r2, [r7, #3]
 8003a74:	f24c 3150 	movw	r1, #50000	; 0xc350
 8003a78:	fa41 f202 	asr.w	r2, r1, r2
 8003a7c:	fb03 f202 	mul.w	r2, r3, r2
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	661a      	str	r2, [r3, #96]	; 0x60
	 basinc_f = (B7 < 0x80000000) ? (B7 * 2) / B4 : (B7 / B4) * 2;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	db0b      	blt.n	8003aa4 <_ZN9Barometre9BasincOkuEh+0x128>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a90:	005a      	lsls	r2, r3, #1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9a:	ee07 3a90 	vmov	s15, r3
 8003a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aa2:	e00a      	b.n	8003aba <_ZN9Barometre9BasincOkuEh+0x13e>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	ee07 3a90 	vmov	s15, r3
 8003ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	 X1 = (basinc_f / 256.0) * (basinc_f / 256.0);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fc fd37 	bl	8000538 <__aeabi_f2d>
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	4b2f      	ldr	r3, [pc, #188]	; (8003b8c <_ZN9Barometre9BasincOkuEh+0x210>)
 8003ad0:	f7fc feb4 	bl	800083c <__aeabi_ddiv>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	4614      	mov	r4, r2
 8003ada:	461d      	mov	r5, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fc fd29 	bl	8000538 <__aeabi_f2d>
 8003ae6:	f04f 0200 	mov.w	r2, #0
 8003aea:	4b28      	ldr	r3, [pc, #160]	; (8003b8c <_ZN9Barometre9BasincOkuEh+0x210>)
 8003aec:	f7fc fea6 	bl	800083c <__aeabi_ddiv>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	4620      	mov	r0, r4
 8003af6:	4629      	mov	r1, r5
 8003af8:	f7fc fd76 	bl	80005e8 <__aeabi_dmul>
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	4610      	mov	r0, r2
 8003b02:	4619      	mov	r1, r3
 8003b04:	f7fd f820 	bl	8000b48 <__aeabi_d2iz>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	645a      	str	r2, [r3, #68]	; 0x44
	 X1 = (X1 * 3038) >> 16;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b12:	f640 32de 	movw	r2, #3038	; 0xbde
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	141a      	asrs	r2, r3, #16
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (-7357 *basinc_f)  / 65536.0;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003b26:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003b90 <_ZN9Barometre9BasincOkuEh+0x214>
 8003b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b2e:	ee17 0a90 	vmov	r0, s15
 8003b32:	f7fc fd01 	bl	8000538 <__aeabi_f2d>
 8003b36:	f04f 0200 	mov.w	r2, #0
 8003b3a:	4b16      	ldr	r3, [pc, #88]	; (8003b94 <_ZN9Barometre9BasincOkuEh+0x218>)
 8003b3c:	f7fc fe7e 	bl	800083c <__aeabi_ddiv>
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	4610      	mov	r0, r2
 8003b46:	4619      	mov	r1, r3
 8003b48:	f7fc fffe 	bl	8000b48 <__aeabi_d2iz>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	649a      	str	r2, [r3, #72]	; 0x48
	 basinc_f += (X1 + X2 + 3791) >> 4;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b60:	4413      	add	r3, r2
 8003b62:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8003b66:	111b      	asrs	r3, r3, #4
 8003b68:	ee07 3a90 	vmov	s15, r3
 8003b6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	 return basinc_f;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b7e:	ee07 3a90 	vmov	s15, r3
}
 8003b82:	eeb0 0a67 	vmov.f32	s0, s15
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8003b8c:	40700000 	.word	0x40700000
 8003b90:	c5e5e800 	.word	0xc5e5e800
 8003b94:	40f00000 	.word	0x40f00000

08003b98 <_ZN9Barometre9IrtifaOkuEh>:

float *Barometre::IrtifaOku(uint8_t oss)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
    BasincOku(oss);
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff fee7 	bl	800397c <_ZN9Barometre9BasincOkuEh>
    irtifa_f = (44330.0 * (1.0 - pow((basinc_f / 101325.0), 0.1903)));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7fc fcc0 	bl	8000538 <__aeabi_f2d>
 8003bb8:	a31c      	add	r3, pc, #112	; (adr r3, 8003c2c <_ZN9Barometre9IrtifaOkuEh+0x94>)
 8003bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbe:	f7fc fe3d 	bl	800083c <__aeabi_ddiv>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	ec43 2b17 	vmov	d7, r2, r3
 8003bca:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8003c18 <_ZN9Barometre9IrtifaOkuEh+0x80>
 8003bce:	eeb0 0a47 	vmov.f32	s0, s14
 8003bd2:	eef0 0a67 	vmov.f32	s1, s15
 8003bd6:	f007 fbf7 	bl	800b3c8 <pow>
 8003bda:	ec53 2b10 	vmov	r2, r3, d0
 8003bde:	f04f 0000 	mov.w	r0, #0
 8003be2:	4911      	ldr	r1, [pc, #68]	; (8003c28 <_ZN9Barometre9IrtifaOkuEh+0x90>)
 8003be4:	f7fc fb48 	bl	8000278 <__aeabi_dsub>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4610      	mov	r0, r2
 8003bee:	4619      	mov	r1, r3
 8003bf0:	a30b      	add	r3, pc, #44	; (adr r3, 8003c20 <_ZN9Barometre9IrtifaOkuEh+0x88>)
 8003bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf6:	f7fc fcf7 	bl	80005e8 <__aeabi_dmul>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4610      	mov	r0, r2
 8003c00:	4619      	mov	r1, r3
 8003c02:	f7fc ffe9 	bl	8000bd8 <__aeabi_d2f>
 8003c06:	4602      	mov	r2, r0
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	621a      	str	r2, [r3, #32]
    return &irtifa_f;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3320      	adds	r3, #32
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	1a36e2eb 	.word	0x1a36e2eb
 8003c1c:	3fc85bc0 	.word	0x3fc85bc0
 8003c20:	00000000 	.word	0x00000000
 8003c24:	40e5a540 	.word	0x40e5a540
 8003c28:	3ff00000 	.word	0x3ff00000
 8003c2c:	00000000 	.word	0x00000000
 8003c30:	40f8bcd0 	.word	0x40f8bcd0

08003c34 <_ZN9Barometre14regSicaklikOkuEv>:

uint16_t Barometre::regSicaklikOku()
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af02      	add	r7, sp, #8
 8003c3a:	6078      	str	r0, [r7, #4]
    data = 0x2E;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	222e      	movs	r2, #46	; 0x2e
 8003c40:	715a      	strb	r2, [r3, #5]
    uint8_t hamSicaklik[2] = {0};
 8003c42:	2300      	movs	r3, #0
 8003c44:	81bb      	strh	r3, [r7, #12]

    writeAndRead(hamSicaklik, data, 'S', 4);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	795a      	ldrb	r2, [r3, #5]
 8003c4a:	f107 010c 	add.w	r1, r7, #12
 8003c4e:	2304      	movs	r3, #4
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	2353      	movs	r3, #83	; 0x53
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 f83d 	bl	8003cd4 <_ZN9Barometre12writeAndReadEPhhch>
    return ((hamSicaklik[0] << 8) | hamSicaklik[1]);
 8003c5a:	7b3b      	ldrb	r3, [r7, #12]
 8003c5c:	021b      	lsls	r3, r3, #8
 8003c5e:	b21a      	sxth	r2, r3
 8003c60:	7b7b      	ldrb	r3, [r7, #13]
 8003c62:	b21b      	sxth	r3, r3
 8003c64:	4313      	orrs	r3, r2
 8003c66:	b21b      	sxth	r3, r3
 8003c68:	b29b      	uxth	r3, r3
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
	...

08003c74 <_ZN9Barometre12regBasincOkuEh>:

uint16_t Barometre::regBasincOku(uint8_t oss)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af02      	add	r7, sp, #8
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	70fb      	strb	r3, [r7, #3]
    data = 0x34 + (oss << 6);
 8003c80:	78fb      	ldrb	r3, [r7, #3]
 8003c82:	019b      	lsls	r3, r3, #6
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	3334      	adds	r3, #52	; 0x34
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	715a      	strb	r2, [r3, #5]
    uint8_t hamBasinc[3] = {0};
 8003c8e:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <_ZN9Barometre12regBasincOkuEh+0x5c>)
 8003c90:	881b      	ldrh	r3, [r3, #0]
 8003c92:	81bb      	strh	r3, [r7, #12]
 8003c94:	2300      	movs	r3, #0
 8003c96:	73bb      	strb	r3, [r7, #14]

    writeAndRead(hamBasinc, data, 'B', oss);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	795a      	ldrb	r2, [r3, #5]
 8003c9c:	f107 010c 	add.w	r1, r7, #12
 8003ca0:	78fb      	ldrb	r3, [r7, #3]
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	2342      	movs	r3, #66	; 0x42
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f814 	bl	8003cd4 <_ZN9Barometre12writeAndReadEPhhch>
    return (((hamBasinc[0] << 16) + (hamBasinc[1] << 8) + hamBasinc[2]) >> (8 - oss));
 8003cac:	7b3b      	ldrb	r3, [r7, #12]
 8003cae:	041a      	lsls	r2, r3, #16
 8003cb0:	7b7b      	ldrb	r3, [r7, #13]
 8003cb2:	021b      	lsls	r3, r3, #8
 8003cb4:	4413      	add	r3, r2
 8003cb6:	7bba      	ldrb	r2, [r7, #14]
 8003cb8:	441a      	add	r2, r3
 8003cba:	78fb      	ldrb	r3, [r7, #3]
 8003cbc:	f1c3 0308 	rsb	r3, r3, #8
 8003cc0:	fa42 f303 	asr.w	r3, r2, r3
 8003cc4:	b29b      	uxth	r3, r3
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	08010878 	.word	0x08010878

08003cd4 <_ZN9Barometre12writeAndReadEPhhch>:

void Barometre::writeAndRead(uint8_t* hamData_u8, uint8_t data, char secim, uint8_t oss)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b08a      	sub	sp, #40	; 0x28
 8003cd8:	af04      	add	r7, sp, #16
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	4611      	mov	r1, r2
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	71fb      	strb	r3, [r7, #7]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	71bb      	strb	r3, [r7, #6]
    uint8_t boyut;
    HAL_I2C_Mem_Write(hi2c, adres, 0xF4, 1, &data, 1, 100);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6818      	ldr	r0, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	791b      	ldrb	r3, [r3, #4]
 8003cf2:	b299      	uxth	r1, r3
 8003cf4:	2364      	movs	r3, #100	; 0x64
 8003cf6:	9302      	str	r3, [sp, #8]
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	9301      	str	r3, [sp, #4]
 8003cfc:	1dfb      	adds	r3, r7, #7
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	2301      	movs	r3, #1
 8003d02:	22f4      	movs	r2, #244	; 0xf4
 8003d04:	f003 fe4a 	bl	800799c <HAL_I2C_Mem_Write>

    if (secim == 'B')
 8003d08:	79bb      	ldrb	r3, [r7, #6]
 8003d0a:	2b42      	cmp	r3, #66	; 0x42
 8003d0c:	d121      	bne.n	8003d52 <_ZN9Barometre12writeAndReadEPhhch+0x7e>
    {
    	boyut = 3;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	75fb      	strb	r3, [r7, #23]
        if (oss == 0) HAL_Delay(5);
 8003d12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d103      	bne.n	8003d22 <_ZN9Barometre12writeAndReadEPhhch+0x4e>
 8003d1a:	2005      	movs	r0, #5
 8003d1c:	f002 fbc6 	bl	80064ac <HAL_Delay>
 8003d20:	e01c      	b.n	8003d5c <_ZN9Barometre12writeAndReadEPhhch+0x88>
        else if (oss == 1) HAL_Delay(8);
 8003d22:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d103      	bne.n	8003d32 <_ZN9Barometre12writeAndReadEPhhch+0x5e>
 8003d2a:	2008      	movs	r0, #8
 8003d2c:	f002 fbbe 	bl	80064ac <HAL_Delay>
 8003d30:	e014      	b.n	8003d5c <_ZN9Barometre12writeAndReadEPhhch+0x88>
        else if (oss == 2) HAL_Delay(14);
 8003d32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d103      	bne.n	8003d42 <_ZN9Barometre12writeAndReadEPhhch+0x6e>
 8003d3a:	200e      	movs	r0, #14
 8003d3c:	f002 fbb6 	bl	80064ac <HAL_Delay>
 8003d40:	e00c      	b.n	8003d5c <_ZN9Barometre12writeAndReadEPhhch+0x88>
        else if (oss == 3) HAL_Delay(26);
 8003d42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d46:	2b03      	cmp	r3, #3
 8003d48:	d108      	bne.n	8003d5c <_ZN9Barometre12writeAndReadEPhhch+0x88>
 8003d4a:	201a      	movs	r0, #26
 8003d4c:	f002 fbae 	bl	80064ac <HAL_Delay>
 8003d50:	e004      	b.n	8003d5c <_ZN9Barometre12writeAndReadEPhhch+0x88>
    }
    else
    {
    	boyut = 2;
 8003d52:	2302      	movs	r3, #2
 8003d54:	75fb      	strb	r3, [r7, #23]
        HAL_Delay(5);
 8003d56:	2005      	movs	r0, #5
 8003d58:	f002 fba8 	bl	80064ac <HAL_Delay>
    }

    HAL_I2C_Mem_Read(hi2c, adres, 0xF6, 1, hamData_u8, boyut, 100);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6818      	ldr	r0, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	791b      	ldrb	r3, [r3, #4]
 8003d64:	b299      	uxth	r1, r3
 8003d66:	7dfb      	ldrb	r3, [r7, #23]
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2264      	movs	r2, #100	; 0x64
 8003d6c:	9202      	str	r2, [sp, #8]
 8003d6e:	9301      	str	r3, [sp, #4]
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	2301      	movs	r3, #1
 8003d76:	22f6      	movs	r2, #246	; 0xf6
 8003d78:	f003 ff0a 	bl	8007b90 <HAL_I2C_Mem_Read>
}
 8003d7c:	bf00      	nop
 8003d7e:	3718      	adds	r7, #24
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <_ZN3GPSC1EP20__UART_HandleTypeDef>:
 *  Created on: Jun 29, 2024
 *      Author: onurd
 */
#include "Gps.h"

GPS::GPS(UART_HandleTypeDef* huart)
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
{
	this->huart_=huart;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	601a      	str	r2, [r3, #0]
	this->rxIndex_u8=0;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	this->rxData_u8=0;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
	this->latitude_f32=0;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	this->longitude_f32=0;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <_ZN3GPS10YapilandirEv>:

void GPS::Yapilandir()
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
    lwgps_init(&gps_);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3308      	adds	r3, #8
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fe f826 	bl	8001e24 <lwgps_init>
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f203 1339 	addw	r3, r3, #313	; 0x139
 8003de2:	2201      	movs	r2, #1
 8003de4:	4619      	mov	r1, r3
 8003de6:	f006 fb10 	bl	800a40a <HAL_UART_Receive_IT>
}
 8003dea:	bf00      	nop
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <_ZN3GPS18UartRxCpltCallbackEv>:

void GPS::UartRxCpltCallback()
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b082      	sub	sp, #8
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
    if (rxData_u8 != '\n' && rxIndex_u8 < sizeof(rxBuffer_u8))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3139 	ldrb.w	r3, [r3, #313]	; 0x139
 8003e00:	2b0a      	cmp	r3, #10
 8003e02:	d016      	beq.n	8003e32 <_ZN3GPS18UartRxCpltCallbackEv+0x40>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8003e0a:	b25b      	sxtb	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	db10      	blt.n	8003e32 <_ZN3GPS18UartRxCpltCallbackEv+0x40>
    {
        rxBuffer_u8[rxIndex_u8++] = rxData_u8;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8003e16:	1c5a      	adds	r2, r3, #1
 8003e18:	b2d1      	uxtb	r1, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	f882 1138 	strb.w	r1, [r2, #312]	; 0x138
 8003e20:	4619      	mov	r1, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 2139 	ldrb.w	r2, [r3, #313]	; 0x139
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	440b      	add	r3, r1
 8003e2c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8003e30:	e017      	b.n	8003e62 <_ZN3GPS18UartRxCpltCallbackEv+0x70>
    }
    else
    {
        lwgps_process(&gps_, rxBuffer_u8, rxIndex_u8 + 1);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f103 0008 	add.w	r0, r3, #8
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8003e44:	3301      	adds	r3, #1
 8003e46:	461a      	mov	r2, r3
 8003e48:	f7fd fffa 	bl	8001e40 <lwgps_process>
        GpsDataCek();
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 f815 	bl	8003e7c <_ZN3GPS10GpsDataCekEv>
        rxIndex_u8 = 0;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
        rxData_u8 = 0;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
    }
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f203 1339 	addw	r3, r3, #313	; 0x139
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	4619      	mov	r1, r3
 8003e70:	f006 facb 	bl	800a40a <HAL_UART_Receive_IT>
}
 8003e74:	bf00      	nop
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <_ZN3GPS10GpsDataCekEv>:

void GPS::GpsDataCek()
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
	latitude_f32 = gps_.latitude;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003e8a:	4610      	mov	r0, r2
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	f7fc fea3 	bl	8000bd8 <__aeabi_d2f>
 8003e92:	4602      	mov	r2, r0
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	longitude_f32 = gps_.longitude;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ea0:	4610      	mov	r0, r2
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	f7fc fe98 	bl	8000bd8 <__aeabi_d2f>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8003eb0:	bf00      	nop
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <_ZN3GPS10LatitudeAlEv>:

float* GPS::LatitudeAl(){return &latitude_f32;}
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <_ZN3GPS11LongitudeAlEv>:

float* GPS::LongitudeAl(){return &longitude_f32;}
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <_ZN3IMUC1EP17I2C_HandleTypeDef>:
#define ACC_CNFG_REG 0X1C
#define MPU6500_ADDRESS 0x68<< 1
#define WHO_AM_I 0x75
#define RESET_BIT 0x80

IMU::IMU(I2C_HandleTypeDef *hi2c)
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
    : hi2c(hi2c), kalman(0.05, 0.2, 10){}
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 8003efc:	eddf 0a07 	vldr	s1, [pc, #28]	; 8003f1c <_ZN3IMUC1EP17I2C_HandleTypeDef+0x30>
 8003f00:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8003f20 <_ZN3IMUC1EP17I2C_HandleTypeDef+0x34>
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fc08 	bl	800471a <_ZN14KalmanFiltresiC1Efff>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	615a      	str	r2, [r3, #20]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	3e4ccccd 	.word	0x3e4ccccd
 8003f20:	3d4ccccd 	.word	0x3d4ccccd

08003f24 <_ZN3IMU17DBC_MPU6500_ResetEv>:

void IMU::DBC_MPU6500_Reset()
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af04      	add	r7, sp, #16
 8003f2a:	6078      	str	r0, [r7, #4]
	data_u8 = RESET_BIT;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2280      	movs	r2, #128	; 0x80
 8003f30:	761a      	strb	r2, [r3, #24]
	HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 100);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6958      	ldr	r0, [r3, #20]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3318      	adds	r3, #24
 8003f3a:	2264      	movs	r2, #100	; 0x64
 8003f3c:	9202      	str	r2, [sp, #8]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	9201      	str	r2, [sp, #4]
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	2301      	movs	r3, #1
 8003f46:	226b      	movs	r2, #107	; 0x6b
 8003f48:	21d0      	movs	r1, #208	; 0xd0
 8003f4a:	f003 fd27 	bl	800799c <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8003f4e:	2064      	movs	r0, #100	; 0x64
 8003f50:	f002 faac 	bl	80064ac <HAL_Delay>
}
 8003f54:	bf00      	nop
 8003f56:	3708      	adds	r7, #8
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <_ZN3IMU22DBC_MPU6500_YAPILANDIREv>:
void IMU::DBC_MPU6500_YAPILANDIR()
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af04      	add	r7, sp, #16
 8003f62:	6078      	str	r0, [r7, #4]
	uint8_t check_u8;
	DBC_MPU6500_Reset();
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f7ff ffdd 	bl	8003f24 <_ZN3IMU17DBC_MPU6500_ResetEv>
	// yoklama sorgusu versiyon sorgusu crc kontrol ,

	HAL_I2C_Mem_Read(hi2c, MPU6500_ADDRESS , WHO_AM_I, 1, &check_u8, 1, 1000);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6958      	ldr	r0, [r3, #20]
 8003f6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f72:	9302      	str	r3, [sp, #8]
 8003f74:	2301      	movs	r3, #1
 8003f76:	9301      	str	r3, [sp, #4]
 8003f78:	f107 030f 	add.w	r3, r7, #15
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	2301      	movs	r3, #1
 8003f80:	2275      	movs	r2, #117	; 0x75
 8003f82:	21d0      	movs	r1, #208	; 0xd0
 8003f84:	f003 fe04 	bl	8007b90 <HAL_I2C_Mem_Read>
	if (check_u8 == 0x70)
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
 8003f8a:	2b70      	cmp	r3, #112	; 0x70
 8003f8c:	d147      	bne.n	800401e <_ZN3IMU22DBC_MPU6500_YAPILANDIREv+0xc2>
	{
		data_u8 = 0x00;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	761a      	strb	r2, [r3, #24]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 1000);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6958      	ldr	r0, [r3, #20]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3318      	adds	r3, #24
 8003f9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003fa0:	9202      	str	r2, [sp, #8]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	9201      	str	r2, [sp, #4]
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	2301      	movs	r3, #1
 8003faa:	226b      	movs	r2, #107	; 0x6b
 8003fac:	21d0      	movs	r1, #208	; 0xd0
 8003fae:	f003 fcf5 	bl	800799c <HAL_I2C_Mem_Write>
		// SMPLRT_DIV register
		data_u8 = 0x07;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2207      	movs	r2, #7
 8003fb6:	761a      	strb	r2, [r3, #24]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS ,SMPLRT_DIV_REG, 1, &data_u8, 1, 1000);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6958      	ldr	r0, [r3, #20]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3318      	adds	r3, #24
 8003fc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003fc4:	9202      	str	r2, [sp, #8]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	9201      	str	r2, [sp, #4]
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	2301      	movs	r3, #1
 8003fce:	2219      	movs	r2, #25
 8003fd0:	21d0      	movs	r1, #208	; 0xd0
 8003fd2:	f003 fce3 	bl	800799c <HAL_I2C_Mem_Write>
		//  ACCEL_CONFIG Register ±2g(00),±4g(01),±8g(10),±16g(11) 4:3
		data_u8 = 0x00;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	761a      	strb	r2, [r3, #24]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS, ACC_CNFG_REG, 1, &data_u8, 1, 1000);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6958      	ldr	r0, [r3, #20]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	3318      	adds	r3, #24
 8003fe4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003fe8:	9202      	str	r2, [sp, #8]
 8003fea:	2201      	movs	r2, #1
 8003fec:	9201      	str	r2, [sp, #4]
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	221c      	movs	r2, #28
 8003ff4:	21d0      	movs	r1, #208	; 0xd0
 8003ff6:	f003 fcd1 	bl	800799c <HAL_I2C_Mem_Write>
		//  GYRO_CONFIG Register +250dps(00),+500dps(01),+1000dps(10),+2000dps(11) 4:3
		data_u8 = 0x00;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	761a      	strb	r2, [r3, #24]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , GYRO_CNFG_REG, 1, &data_u8, 1, 1000);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6958      	ldr	r0, [r3, #20]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3318      	adds	r3, #24
 8004008:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800400c:	9202      	str	r2, [sp, #8]
 800400e:	2201      	movs	r2, #1
 8004010:	9201      	str	r2, [sp, #4]
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	2301      	movs	r3, #1
 8004016:	221b      	movs	r2, #27
 8004018:	21d0      	movs	r1, #208	; 0xd0
 800401a:	f003 fcbf 	bl	800799c <HAL_I2C_Mem_Write>
	}
}
 800401e:	bf00      	nop
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <_ZN3IMU14DBC_GYRO_OFSETEv>:

void IMU::DBC_GYRO_OFSET()
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
	for(int i=0; i<2000; i++)
 8004030:	2300      	movs	r3, #0
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	e032      	b.n	800409c <_ZN3IMU14DBC_GYRO_OFSETEv+0x74>
	{
		DBC_GYRO_OKU();
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f956 	bl	80042e8 <_ZN3IMU12DBC_GYRO_OKUEv>

		gyroHesap[0] += gyroEksen[0];
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004048:	ee07 3a90 	vmov	s15, r3
 800404c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	    gyroHesap[1] += gyroEksen[1];
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004066:	ee07 3a90 	vmov	s15, r3
 800406a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800406e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	    gyroHesap[2] += gyroEksen[2];
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004084:	ee07 3a90 	vmov	s15, r3
 8004088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800408c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	for(int i=0; i<2000; i++)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	3301      	adds	r3, #1
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80040a2:	dbc8      	blt.n	8004036 <_ZN3IMU14DBC_GYRO_OFSETEv+0xe>
	 }
		gyroHesap[0] /= 2000;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80040aa:	eddf 6a11 	vldr	s13, [pc, #68]	; 80040f0 <_ZN3IMU14DBC_GYRO_OFSETEv+0xc8>
 80040ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		gyroHesap[1] /= 2000;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80040be:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80040f0 <_ZN3IMU14DBC_GYRO_OFSETEv+0xc8>
 80040c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	    gyroHesap[2] /= 2000;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80040d2:	eddf 6a07 	vldr	s13, [pc, #28]	; 80040f0 <_ZN3IMU14DBC_GYRO_OFSETEv+0xc8>
 80040d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	    //HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
	    HAL_Delay(100);
 80040e0:	2064      	movs	r0, #100	; 0x64
 80040e2:	f002 f9e3 	bl	80064ac <HAL_Delay>
}
 80040e6:	bf00      	nop
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	44fa0000 	.word	0x44fa0000

080040f4 <_ZN3IMU12DBC_DATA_OKUEv>:
void IMU::DBC_DATA_OKU()
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
    DBC_ACC_OKU();
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f86d 	bl	80041dc <_ZN3IMU11DBC_ACC_OKUEv>
    DBC_SICAKLIK_OKU();
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f8a4 	bl	8004250 <_ZN3IMU16DBC_SICAKLIK_OKUEv>
    DBC_GYRO_OKU();
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f8ed 	bl	80042e8 <_ZN3IMU12DBC_GYRO_OKUEv>

    gyroEksen[0] -= gyroHesap[0];
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004114:	ee07 3a90 	vmov	s15, r3
 8004118:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004122:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004126:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800412a:	ee17 3a90 	vmov	r3, s15
 800412e:	b21a      	sxth	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	835a      	strh	r2, [r3, #26]
    gyroEksen[1] -= gyroHesap[1];
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800413a:	ee07 3a90 	vmov	s15, r3
 800413e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800414c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004150:	ee17 3a90 	vmov	r3, s15
 8004154:	b21a      	sxth	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	839a      	strh	r2, [r3, #28]
    gyroEksen[2] -= gyroHesap[2];
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004160:	ee07 3a90 	vmov	s15, r3
 8004164:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800416e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004172:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004176:	ee17 3a90 	vmov	r3, s15
 800417a:	b21a      	sxth	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	83da      	strh	r2, [r3, #30]
    for(int i=0;i<3;i++)
 8004180:	2300      	movs	r3, #0
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	e022      	b.n	80041cc <_ZN3IMU12DBC_DATA_OKUEv+0xd8>
    {
    	kalman.veriGuncelle(accEksen[i]);
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	3210      	adds	r2, #16
 800418e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8004192:	ee07 3a90 	vmov	s15, r3
 8004196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800419a:	eeb0 0a67 	vmov.f32	s0, s15
 800419e:	4608      	mov	r0, r1
 80041a0:	f000 fadd 	bl	800475e <_ZN14KalmanFiltresi12veriGuncelleEf>
    	kalman.veriGuncelle(gyroEksen[i]);
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	330c      	adds	r3, #12
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80041b4:	ee07 3a90 	vmov	s15, r3
 80041b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041bc:	eeb0 0a67 	vmov.f32	s0, s15
 80041c0:	4608      	mov	r0, r1
 80041c2:	f000 facc 	bl	800475e <_ZN14KalmanFiltresi12veriGuncelleEf>
    for(int i=0;i<3;i++)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	3301      	adds	r3, #1
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	ddd9      	ble.n	8004186 <_ZN3IMU12DBC_DATA_OKUEv+0x92>
    }

}
 80041d2:	bf00      	nop
 80041d4:	bf00      	nop
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <_ZN3IMU11DBC_ACC_OKUEv>:
void IMU::DBC_ACC_OKU()
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af02      	add	r7, sp, #8
 80041e2:	6078      	str	r0, [r7, #4]
	uint8_t accBuffer[6];

	accBuffer[0] = 0x3B;
 80041e4:	233b      	movs	r3, #59	; 0x3b
 80041e6:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, accBuffer, 1, 10);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6958      	ldr	r0, [r3, #20]
 80041ec:	f107 0208 	add.w	r2, r7, #8
 80041f0:	230a      	movs	r3, #10
 80041f2:	9300      	str	r3, [sp, #0]
 80041f4:	2301      	movs	r3, #1
 80041f6:	21d0      	movs	r1, #208	; 0xd0
 80041f8:	f003 f8a0 	bl	800733c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, accBuffer, 6, 10);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6958      	ldr	r0, [r3, #20]
 8004200:	f107 0208 	add.w	r2, r7, #8
 8004204:	230a      	movs	r3, #10
 8004206:	9300      	str	r3, [sp, #0]
 8004208:	2306      	movs	r3, #6
 800420a:	21d0      	movs	r1, #208	; 0xd0
 800420c:	f003 f994 	bl	8007538 <HAL_I2C_Master_Receive>
	accEksen[0] = (accBuffer[0] << 8 | accBuffer[1]);
 8004210:	7a3b      	ldrb	r3, [r7, #8]
 8004212:	021b      	lsls	r3, r3, #8
 8004214:	b21a      	sxth	r2, r3
 8004216:	7a7b      	ldrb	r3, [r7, #9]
 8004218:	b21b      	sxth	r3, r3
 800421a:	4313      	orrs	r3, r2
 800421c:	b21a      	sxth	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	841a      	strh	r2, [r3, #32]
	accEksen[1] = (accBuffer[2] << 8 | accBuffer[3]);
 8004222:	7abb      	ldrb	r3, [r7, #10]
 8004224:	021b      	lsls	r3, r3, #8
 8004226:	b21a      	sxth	r2, r3
 8004228:	7afb      	ldrb	r3, [r7, #11]
 800422a:	b21b      	sxth	r3, r3
 800422c:	4313      	orrs	r3, r2
 800422e:	b21a      	sxth	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	845a      	strh	r2, [r3, #34]	; 0x22
	accEksen[2] = (accBuffer[4] << 8 | accBuffer[5]);
 8004234:	7b3b      	ldrb	r3, [r7, #12]
 8004236:	021b      	lsls	r3, r3, #8
 8004238:	b21a      	sxth	r2, r3
 800423a:	7b7b      	ldrb	r3, [r7, #13]
 800423c:	b21b      	sxth	r3, r3
 800423e:	4313      	orrs	r3, r2
 8004240:	b21a      	sxth	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8004246:	bf00      	nop
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <_ZN3IMU16DBC_SICAKLIK_OKUEv>:
void IMU::DBC_SICAKLIK_OKU()
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af02      	add	r7, sp, #8
 8004256:	6078      	str	r0, [r7, #4]
	uint8_t sicaklikBuffer[2];

	sicaklikBuffer[0] = 0x41;
 8004258:	2341      	movs	r3, #65	; 0x41
 800425a:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 1, 10);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6958      	ldr	r0, [r3, #20]
 8004260:	f107 020c 	add.w	r2, r7, #12
 8004264:	230a      	movs	r3, #10
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	2301      	movs	r3, #1
 800426a:	21d0      	movs	r1, #208	; 0xd0
 800426c:	f003 f866 	bl	800733c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 2, 10);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6958      	ldr	r0, [r3, #20]
 8004274:	f107 020c 	add.w	r2, r7, #12
 8004278:	230a      	movs	r3, #10
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	2302      	movs	r3, #2
 800427e:	21d0      	movs	r1, #208	; 0xd0
 8004280:	f003 f95a 	bl	8007538 <HAL_I2C_Master_Receive>
	hamSicaklik_u16 = (sicaklikBuffer[0] << 8 | sicaklikBuffer[1]);
 8004284:	7b3b      	ldrb	r3, [r7, #12]
 8004286:	021b      	lsls	r3, r3, #8
 8004288:	b21a      	sxth	r2, r3
 800428a:	7b7b      	ldrb	r3, [r7, #13]
 800428c:	b21b      	sxth	r3, r3
 800428e:	4313      	orrs	r3, r2
 8004290:	b21b      	sxth	r3, r3
 8004292:	b29a      	uxth	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	Sicaklik_f=((float)((float)hamSicaklik_u16 / 333.87)) + 21;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80042a0:	ee07 3a90 	vmov	s15, r3
 80042a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a8:	ee17 0a90 	vmov	r0, s15
 80042ac:	f7fc f944 	bl	8000538 <__aeabi_f2d>
 80042b0:	a30b      	add	r3, pc, #44	; (adr r3, 80042e0 <_ZN3IMU16DBC_SICAKLIK_OKUEv+0x90>)
 80042b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b6:	f7fc fac1 	bl	800083c <__aeabi_ddiv>
 80042ba:	4602      	mov	r2, r0
 80042bc:	460b      	mov	r3, r1
 80042be:	4610      	mov	r0, r2
 80042c0:	4619      	mov	r1, r3
 80042c2:	f7fc fc89 	bl	8000bd8 <__aeabi_d2f>
 80042c6:	ee07 0a10 	vmov	s14, r0
 80042ca:	eef3 7a05 	vmov.f32	s15, #53	; 0x41a80000  21.0
 80042ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
}
 80042d8:	bf00      	nop
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	851eb852 	.word	0x851eb852
 80042e4:	4074ddeb 	.word	0x4074ddeb

080042e8 <_ZN3IMU12DBC_GYRO_OKUEv>:
void IMU::DBC_GYRO_OKU()
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af02      	add	r7, sp, #8
 80042ee:	6078      	str	r0, [r7, #4]

	uint8_t gyroBuffer[6];

	gyroBuffer[0] = 0x43;
 80042f0:	2343      	movs	r3, #67	; 0x43
 80042f2:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, gyroBuffer, 1, 10);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6958      	ldr	r0, [r3, #20]
 80042f8:	f107 0208 	add.w	r2, r7, #8
 80042fc:	230a      	movs	r3, #10
 80042fe:	9300      	str	r3, [sp, #0]
 8004300:	2301      	movs	r3, #1
 8004302:	21d0      	movs	r1, #208	; 0xd0
 8004304:	f003 f81a 	bl	800733c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, gyroBuffer, 6, 10);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6958      	ldr	r0, [r3, #20]
 800430c:	f107 0208 	add.w	r2, r7, #8
 8004310:	230a      	movs	r3, #10
 8004312:	9300      	str	r3, [sp, #0]
 8004314:	2306      	movs	r3, #6
 8004316:	21d0      	movs	r1, #208	; 0xd0
 8004318:	f003 f90e 	bl	8007538 <HAL_I2C_Master_Receive>
	gyroEksen[0] = (gyroBuffer[0] << 8 | gyroBuffer[1]);
 800431c:	7a3b      	ldrb	r3, [r7, #8]
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	b21a      	sxth	r2, r3
 8004322:	7a7b      	ldrb	r3, [r7, #9]
 8004324:	b21b      	sxth	r3, r3
 8004326:	4313      	orrs	r3, r2
 8004328:	b21a      	sxth	r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	835a      	strh	r2, [r3, #26]
	gyroEksen[1] = (gyroBuffer[2] << 8 | gyroBuffer[3]);
 800432e:	7abb      	ldrb	r3, [r7, #10]
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	b21a      	sxth	r2, r3
 8004334:	7afb      	ldrb	r3, [r7, #11]
 8004336:	b21b      	sxth	r3, r3
 8004338:	4313      	orrs	r3, r2
 800433a:	b21a      	sxth	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	839a      	strh	r2, [r3, #28]
	gyroEksen[2] = (gyroBuffer[4] << 8 | gyroBuffer[5]);
 8004340:	7b3b      	ldrb	r3, [r7, #12]
 8004342:	021b      	lsls	r3, r3, #8
 8004344:	b21a      	sxth	r2, r3
 8004346:	7b7b      	ldrb	r3, [r7, #13]
 8004348:	b21b      	sxth	r3, r3
 800434a:	4313      	orrs	r3, r2
 800434c:	b21a      	sxth	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	83da      	strh	r2, [r3, #30]

}
 8004352:	bf00      	nop
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	0000      	movs	r0, r0
 800435c:	0000      	movs	r0, r0
	...

08004360 <_ZN3IMU13DBC_ACI_BULMAEv>:
void IMU::DBC_ACI_BULMA()
{
 8004360:	b5b0      	push	{r4, r5, r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	DBC_DATA_OKU();//0.0014 0.000001066
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff fec3 	bl	80040f4 <_ZN3IMU12DBC_DATA_OKUEv>
	//Ham Veri Iyilestirmeleri
	gyroPitchAci_f += gyroEksen[0] * 0.00024;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004372:	4618      	mov	r0, r3
 8004374:	f7fc f8e0 	bl	8000538 <__aeabi_f2d>
 8004378:	4604      	mov	r4, r0
 800437a:	460d      	mov	r5, r1
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004382:	4618      	mov	r0, r3
 8004384:	f7fc f8c6 	bl	8000514 <__aeabi_i2d>
 8004388:	a39f      	add	r3, pc, #636	; (adr r3, 8004608 <_ZN3IMU13DBC_ACI_BULMAEv+0x2a8>)
 800438a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438e:	f7fc f92b 	bl	80005e8 <__aeabi_dmul>
 8004392:	4602      	mov	r2, r0
 8004394:	460b      	mov	r3, r1
 8004396:	4620      	mov	r0, r4
 8004398:	4629      	mov	r1, r5
 800439a:	f7fb ff6f 	bl	800027c <__adddf3>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4610      	mov	r0, r2
 80043a4:	4619      	mov	r1, r3
 80043a6:	f7fc fc17 	bl	8000bd8 <__aeabi_d2f>
 80043aa:	4602      	mov	r2, r0
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	645a      	str	r2, [r3, #68]	; 0x44
	gyroRollAci_f += gyroEksen[1] * 0.00024;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7fc f8bf 	bl	8000538 <__aeabi_f2d>
 80043ba:	4604      	mov	r4, r0
 80043bc:	460d      	mov	r5, r1
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fc f8a5 	bl	8000514 <__aeabi_i2d>
 80043ca:	a38f      	add	r3, pc, #572	; (adr r3, 8004608 <_ZN3IMU13DBC_ACI_BULMAEv+0x2a8>)
 80043cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d0:	f7fc f90a 	bl	80005e8 <__aeabi_dmul>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4620      	mov	r0, r4
 80043da:	4629      	mov	r1, r5
 80043dc:	f7fb ff4e 	bl	800027c <__adddf3>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4610      	mov	r0, r2
 80043e6:	4619      	mov	r1, r3
 80043e8:	f7fc fbf6 	bl	8000bd8 <__aeabi_d2f>
 80043ec:	4602      	mov	r2, r0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	641a      	str	r2, [r3, #64]	; 0x40
	gyroYawAci_f += gyroEksen[2] * 0.00024;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fc f89e 	bl	8000538 <__aeabi_f2d>
 80043fc:	4604      	mov	r4, r0
 80043fe:	460d      	mov	r5, r1
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004406:	4618      	mov	r0, r3
 8004408:	f7fc f884 	bl	8000514 <__aeabi_i2d>
 800440c:	a37e      	add	r3, pc, #504	; (adr r3, 8004608 <_ZN3IMU13DBC_ACI_BULMAEv+0x2a8>)
 800440e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004412:	f7fc f8e9 	bl	80005e8 <__aeabi_dmul>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	4620      	mov	r0, r4
 800441c:	4629      	mov	r1, r5
 800441e:	f7fb ff2d 	bl	800027c <__adddf3>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4610      	mov	r0, r2
 8004428:	4619      	mov	r1, r3
 800442a:	f7fc fbd5 	bl	8000bd8 <__aeabi_d2f>
 800442e:	4602      	mov	r2, r0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	649a      	str	r2, [r3, #72]	; 0x48

	accToplamVektor_s16 = sqrt((accEksen[0]*accEksen[0])+(accEksen[1]*accEksen[1])+(accEksen[2]*accEksen[2]));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800443a:	461a      	mov	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8004442:	fb03 f202 	mul.w	r2, r3, r2
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800444c:	4619      	mov	r1, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004454:	fb01 f303 	mul.w	r3, r1, r3
 8004458:	441a      	add	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004460:	4619      	mov	r1, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004468:	fb01 f303 	mul.w	r3, r1, r3
 800446c:	4413      	add	r3, r2
 800446e:	4618      	mov	r0, r3
 8004470:	f7fc f850 	bl	8000514 <__aeabi_i2d>
 8004474:	4602      	mov	r2, r0
 8004476:	460b      	mov	r3, r1
 8004478:	ec43 2b10 	vmov	d0, r2, r3
 800447c:	f007 f814 	bl	800b4a8 <sqrt>
 8004480:	ec53 2b10 	vmov	r2, r3, d0
 8004484:	4610      	mov	r0, r2
 8004486:	4619      	mov	r1, r3
 8004488:	f7fc fb5e 	bl	8000b48 <__aeabi_d2iz>
 800448c:	4603      	mov	r3, r0
 800448e:	b21a      	sxth	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	869a      	strh	r2, [r3, #52]	; 0x34

	//57.296 =1 /(3.142 /180)
	accPitchAci_f = asin((float)accEksen[1]/accToplamVektor_s16)*57.296;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80044a8:	ee07 3a90 	vmov	s15, r3
 80044ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044b0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80044b4:	ee16 0a90 	vmov	r0, s13
 80044b8:	f7fc f83e 	bl	8000538 <__aeabi_f2d>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	ec43 2b10 	vmov	d0, r2, r3
 80044c4:	f006 ff1c 	bl	800b300 <asin>
 80044c8:	ec51 0b10 	vmov	r0, r1, d0
 80044cc:	a350      	add	r3, pc, #320	; (adr r3, 8004610 <_ZN3IMU13DBC_ACI_BULMAEv+0x2b0>)
 80044ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d2:	f7fc f889 	bl	80005e8 <__aeabi_dmul>
 80044d6:	4602      	mov	r2, r0
 80044d8:	460b      	mov	r3, r1
 80044da:	4610      	mov	r0, r2
 80044dc:	4619      	mov	r1, r3
 80044de:	f7fc fb7b 	bl	8000bd8 <__aeabi_d2f>
 80044e2:	4602      	mov	r2, r0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	639a      	str	r2, [r3, #56]	; 0x38
	accRollAci_f = asin((float)accEksen[0]/accToplamVektor_s16)*-57.296;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80044ee:	ee07 3a90 	vmov	s15, r3
 80044f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80044fc:	ee07 3a90 	vmov	s15, r3
 8004500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004504:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004508:	ee16 0a90 	vmov	r0, s13
 800450c:	f7fc f814 	bl	8000538 <__aeabi_f2d>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	ec43 2b10 	vmov	d0, r2, r3
 8004518:	f006 fef2 	bl	800b300 <asin>
 800451c:	ec51 0b10 	vmov	r0, r1, d0
 8004520:	a33d      	add	r3, pc, #244	; (adr r3, 8004618 <_ZN3IMU13DBC_ACI_BULMAEv+0x2b8>)
 8004522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004526:	f7fc f85f 	bl	80005e8 <__aeabi_dmul>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4610      	mov	r0, r2
 8004530:	4619      	mov	r1, r3
 8004532:	f7fc fb51 	bl	8000bd8 <__aeabi_d2f>
 8004536:	4602      	mov	r2, r0
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	63da      	str	r2, [r3, #60]	; 0x3c

	pitchAcisi_f = gyroPitchAci_f * 0.9 + accPitchAci_f * 0.1;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004540:	4618      	mov	r0, r3
 8004542:	f7fb fff9 	bl	8000538 <__aeabi_f2d>
 8004546:	a336      	add	r3, pc, #216	; (adr r3, 8004620 <_ZN3IMU13DBC_ACI_BULMAEv+0x2c0>)
 8004548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454c:	f7fc f84c 	bl	80005e8 <__aeabi_dmul>
 8004550:	4602      	mov	r2, r0
 8004552:	460b      	mov	r3, r1
 8004554:	4614      	mov	r4, r2
 8004556:	461d      	mov	r5, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455c:	4618      	mov	r0, r3
 800455e:	f7fb ffeb 	bl	8000538 <__aeabi_f2d>
 8004562:	a331      	add	r3, pc, #196	; (adr r3, 8004628 <_ZN3IMU13DBC_ACI_BULMAEv+0x2c8>)
 8004564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004568:	f7fc f83e 	bl	80005e8 <__aeabi_dmul>
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4620      	mov	r0, r4
 8004572:	4629      	mov	r1, r5
 8004574:	f7fb fe82 	bl	800027c <__adddf3>
 8004578:	4602      	mov	r2, r0
 800457a:	460b      	mov	r3, r1
 800457c:	4610      	mov	r0, r2
 800457e:	4619      	mov	r1, r3
 8004580:	f7fc fb2a 	bl	8000bd8 <__aeabi_d2f>
 8004584:	4602      	mov	r2, r0
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	651a      	str	r2, [r3, #80]	; 0x50
	rollAci_f = gyroRollAci_f * 0.9 + accRollAci_f * 0.1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	4618      	mov	r0, r3
 8004590:	f7fb ffd2 	bl	8000538 <__aeabi_f2d>
 8004594:	a322      	add	r3, pc, #136	; (adr r3, 8004620 <_ZN3IMU13DBC_ACI_BULMAEv+0x2c0>)
 8004596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459a:	f7fc f825 	bl	80005e8 <__aeabi_dmul>
 800459e:	4602      	mov	r2, r0
 80045a0:	460b      	mov	r3, r1
 80045a2:	4614      	mov	r4, r2
 80045a4:	461d      	mov	r5, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fb ffc4 	bl	8000538 <__aeabi_f2d>
 80045b0:	a31d      	add	r3, pc, #116	; (adr r3, 8004628 <_ZN3IMU13DBC_ACI_BULMAEv+0x2c8>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	f7fc f817 	bl	80005e8 <__aeabi_dmul>
 80045ba:	4602      	mov	r2, r0
 80045bc:	460b      	mov	r3, r1
 80045be:	4620      	mov	r0, r4
 80045c0:	4629      	mov	r1, r5
 80045c2:	f7fb fe5b 	bl	800027c <__adddf3>
 80045c6:	4602      	mov	r2, r0
 80045c8:	460b      	mov	r3, r1
 80045ca:	4610      	mov	r0, r2
 80045cc:	4619      	mov	r1, r3
 80045ce:	f7fc fb03 	bl	8000bd8 <__aeabi_d2f>
 80045d2:	4602      	mov	r2, r0
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	64da      	str	r2, [r3, #76]	; 0x4c
	kalman.veriGuncelle(pitchAcisi_f);
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80045e0:	eeb0 0a67 	vmov.f32	s0, s15
 80045e4:	4610      	mov	r0, r2
 80045e6:	f000 f8ba 	bl	800475e <_ZN14KalmanFiltresi12veriGuncelleEf>
	kalman.veriGuncelle(rollAci_f);
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80045f2:	eeb0 0a67 	vmov.f32	s0, s15
 80045f6:	4610      	mov	r0, r2
 80045f8:	f000 f8b1 	bl	800475e <_ZN14KalmanFiltresi12veriGuncelleEf>
}
 80045fc:	bf00      	nop
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bdb0      	pop	{r4, r5, r7, pc}
 8004604:	f3af 8000 	nop.w
 8004608:	4d551d69 	.word	0x4d551d69
 800460c:	3f2f7510 	.word	0x3f2f7510
 8004610:	53f7ced9 	.word	0x53f7ced9
 8004614:	404ca5e3 	.word	0x404ca5e3
 8004618:	53f7ced9 	.word	0x53f7ced9
 800461c:	c04ca5e3 	.word	0xc04ca5e3
 8004620:	cccccccd 	.word	0xcccccccd
 8004624:	3feccccc 	.word	0x3feccccc
 8004628:	9999999a 	.word	0x9999999a
 800462c:	3fb99999 	.word	0x3fb99999

08004630 <_ZN3IMU7PitchAlEv>:

float* IMU::PitchAl(){ return &pitchAcisi_f;}
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3350      	adds	r3, #80	; 0x50
 800463c:	4618      	mov	r0, r3
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <_ZN3IMU6RollAlEv>:
float* IMU::RollAl(){return &rollAci_f;}
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	334c      	adds	r3, #76	; 0x4c
 8004654:	4618      	mov	r0, r3
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <_ZN3IMU5YawAlEv>:
float* IMU::YawAl(){return &gyroYawAci_f;}
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3348      	adds	r3, #72	; 0x48
 800466c:	4618      	mov	r0, r3
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <_ZN3IMU10SicaklikAlEv>:
float* IMU::SicaklikAl(){return &Sicaklik_f;}
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3358      	adds	r3, #88	; 0x58
 8004684:	4618      	mov	r0, r3
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <_ZN6IsaretC1Ev>:
 *  Created on: Aug 10, 2024
 *      Author: onurd
 */
#include "IsaretIsleme.h"

Isaret::Isaret()
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
{

}
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4618      	mov	r0, r3
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <_ZN6Isaret10ustSinirlaEff>:
float Isaret::ustSinirla(float isaret_f,float sinirdeger_f )
{
 80046a6:	b480      	push	{r7}
 80046a8:	b085      	sub	sp, #20
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	60f8      	str	r0, [r7, #12]
 80046ae:	ed87 0a02 	vstr	s0, [r7, #8]
 80046b2:	edc7 0a01 	vstr	s1, [r7, #4]
	if(isaret_f > sinirdeger_f )
 80046b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80046ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80046be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c6:	dd01      	ble.n	80046cc <_ZN6Isaret10ustSinirlaEff+0x26>
	{
		isaret_f = sinirdeger_f;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	60bb      	str	r3, [r7, #8]
	}
	return isaret_f;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	ee07 3a90 	vmov	s15, r3
}
 80046d2:	eeb0 0a67 	vmov.f32	s0, s15
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <_ZN6Isaret10altSinirlaEff>:
float Isaret::altSinirla(float isaret_f,float sinirdeger_f )
{
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80046ec:	edc7 0a01 	vstr	s1, [r7, #4]
	if(isaret_f < sinirdeger_f )
 80046f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80046f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80046f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004700:	d501      	bpl.n	8004706 <_ZN6Isaret10altSinirlaEff+0x26>
	{
		isaret_f = sinirdeger_f;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	60bb      	str	r3, [r7, #8]
	}
	return isaret_f;
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	ee07 3a90 	vmov	s15, r3
}
 800470c:	eeb0 0a67 	vmov.f32	s0, s15
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <_ZN14KalmanFiltresiC1Efff>:
 */


#include "Kalman.h"

KalmanFiltresi::KalmanFiltresi(float islemGurultu_f, float olcumGurultu_f, float tahminHata_f)
 800471a:	b480      	push	{r7}
 800471c:	b085      	sub	sp, #20
 800471e:	af00      	add	r7, sp, #0
 8004720:	60f8      	str	r0, [r7, #12]
 8004722:	ed87 0a02 	vstr	s0, [r7, #8]
 8004726:	edc7 0a01 	vstr	s1, [r7, #4]
 800472a:	ed87 1a00 	vstr	s2, [r7]
{
	Q=islemGurultu_f;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	601a      	str	r2, [r3, #0]
	R=olcumGurultu_f;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	605a      	str	r2, [r3, #4]
	P=tahminHata_f;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	609a      	str	r2, [r3, #8]
	K=0;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f04f 0200 	mov.w	r2, #0
 8004746:	60da      	str	r2, [r3, #12]
	X=0;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	611a      	str	r2, [r3, #16]
}
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4618      	mov	r0, r3
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <_ZN14KalmanFiltresi12veriGuncelleEf>:
float KalmanFiltresi::veriGuncelle(float veri_f)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
 8004766:	ed87 0a00 	vstr	s0, [r7]
    K = P / (P + R);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	edd3 6a02 	vldr	s13, [r3, #8]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	ed93 7a02 	vldr	s14, [r3, #8]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	edd3 7a01 	vldr	s15, [r3, #4]
 800477c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004780:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	edc3 7a03 	vstr	s15, [r3, #12]
    X = X + K * (veri_f - X);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	ed93 7a04 	vldr	s14, [r3, #16]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	edd3 6a03 	vldr	s13, [r3, #12]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	edd3 7a04 	vldr	s15, [r3, #16]
 800479c:	ed97 6a00 	vldr	s12, [r7]
 80047a0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80047a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	edc3 7a04 	vstr	s15, [r3, #16]
    P = (1 - K) * P + Q;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80047b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80047bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80047c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	edd3 7a00 	vldr	s15, [r3]
 80047d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	edc3 7a02 	vstr	s15, [r3, #8]

    return X;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	ee07 3a90 	vmov	s15, r3
}
 80047e2:	eeb0 0a67 	vmov.f32	s0, s15
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <_ZN3MAGC1EP17I2C_HandleTypeDef>:
#include "Mag.h"

#define HMC5883L_ADDRESS 0x1E << 1 // I2C adresi

MAG::MAG(I2C_HandleTypeDef *hi2c)
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
{
  this->hi2c = hi2c;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	601a      	str	r2, [r3, #0]
  x_s16 = y_s16 = z_s16 = 0;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	811a      	strh	r2, [r3, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	80da      	strh	r2, [r3, #6]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	809a      	strh	r2, [r3, #4]
  heading_f = headingAcisi_f = 0.0f;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	61da      	str	r2, [r3, #28]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69da      	ldr	r2, [r3, #28]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	619a      	str	r2, [r3, #24]
  xOffset_f = yOffset_f =0.0f;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f04f 0200 	mov.w	r2, #0
 8004830:	611a      	str	r2, [r3, #16]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691a      	ldr	r2, [r3, #16]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	60da      	str	r2, [r3, #12]
}
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4618      	mov	r0, r3
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <_ZN3MAG10YapilandirEv>:

void MAG::Yapilandir()
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b088      	sub	sp, #32
 800484c:	af02      	add	r7, sp, #8
 800484e:	6078      	str	r0, [r7, #4]
	//Configuration Register A
	uint8_t dataCRA[2] = {HMC5883_REGISTER_MAG_CRA_REG_M, 0x70}; // 8 ortalama, 15 Hz, normal ölçüm
 8004850:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004854:	82bb      	strh	r3, [r7, #20]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRA, 2, 100);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6818      	ldr	r0, [r3, #0]
 800485a:	f107 0214 	add.w	r2, r7, #20
 800485e:	2364      	movs	r3, #100	; 0x64
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	2302      	movs	r3, #2
 8004864:	213c      	movs	r1, #60	; 0x3c
 8004866:	f002 fd69 	bl	800733c <HAL_I2C_Master_Transmit>

	// Configuration Register B
	uint8_t dataCRB[2] = {HMC5883_REGISTER_MAG_CRB_REG_M, HMC5883_MAGGAIN_1_3}; // Kazanç = +/- 1.3
 800486a:	f242 0301 	movw	r3, #8193	; 0x2001
 800486e:	823b      	strh	r3, [r7, #16]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRB, 2, 100);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6818      	ldr	r0, [r3, #0]
 8004874:	f107 0210 	add.w	r2, r7, #16
 8004878:	2364      	movs	r3, #100	; 0x64
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	2302      	movs	r3, #2
 800487e:	213c      	movs	r1, #60	; 0x3c
 8004880:	f002 fd5c 	bl	800733c <HAL_I2C_Master_Transmit>

	// Mode Register
	uint8_t dataMR[2] = {HMC5883_REGISTER_MAG_MR_REG_M, 0x00}; // Sürekli ölçüm modu
 8004884:	2302      	movs	r3, #2
 8004886:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataMR, 2, 100);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6818      	ldr	r0, [r3, #0]
 800488c:	f107 020c 	add.w	r2, r7, #12
 8004890:	2364      	movs	r3, #100	; 0x64
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	2302      	movs	r3, #2
 8004896:	213c      	movs	r1, #60	; 0x3c
 8004898:	f002 fd50 	bl	800733c <HAL_I2C_Master_Transmit>
}
 800489c:	bf00      	nop
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <_ZN3MAG10MagDataOkuEPsS0_S0_>:

void MAG::MagDataOku(int16_t *x_s16, int16_t *y_s16, int16_t *z_s16)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b08a      	sub	sp, #40	; 0x28
 80048a8:	af04      	add	r7, sp, #16
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	603b      	str	r3, [r7, #0]
  uint8_t buffer[6];
  HAL_I2C_Mem_Read(hi2c, HMC5883L_ADDRESS, HMC5883_REGISTER_MAG_OUT_X_H_M, 1, buffer, 6, 100);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6818      	ldr	r0, [r3, #0]
 80048b6:	2364      	movs	r3, #100	; 0x64
 80048b8:	9302      	str	r3, [sp, #8]
 80048ba:	2306      	movs	r3, #6
 80048bc:	9301      	str	r3, [sp, #4]
 80048be:	f107 0310 	add.w	r3, r7, #16
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	2301      	movs	r3, #1
 80048c6:	2203      	movs	r2, #3
 80048c8:	213c      	movs	r1, #60	; 0x3c
 80048ca:	f003 f961 	bl	8007b90 <HAL_I2C_Mem_Read>

  *x_s16 = (int16_t)((buffer[0] << 8) | buffer[1]);
 80048ce:	7c3b      	ldrb	r3, [r7, #16]
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	b21a      	sxth	r2, r3
 80048d4:	7c7b      	ldrb	r3, [r7, #17]
 80048d6:	b21b      	sxth	r3, r3
 80048d8:	4313      	orrs	r3, r2
 80048da:	b21a      	sxth	r2, r3
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	801a      	strh	r2, [r3, #0]
  *z_s16 = (int16_t)((buffer[2] << 8) | buffer[3]);
 80048e0:	7cbb      	ldrb	r3, [r7, #18]
 80048e2:	021b      	lsls	r3, r3, #8
 80048e4:	b21a      	sxth	r2, r3
 80048e6:	7cfb      	ldrb	r3, [r7, #19]
 80048e8:	b21b      	sxth	r3, r3
 80048ea:	4313      	orrs	r3, r2
 80048ec:	b21a      	sxth	r2, r3
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	801a      	strh	r2, [r3, #0]
  *y_s16 = (int16_t)((buffer[4] << 8) | buffer[5]);
 80048f2:	7d3b      	ldrb	r3, [r7, #20]
 80048f4:	021b      	lsls	r3, r3, #8
 80048f6:	b21a      	sxth	r2, r3
 80048f8:	7d7b      	ldrb	r3, [r7, #21]
 80048fa:	b21b      	sxth	r3, r3
 80048fc:	4313      	orrs	r3, r2
 80048fe:	b21a      	sxth	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	801a      	strh	r2, [r3, #0]
}
 8004904:	bf00      	nop
 8004906:	3718      	adds	r7, #24
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <_ZN3MAG9KalibreEtEv>:
void MAG::KalibreEt()
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b088      	sub	sp, #32
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
    int16_t xEksen_s16, yEksen_s16,zEksen_s16;
    int16_t xMin = 3200, yMin = 3200,zMin = 3200;
 8004914:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8004918:	83fb      	strh	r3, [r7, #30]
 800491a:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 800491e:	83bb      	strh	r3, [r7, #28]
 8004920:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8004924:	837b      	strh	r3, [r7, #26]
    int16_t xMax = -3200, yMax = -3200,zMax=-3200;
 8004926:	f24f 3380 	movw	r3, #62336	; 0xf380
 800492a:	833b      	strh	r3, [r7, #24]
 800492c:	f24f 3380 	movw	r3, #62336	; 0xf380
 8004930:	82fb      	strh	r3, [r7, #22]
 8004932:	f24f 3380 	movw	r3, #62336	; 0xf380
 8004936:	82bb      	strh	r3, [r7, #20]


    for (int i = 0; i < 1000; i++)
 8004938:	2300      	movs	r3, #0
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	e03e      	b.n	80049bc <_ZN3MAG9KalibreEtEv+0xb0>
    {
        MagDataOku(&xEksen_s16, &yEksen_s16, &zEksen_s16);
 800493e:	f107 030a 	add.w	r3, r7, #10
 8004942:	f107 020c 	add.w	r2, r7, #12
 8004946:	f107 010e 	add.w	r1, r7, #14
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7ff ffaa 	bl	80048a4 <_ZN3MAG10MagDataOkuEPsS0_S0_>

        if (xEksen_s16 < xMin) xMin = xEksen_s16;
 8004950:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004954:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004958:	429a      	cmp	r2, r3
 800495a:	dd01      	ble.n	8004960 <_ZN3MAG9KalibreEtEv+0x54>
 800495c:	89fb      	ldrh	r3, [r7, #14]
 800495e:	83fb      	strh	r3, [r7, #30]
        if (xEksen_s16 > xMax) xMax = xEksen_s16;
 8004960:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004964:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004968:	429a      	cmp	r2, r3
 800496a:	da01      	bge.n	8004970 <_ZN3MAG9KalibreEtEv+0x64>
 800496c:	89fb      	ldrh	r3, [r7, #14]
 800496e:	833b      	strh	r3, [r7, #24]
        if (yEksen_s16 < yMin) yMin = yEksen_s16;
 8004970:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004974:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004978:	429a      	cmp	r2, r3
 800497a:	dd01      	ble.n	8004980 <_ZN3MAG9KalibreEtEv+0x74>
 800497c:	89bb      	ldrh	r3, [r7, #12]
 800497e:	83bb      	strh	r3, [r7, #28]
        if (yEksen_s16 > yMax) yMax = yEksen_s16;
 8004980:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004984:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004988:	429a      	cmp	r2, r3
 800498a:	da01      	bge.n	8004990 <_ZN3MAG9KalibreEtEv+0x84>
 800498c:	89bb      	ldrh	r3, [r7, #12]
 800498e:	82fb      	strh	r3, [r7, #22]
        if (zEksen_s16 < zMin) zMin = zEksen_s16;
 8004990:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004994:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8004998:	429a      	cmp	r2, r3
 800499a:	dd01      	ble.n	80049a0 <_ZN3MAG9KalibreEtEv+0x94>
 800499c:	897b      	ldrh	r3, [r7, #10]
 800499e:	837b      	strh	r3, [r7, #26]
        if (zEksen_s16 > zMax) zMax = zEksen_s16;
 80049a0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80049a4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	da01      	bge.n	80049b0 <_ZN3MAG9KalibreEtEv+0xa4>
 80049ac:	897b      	ldrh	r3, [r7, #10]
 80049ae:	82bb      	strh	r3, [r7, #20]

        HAL_Delay(10);
 80049b0:	200a      	movs	r0, #10
 80049b2:	f001 fd7b 	bl	80064ac <HAL_Delay>
    for (int i = 0; i < 1000; i++)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	3301      	adds	r3, #1
 80049ba:	613b      	str	r3, [r7, #16]
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049c2:	dbbc      	blt.n	800493e <_ZN3MAG9KalibreEtEv+0x32>
    }

    xOffset_f = (xMax + xMin) / 2;
 80049c4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80049c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80049cc:	4413      	add	r3, r2
 80049ce:	0fda      	lsrs	r2, r3, #31
 80049d0:	4413      	add	r3, r2
 80049d2:	105b      	asrs	r3, r3, #1
 80049d4:	ee07 3a90 	vmov	s15, r3
 80049d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	edc3 7a03 	vstr	s15, [r3, #12]
    yOffset_f = (yMax + yMin) / 2;
 80049e2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80049e6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80049ea:	4413      	add	r3, r2
 80049ec:	0fda      	lsrs	r2, r3, #31
 80049ee:	4413      	add	r3, r2
 80049f0:	105b      	asrs	r3, r3, #1
 80049f2:	ee07 3a90 	vmov	s15, r3
 80049f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	edc3 7a04 	vstr	s15, [r3, #16]
    zOffset_f = (zMax + zMin) / 2;
 8004a00:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004a04:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004a08:	4413      	add	r3, r2
 8004a0a:	0fda      	lsrs	r2, r3, #31
 8004a0c:	4413      	add	r3, r2
 8004a0e:	105b      	asrs	r3, r3, #1
 8004a10:	ee07 3a90 	vmov	s15, r3
 8004a14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8004a1e:	bf00      	nop
 8004a20:	3720      	adds	r7, #32
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <_ZN3MAG14HeadingOlusturEff>:
float* MAG::HeadingOlustur(float pitch, float roll)
{
 8004a28:	b5b0      	push	{r4, r5, r7, lr}
 8004a2a:	b08a      	sub	sp, #40	; 0x28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a34:	edc7 0a01 	vstr	s1, [r7, #4]
	float kalibreliX_f, kalibreliY_f,kalibreliZ_f;
	float TiltliX_f,TiltliY_f;
	float pitchRad,rollRad;
	MagDataOku(&x_s16,&y_s16,&z_s16);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	1d19      	adds	r1, r3, #4
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	1d9a      	adds	r2, r3, #6
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	3308      	adds	r3, #8
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f7ff ff2d 	bl	80048a4 <_ZN3MAG10MagDataOkuEPsS0_S0_>

	pitchRad = pitch * (M_PI / 180.0);
 8004a4a:	68b8      	ldr	r0, [r7, #8]
 8004a4c:	f7fb fd74 	bl	8000538 <__aeabi_f2d>
 8004a50:	a359      	add	r3, pc, #356	; (adr r3, 8004bb8 <_ZN3MAG14HeadingOlusturEff+0x190>)
 8004a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a56:	f7fb fdc7 	bl	80005e8 <__aeabi_dmul>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4610      	mov	r0, r2
 8004a60:	4619      	mov	r1, r3
 8004a62:	f7fc f8b9 	bl	8000bd8 <__aeabi_d2f>
 8004a66:	4603      	mov	r3, r0
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24
	rollRad = roll * (M_PI / 180.0);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fb fd64 	bl	8000538 <__aeabi_f2d>
 8004a70:	a351      	add	r3, pc, #324	; (adr r3, 8004bb8 <_ZN3MAG14HeadingOlusturEff+0x190>)
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	f7fb fdb7 	bl	80005e8 <__aeabi_dmul>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4610      	mov	r0, r2
 8004a80:	4619      	mov	r1, r3
 8004a82:	f7fc f8a9 	bl	8000bd8 <__aeabi_d2f>
 8004a86:	4603      	mov	r3, r0
 8004a88:	623b      	str	r3, [r7, #32]

	kalibreliX_f = x_s16 - xOffset_f;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aa2:	edc7 7a07 	vstr	s15, [r7, #28]
	kalibreliY_f = y_s16 - yOffset_f;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004aac:	ee07 3a90 	vmov	s15, r3
 8004ab0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	edd3 7a04 	vldr	s15, [r3, #16]
 8004aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004abe:	edc7 7a06 	vstr	s15, [r7, #24]
	kalibreliZ_f = z_s16 - zOffset_f;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004ac8:	ee07 3a90 	vmov	s15, r3
 8004acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	edd3 7a05 	vldr	s15, [r3, #20]
 8004ad6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ada:	edc7 7a05 	vstr	s15, [r7, #20]
	//TiltliX_f = kalibreliX_f * cos(pitchRad) + kalibreliZ_f * sin(pitchRad);
	//TiltliY_f = kalibreliY_f * cos(rollRad) - kalibreliZ_f * sin(rollRad);

	heading_f = atan2(kalibreliY_f, kalibreliX_f); //- pi ve pi arasında değer verir
 8004ade:	69b8      	ldr	r0, [r7, #24]
 8004ae0:	f7fb fd2a 	bl	8000538 <__aeabi_f2d>
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	460d      	mov	r5, r1
 8004ae8:	69f8      	ldr	r0, [r7, #28]
 8004aea:	f7fb fd25 	bl	8000538 <__aeabi_f2d>
 8004aee:	4602      	mov	r2, r0
 8004af0:	460b      	mov	r3, r1
 8004af2:	ec43 2b11 	vmov	d1, r2, r3
 8004af6:	ec45 4b10 	vmov	d0, r4, r5
 8004afa:	f006 fc35 	bl	800b368 <atan2>
 8004afe:	ec53 2b10 	vmov	r2, r3, d0
 8004b02:	4610      	mov	r0, r2
 8004b04:	4619      	mov	r1, r3
 8004b06:	f7fc f867 	bl	8000bd8 <__aeabi_d2f>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	619a      	str	r2, [r3, #24]

	if(heading_f < 0)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	edd3 7a06 	vldr	s15, [r3, #24]
 8004b16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1e:	d512      	bpl.n	8004b46 <_ZN3MAG14HeadingOlusturEff+0x11e>
		heading_f += 2*M_PI;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f7fb fd07 	bl	8000538 <__aeabi_f2d>
 8004b2a:	a325      	add	r3, pc, #148	; (adr r3, 8004bc0 <_ZN3MAG14HeadingOlusturEff+0x198>)
 8004b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b30:	f7fb fba4 	bl	800027c <__adddf3>
 8004b34:	4602      	mov	r2, r0
 8004b36:	460b      	mov	r3, r1
 8004b38:	4610      	mov	r0, r2
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	f7fc f84c 	bl	8000bd8 <__aeabi_d2f>
 8004b40:	4602      	mov	r2, r0
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	619a      	str	r2, [r3, #24]

	if(heading_f > 2*M_PI)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fb fcf4 	bl	8000538 <__aeabi_f2d>
 8004b50:	a31b      	add	r3, pc, #108	; (adr r3, 8004bc0 <_ZN3MAG14HeadingOlusturEff+0x198>)
 8004b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b56:	f7fb ffd7 	bl	8000b08 <__aeabi_dcmpgt>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d012      	beq.n	8004b86 <_ZN3MAG14HeadingOlusturEff+0x15e>
		heading_f -= 2*M_PI;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fb fce7 	bl	8000538 <__aeabi_f2d>
 8004b6a:	a315      	add	r3, pc, #84	; (adr r3, 8004bc0 <_ZN3MAG14HeadingOlusturEff+0x198>)
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f7fb fb82 	bl	8000278 <__aeabi_dsub>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4610      	mov	r0, r2
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	f7fc f82c 	bl	8000bd8 <__aeabi_d2f>
 8004b80:	4602      	mov	r2, r0
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	619a      	str	r2, [r3, #24]


	headingAcisi_f = heading_f * (180/M_PI); // dereceye çevrilir
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	699b      	ldr	r3, [r3, #24]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7fb fcd4 	bl	8000538 <__aeabi_f2d>
 8004b90:	a30d      	add	r3, pc, #52	; (adr r3, 8004bc8 <_ZN3MAG14HeadingOlusturEff+0x1a0>)
 8004b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b96:	f7fb fd27 	bl	80005e8 <__aeabi_dmul>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	f7fc f819 	bl	8000bd8 <__aeabi_d2f>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	61da      	str	r2, [r3, #28]

	return &headingAcisi_f;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	331c      	adds	r3, #28

}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3728      	adds	r7, #40	; 0x28
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bdb0      	pop	{r4, r5, r7, pc}
 8004bb8:	a2529d39 	.word	0xa2529d39
 8004bbc:	3f91df46 	.word	0x3f91df46
 8004bc0:	54442d18 	.word	0x54442d18
 8004bc4:	401921fb 	.word	0x401921fb
 8004bc8:	1a63c1f8 	.word	0x1a63c1f8
 8004bcc:	404ca5dc 	.word	0x404ca5dc

08004bd0 <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8004bda:	edc7 0a00 	vstr	s1, [r7]
 8004bde:	edd7 0a00 	vldr	s1, [r7]
 8004be2:	ed97 0a01 	vldr	s0, [r7, #4]
 8004be6:	f006 fc94 	bl	800b512 <atan2f>
 8004bea:	eef0 7a40 	vmov.f32	s15, s0
 8004bee:	eeb0 0a67 	vmov.f32	s0, s15
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <_ZSt3cosf>:
  { return __builtin_cosf(__x); }
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c02:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c06:	f006 fca5 	bl	800b554 <cosf>
 8004c0a:	eef0 7a40 	vmov.f32	s15, s0
 8004c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c22:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c26:	f006 fcd9 	bl	800b5dc <sinf>
 8004c2a:	eef0 7a40 	vmov.f32	s15, s0
 8004c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c32:	3708      	adds	r7, #8
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c42:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c46:	f006 fc67 	bl	800b518 <sqrtf>
 8004c4a:	eef0 7a40 	vmov.f32	s15, s0
 8004c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c52:	3708      	adds	r7, #8
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_t>:
 *
 *  Created on: Jun 29, 2024
 *      Author: onurd
 */
#include "Motor.h"
Motor::Motor(TIM_HandleTypeDef* htim_pwm, TIM_HandleTypeDef* htim_enc, GPIO_TypeDef* in1_port, uint16_t in1_pin, GPIO_TypeDef* in2_port, uint16_t in2_pin)
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	603b      	str	r3, [r7, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	615a      	str	r2, [r3, #20]
 8004c6e:	68f9      	ldr	r1, [r7, #12]
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	841a      	strh	r2, [r3, #32]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	845a      	strh	r2, [r3, #34]	; 0x22
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
{
	 htim_pwm_ = htim_pwm;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	68ba      	ldr	r2, [r7, #8]
 8004c94:	601a      	str	r2, [r3, #0]
	 htim_enc_ = htim_enc;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	605a      	str	r2, [r3, #4]
	 in1_port_ = in1_port;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	609a      	str	r2, [r3, #8]
	 in1_pin_ = in1_pin;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8b3a      	ldrh	r2, [r7, #24]
 8004ca6:	821a      	strh	r2, [r3, #16]
	 in2_port_ = in2_port;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	69fa      	ldr	r2, [r7, #28]
 8004cac:	60da      	str	r2, [r3, #12]
	 in2_pin_ = in2_pin;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8c3a      	ldrh	r2, [r7, #32]
 8004cb2:	825a      	strh	r2, [r3, #18]
}
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3714      	adds	r7, #20
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <_ZN5Motor10YapilandirEv>:
void Motor::Yapilandir()
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b082      	sub	sp, #8
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_1);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2100      	movs	r1, #0
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f004 fb7b 	bl	80093cc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_2);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2104      	movs	r1, #4
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f004 fb75 	bl	80093cc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_3);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2108      	movs	r1, #8
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f004 fb6f 	bl	80093cc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_4);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	210c      	movs	r1, #12
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f004 fb69 	bl	80093cc <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(htim_enc_, TIM_CHANNEL_ALL);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	213c      	movs	r1, #60	; 0x3c
 8004d00:	4618      	mov	r0, r3
 8004d02:	f004 fcd1 	bl	80096a8 <HAL_TIM_Encoder_Start>
    __HAL_TIM_SET_COUNTER(htim_enc_, 0);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004d10:	bf00      	nop
 8004d12:	3708      	adds	r7, #8
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <_ZN5Motor3PWMEtm>:
void Motor::PWM(uint16_t pwmDeger_u16,uint32_t channel_u32)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	460b      	mov	r3, r1
 8004d22:	607a      	str	r2, [r7, #4]
 8004d24:	817b      	strh	r3, [r7, #10]
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d105      	bne.n	8004d38 <_ZN5Motor3PWMEtm+0x20>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	897a      	ldrh	r2, [r7, #10]
 8004d34:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004d36:	e016      	b.n	8004d66 <_ZN5Motor3PWMEtm+0x4e>
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b04      	cmp	r3, #4
 8004d3c:	d105      	bne.n	8004d4a <_ZN5Motor3PWMEtm+0x32>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	897a      	ldrh	r2, [r7, #10]
 8004d46:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004d48:	e00d      	b.n	8004d66 <_ZN5Motor3PWMEtm+0x4e>
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d105      	bne.n	8004d5c <_ZN5Motor3PWMEtm+0x44>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	897a      	ldrh	r2, [r7, #10]
 8004d58:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004d5a:	e004      	b.n	8004d66 <_ZN5Motor3PWMEtm+0x4e>
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	897a      	ldrh	r2, [r7, #10]
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004d66:	bf00      	nop
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <_ZN5Motor8IleriGitEv>:

	motorAci_f = fmod(((float)toplamEncoderDegeri_s64 * 0.02347), 360.0);
	motorTur_u8 = ((float)toplamEncoderDegeri_s64 * 0.02347)/ 360.0;
}
void Motor::IleriGit()
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b082      	sub	sp, #8
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
	 HAL_GPIO_WritePin(in1_port_, in1_pin_, GPIO_PIN_SET); // IN1
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6898      	ldr	r0, [r3, #8]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	8a1b      	ldrh	r3, [r3, #16]
 8004d82:	2201      	movs	r2, #1
 8004d84:	4619      	mov	r1, r3
 8004d86:	f002 f957 	bl	8007038 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(in2_port_, in2_pin_, GPIO_PIN_RESET); // IN2
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68d8      	ldr	r0, [r3, #12]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	8a5b      	ldrh	r3, [r3, #18]
 8004d92:	2200      	movs	r2, #0
 8004d94:	4619      	mov	r1, r3
 8004d96:	f002 f94f 	bl	8007038 <HAL_GPIO_WritePin>
}
 8004d9a:	bf00      	nop
 8004d9c:	3708      	adds	r7, #8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <_ZN5Motor3DurEv>:
{
	 HAL_GPIO_WritePin(in1_port_, in1_pin_, GPIO_PIN_RESET); // IN1
	 HAL_GPIO_WritePin(in2_port_, in2_pin_,GPIO_PIN_SET); // IN2
}
void Motor::Dur()
{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b082      	sub	sp, #8
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(in1_port_, in1_pin_, GPIO_PIN_RESET); // IN1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6898      	ldr	r0, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	8a1b      	ldrh	r3, [r3, #16]
 8004db2:	2200      	movs	r2, #0
 8004db4:	4619      	mov	r1, r3
 8004db6:	f002 f93f 	bl	8007038 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(in2_port_, in2_pin_, GPIO_PIN_RESET); // IN2
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68d8      	ldr	r0, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	8a5b      	ldrh	r3, [r3, #18]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	f002 f937 	bl	8007038 <HAL_GPIO_WritePin>
}
 8004dca:	bf00      	nop
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <_ZN5ArabaC1ER5MotorS1_>:
int8_t* Motor::TurAl()
{
    return &motorTur_u8;
}

Araba::Araba(Motor& lmotor, Motor& rmotor) : lm(lmotor), rm(rmotor)
 8004dd2:	b480      	push	{r7}
 8004dd4:	b085      	sub	sp, #20
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	605a      	str	r2, [r3, #4]
{

}
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4618      	mov	r0, r3
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <_ZN5Araba3DurEv>:
void Araba::Dur()
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	lm.Dur();
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7ff ffcc 	bl	8004da2 <_ZN5Motor3DurEv>
	rm.Dur();
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7ff ffc7 	bl	8004da2 <_ZN5Motor3DurEv>
}
 8004e14:	bf00      	nop
 8004e16:	3708      	adds	r7, #8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <_ZN5Araba6duzGitEv>:
void Araba::duzGit()
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
	 lm.IleriGit();
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff ffa2 	bl	8004d72 <_ZN5Motor8IleriGitEv>
	 rm.IleriGit();
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7ff ff9d 	bl	8004d72 <_ZN5Motor8IleriGitEv>
}
 8004e38:	bf00      	nop
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <_ZN5Araba6sagGitEv>:
void Araba::sagGit()
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
	lm.IleriGit();
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff ff90 	bl	8004d72 <_ZN5Motor8IleriGitEv>
	rm.IleriGit();
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7ff ff8b 	bl	8004d72 <_ZN5Motor8IleriGitEv>
}
 8004e5c:	bf00      	nop
 8004e5e:	3708      	adds	r7, #8
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <_ZN5Araba6solGitEv>:
void Araba::solGit()
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
    lm.IleriGit();
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff ff7e 	bl	8004d72 <_ZN5Motor8IleriGitEv>
    rm.IleriGit();
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7ff ff79 	bl	8004d72 <_ZN5Motor8IleriGitEv>
}
 8004e80:	bf00      	nop
 8004e82:	3708      	adds	r7, #8
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <_ZN5Araba9mesafeBulEffff>:


float Araba::mesafeBul(float guncelLat_f, float guncelLon_f, float gidilecekLat_f, float gidilecekLon_f)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	ed2d 8b02 	vpush	{d8}
 8004e8e:	b08c      	sub	sp, #48	; 0x30
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6178      	str	r0, [r7, #20]
 8004e94:	ed87 0a04 	vstr	s0, [r7, #16]
 8004e98:	edc7 0a03 	vstr	s1, [r7, #12]
 8004e9c:	ed87 1a02 	vstr	s2, [r7, #8]
 8004ea0:	edc7 1a01 	vstr	s3, [r7, #4]
	guncelLat_f = guncelLat_f * (M_PI / 180.0);
 8004ea4:	6938      	ldr	r0, [r7, #16]
 8004ea6:	f7fb fb47 	bl	8000538 <__aeabi_f2d>
 8004eaa:	a364      	add	r3, pc, #400	; (adr r3, 800503c <_ZN5Araba9mesafeBulEffff+0x1b4>)
 8004eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb0:	f7fb fb9a 	bl	80005e8 <__aeabi_dmul>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4610      	mov	r0, r2
 8004eba:	4619      	mov	r1, r3
 8004ebc:	f7fb fe8c 	bl	8000bd8 <__aeabi_d2f>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	613b      	str	r3, [r7, #16]
	guncelLon_f = guncelLon_f * (M_PI / 180.0);
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f7fb fb37 	bl	8000538 <__aeabi_f2d>
 8004eca:	a35c      	add	r3, pc, #368	; (adr r3, 800503c <_ZN5Araba9mesafeBulEffff+0x1b4>)
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	f7fb fb8a 	bl	80005e8 <__aeabi_dmul>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	4610      	mov	r0, r2
 8004eda:	4619      	mov	r1, r3
 8004edc:	f7fb fe7c 	bl	8000bd8 <__aeabi_d2f>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	60fb      	str	r3, [r7, #12]
	gidilecekLat_f = gidilecekLat_f * (M_PI / 180.0);
 8004ee4:	68b8      	ldr	r0, [r7, #8]
 8004ee6:	f7fb fb27 	bl	8000538 <__aeabi_f2d>
 8004eea:	a354      	add	r3, pc, #336	; (adr r3, 800503c <_ZN5Araba9mesafeBulEffff+0x1b4>)
 8004eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef0:	f7fb fb7a 	bl	80005e8 <__aeabi_dmul>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4610      	mov	r0, r2
 8004efa:	4619      	mov	r1, r3
 8004efc:	f7fb fe6c 	bl	8000bd8 <__aeabi_d2f>
 8004f00:	4603      	mov	r3, r0
 8004f02:	60bb      	str	r3, [r7, #8]
	gidilecekLon_f = gidilecekLon_f * (M_PI / 180.0);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7fb fb17 	bl	8000538 <__aeabi_f2d>
 8004f0a:	a34c      	add	r3, pc, #304	; (adr r3, 800503c <_ZN5Araba9mesafeBulEffff+0x1b4>)
 8004f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f10:	f7fb fb6a 	bl	80005e8 <__aeabi_dmul>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4610      	mov	r0, r2
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	f7fb fe5c 	bl	8000bd8 <__aeabi_d2f>
 8004f20:	4603      	mov	r3, r0
 8004f22:	607b      	str	r3, [r7, #4]

	float latFark_f = gidilecekLat_f - guncelLat_f;
 8004f24:	ed97 7a02 	vldr	s14, [r7, #8]
 8004f28:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f30:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float lonFark_f = gidilecekLon_f - guncelLon_f;
 8004f34:	ed97 7a01 	vldr	s14, [r7, #4]
 8004f38:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f40:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	    // Haversine formülü
	float a = sin(latFark_f / 2) * sin(latFark_f / 2) + cos(guncelLat_f) * cos(gidilecekLat_f) * sin(lonFark_f / 2) * sin(lonFark_f / 2);
 8004f44:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004f48:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004f4c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004f50:	eeb0 0a47 	vmov.f32	s0, s14
 8004f54:	f7ff fe60 	bl	8004c18 <_ZSt3sinf>
 8004f58:	eeb0 8a40 	vmov.f32	s16, s0
 8004f5c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004f60:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004f64:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004f68:	eeb0 0a47 	vmov.f32	s0, s14
 8004f6c:	f7ff fe54 	bl	8004c18 <_ZSt3sinf>
 8004f70:	eef0 7a40 	vmov.f32	s15, s0
 8004f74:	ee28 8a27 	vmul.f32	s16, s16, s15
 8004f78:	ed97 0a04 	vldr	s0, [r7, #16]
 8004f7c:	f7ff fe3c 	bl	8004bf8 <_ZSt3cosf>
 8004f80:	eef0 8a40 	vmov.f32	s17, s0
 8004f84:	ed97 0a02 	vldr	s0, [r7, #8]
 8004f88:	f7ff fe36 	bl	8004bf8 <_ZSt3cosf>
 8004f8c:	eef0 7a40 	vmov.f32	s15, s0
 8004f90:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8004f94:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004f98:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004f9c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004fa0:	eeb0 0a47 	vmov.f32	s0, s14
 8004fa4:	f7ff fe38 	bl	8004c18 <_ZSt3sinf>
 8004fa8:	eef0 7a40 	vmov.f32	s15, s0
 8004fac:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8004fb0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004fb4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004fb8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004fbc:	eeb0 0a47 	vmov.f32	s0, s14
 8004fc0:	f7ff fe2a 	bl	8004c18 <_ZSt3sinf>
 8004fc4:	eef0 7a40 	vmov.f32	s15, s0
 8004fc8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8004fcc:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004fd0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float c = 2 * atan2(sqrt(a), sqrt(1 - a));
 8004fd4:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8004fd8:	f7ff fe2e 	bl	8004c38 <_ZSt4sqrtf>
 8004fdc:	eeb0 8a40 	vmov.f32	s16, s0
 8004fe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004fe4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fec:	eeb0 0a67 	vmov.f32	s0, s15
 8004ff0:	f7ff fe22 	bl	8004c38 <_ZSt4sqrtf>
 8004ff4:	eef0 7a40 	vmov.f32	s15, s0
 8004ff8:	eef0 0a67 	vmov.f32	s1, s15
 8004ffc:	eeb0 0a48 	vmov.f32	s0, s16
 8005000:	f7ff fde6 	bl	8004bd0 <_ZSt5atan2ff>
 8005004:	eef0 7a40 	vmov.f32	s15, s0
 8005008:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800500c:	edc7 7a08 	vstr	s15, [r7, #32]

	float mesafe_f = DUNYA_YARICAPI * c;
 8005010:	edd7 7a08 	vldr	s15, [r7, #32]
 8005014:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005038 <_ZN5Araba9mesafeBulEffff+0x1b0>
 8005018:	ee67 7a87 	vmul.f32	s15, s15, s14
 800501c:	edc7 7a07 	vstr	s15, [r7, #28]

	return mesafe_f;
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	ee07 3a90 	vmov	s15, r3
}
 8005026:	eeb0 0a67 	vmov.f32	s0, s15
 800502a:	3730      	adds	r7, #48	; 0x30
 800502c:	46bd      	mov	sp, r7
 800502e:	ecbd 8b02 	vpop	{d8}
 8005032:	bd80      	pop	{r7, pc}
 8005034:	f3af 8000 	nop.w
 8005038:	4ac26d70 	.word	0x4ac26d70
 800503c:	a2529d39 	.word	0xa2529d39
 8005040:	3f91df46 	.word	0x3f91df46
 8005044:	00000000 	.word	0x00000000

08005048 <_ZN5Araba10yonelimBulEffff>:
float Araba::yonelimBul(float guncelLat_f, float guncelLon_f, float gidilecekLat_f, float gidilecekLon_f)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	ed2d 8b02 	vpush	{d8}
 800504e:	b08a      	sub	sp, #40	; 0x28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6178      	str	r0, [r7, #20]
 8005054:	ed87 0a04 	vstr	s0, [r7, #16]
 8005058:	edc7 0a03 	vstr	s1, [r7, #12]
 800505c:	ed87 1a02 	vstr	s2, [r7, #8]
 8005060:	edc7 1a01 	vstr	s3, [r7, #4]
	guncelLat_f = guncelLat_f * (M_PI / 180.0);
 8005064:	6938      	ldr	r0, [r7, #16]
 8005066:	f7fb fa67 	bl	8000538 <__aeabi_f2d>
 800506a:	a360      	add	r3, pc, #384	; (adr r3, 80051ec <_ZN5Araba10yonelimBulEffff+0x1a4>)
 800506c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005070:	f7fb faba 	bl	80005e8 <__aeabi_dmul>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	4610      	mov	r0, r2
 800507a:	4619      	mov	r1, r3
 800507c:	f7fb fdac 	bl	8000bd8 <__aeabi_d2f>
 8005080:	4603      	mov	r3, r0
 8005082:	613b      	str	r3, [r7, #16]
	guncelLon_f = guncelLon_f * (M_PI / 180.0);
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7fb fa57 	bl	8000538 <__aeabi_f2d>
 800508a:	a358      	add	r3, pc, #352	; (adr r3, 80051ec <_ZN5Araba10yonelimBulEffff+0x1a4>)
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f7fb faaa 	bl	80005e8 <__aeabi_dmul>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4610      	mov	r0, r2
 800509a:	4619      	mov	r1, r3
 800509c:	f7fb fd9c 	bl	8000bd8 <__aeabi_d2f>
 80050a0:	4603      	mov	r3, r0
 80050a2:	60fb      	str	r3, [r7, #12]
	gidilecekLat_f = gidilecekLat_f * (M_PI / 180.0);
 80050a4:	68b8      	ldr	r0, [r7, #8]
 80050a6:	f7fb fa47 	bl	8000538 <__aeabi_f2d>
 80050aa:	a350      	add	r3, pc, #320	; (adr r3, 80051ec <_ZN5Araba10yonelimBulEffff+0x1a4>)
 80050ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b0:	f7fb fa9a 	bl	80005e8 <__aeabi_dmul>
 80050b4:	4602      	mov	r2, r0
 80050b6:	460b      	mov	r3, r1
 80050b8:	4610      	mov	r0, r2
 80050ba:	4619      	mov	r1, r3
 80050bc:	f7fb fd8c 	bl	8000bd8 <__aeabi_d2f>
 80050c0:	4603      	mov	r3, r0
 80050c2:	60bb      	str	r3, [r7, #8]
	gidilecekLon_f = gidilecekLon_f * (M_PI / 180.0);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f7fb fa37 	bl	8000538 <__aeabi_f2d>
 80050ca:	a348      	add	r3, pc, #288	; (adr r3, 80051ec <_ZN5Araba10yonelimBulEffff+0x1a4>)
 80050cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d0:	f7fb fa8a 	bl	80005e8 <__aeabi_dmul>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4610      	mov	r0, r2
 80050da:	4619      	mov	r1, r3
 80050dc:	f7fb fd7c 	bl	8000bd8 <__aeabi_d2f>
 80050e0:	4603      	mov	r3, r0
 80050e2:	607b      	str	r3, [r7, #4]

	float lonFark_f = gidilecekLon_f - guncelLon_f;
 80050e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80050e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80050ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050f0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // Bearing formülü
    float x = sin(lonFark_f) * cos(gidilecekLat_f);
 80050f4:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80050f8:	f7ff fd8e 	bl	8004c18 <_ZSt3sinf>
 80050fc:	eeb0 8a40 	vmov.f32	s16, s0
 8005100:	ed97 0a02 	vldr	s0, [r7, #8]
 8005104:	f7ff fd78 	bl	8004bf8 <_ZSt3cosf>
 8005108:	eef0 7a40 	vmov.f32	s15, s0
 800510c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005110:	edc7 7a08 	vstr	s15, [r7, #32]
    float y = cos(guncelLat_f) * sin(gidilecekLat_f) - sin(guncelLat_f) * cos(gidilecekLat_f) * cos(lonFark_f);
 8005114:	ed97 0a04 	vldr	s0, [r7, #16]
 8005118:	f7ff fd6e 	bl	8004bf8 <_ZSt3cosf>
 800511c:	eeb0 8a40 	vmov.f32	s16, s0
 8005120:	ed97 0a02 	vldr	s0, [r7, #8]
 8005124:	f7ff fd78 	bl	8004c18 <_ZSt3sinf>
 8005128:	eef0 7a40 	vmov.f32	s15, s0
 800512c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005130:	ed97 0a04 	vldr	s0, [r7, #16]
 8005134:	f7ff fd70 	bl	8004c18 <_ZSt3sinf>
 8005138:	eef0 8a40 	vmov.f32	s17, s0
 800513c:	ed97 0a02 	vldr	s0, [r7, #8]
 8005140:	f7ff fd5a 	bl	8004bf8 <_ZSt3cosf>
 8005144:	eef0 7a40 	vmov.f32	s15, s0
 8005148:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800514c:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8005150:	f7ff fd52 	bl	8004bf8 <_ZSt3cosf>
 8005154:	eef0 7a40 	vmov.f32	s15, s0
 8005158:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800515c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8005160:	edc7 7a07 	vstr	s15, [r7, #28]
    float yonelim_f = atan2(x, y);
 8005164:	edd7 0a07 	vldr	s1, [r7, #28]
 8005168:	ed97 0a08 	vldr	s0, [r7, #32]
 800516c:	f7ff fd30 	bl	8004bd0 <_ZSt5atan2ff>
 8005170:	ed87 0a06 	vstr	s0, [r7, #24]

    yonelim_f = yonelim_f * (180.0 / M_PI);
 8005174:	69b8      	ldr	r0, [r7, #24]
 8005176:	f7fb f9df 	bl	8000538 <__aeabi_f2d>
 800517a:	a31e      	add	r3, pc, #120	; (adr r3, 80051f4 <_ZN5Araba10yonelimBulEffff+0x1ac>)
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f7fb fa32 	bl	80005e8 <__aeabi_dmul>
 8005184:	4602      	mov	r2, r0
 8005186:	460b      	mov	r3, r1
 8005188:	4610      	mov	r0, r2
 800518a:	4619      	mov	r1, r3
 800518c:	f7fb fd24 	bl	8000bd8 <__aeabi_d2f>
 8005190:	4603      	mov	r3, r0
 8005192:	61bb      	str	r3, [r7, #24]

    return fmod(yonelim_f + 360.0, 360.0);
 8005194:	69b8      	ldr	r0, [r7, #24]
 8005196:	f7fb f9cf 	bl	8000538 <__aeabi_f2d>
 800519a:	f04f 0200 	mov.w	r2, #0
 800519e:	4b12      	ldr	r3, [pc, #72]	; (80051e8 <_ZN5Araba10yonelimBulEffff+0x1a0>)
 80051a0:	f7fb f86c 	bl	800027c <__adddf3>
 80051a4:	4602      	mov	r2, r0
 80051a6:	460b      	mov	r3, r1
 80051a8:	ec43 2b17 	vmov	d7, r2, r3
 80051ac:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 80051e0 <_ZN5Araba10yonelimBulEffff+0x198>
 80051b0:	eeb0 0a47 	vmov.f32	s0, s14
 80051b4:	eef0 0a67 	vmov.f32	s1, s15
 80051b8:	f006 f8d8 	bl	800b36c <fmod>
 80051bc:	ec53 2b10 	vmov	r2, r3, d0
 80051c0:	4610      	mov	r0, r2
 80051c2:	4619      	mov	r1, r3
 80051c4:	f7fb fd08 	bl	8000bd8 <__aeabi_d2f>
 80051c8:	4603      	mov	r3, r0
 80051ca:	ee07 3a90 	vmov	s15, r3
}
 80051ce:	eeb0 0a67 	vmov.f32	s0, s15
 80051d2:	3728      	adds	r7, #40	; 0x28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	ecbd 8b02 	vpop	{d8}
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	f3af 8000 	nop.w
 80051e0:	00000000 	.word	0x00000000
 80051e4:	40768000 	.word	0x40768000
 80051e8:	40768000 	.word	0x40768000
 80051ec:	a2529d39 	.word	0xa2529d39
 80051f0:	3f91df46 	.word	0x3f91df46
 80051f4:	1a63c1f8 	.word	0x1a63c1f8
 80051f8:	404ca5dc 	.word	0x404ca5dc

080051fc <_ZN5PaketC1EP20__UART_HandleTypeDef>:
	YOKLAMA=0x03,
	DUR=0x04

};

Paket::Paket(UART_HandleTypeDef* huart)
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	701a      	strb	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	705a      	strb	r2, [r3, #1]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	709a      	strb	r2, [r3, #2]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	70da      	strb	r2, [r3, #3]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	711a      	strb	r2, [r3, #4]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	715a      	strb	r2, [r3, #5]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	719a      	strb	r2, [r3, #6]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f04f 0200 	mov.w	r2, #0
 8005256:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f04f 0200 	mov.w	r2, #0
 8005260:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f04f 0200 	mov.w	r2, #0
 800526a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
{
	this->huart=huart;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	609a      	str	r2, [r3, #8]

}
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4618      	mov	r0, r3
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <_ZN5PaketC1Ehhhh>:
Paket::Paket(uint8_t baslik1_u8, uint8_t baslik2_u8, uint8_t paketTipi_u8, uint8_t dataBoyutu_u8)
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	4608      	mov	r0, r1
 800528c:	4611      	mov	r1, r2
 800528e:	461a      	mov	r2, r3
 8005290:	4603      	mov	r3, r0
 8005292:	70fb      	strb	r3, [r7, #3]
 8005294:	460b      	mov	r3, r1
 8005296:	70bb      	strb	r3, [r7, #2]
 8005298:	4613      	mov	r3, r2
 800529a:	707b      	strb	r3, [r7, #1]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	701a      	strb	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	705a      	strb	r2, [r3, #1]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	709a      	strb	r2, [r3, #2]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	70da      	strb	r2, [r3, #3]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	711a      	strb	r2, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	715a      	strb	r2, [r3, #5]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	719a      	strb	r2, [r3, #6]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f04f 0200 	mov.w	r2, #0
 80052ec:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f04f 0200 	mov.w	r2, #0
 80052f6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f04f 0200 	mov.w	r2, #0
 8005300:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
{
	this->baslik1_u8=baslik1_u8;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	78fa      	ldrb	r2, [r7, #3]
 8005308:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5
	this->baslik2_u8=baslik2_u8;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	78ba      	ldrb	r2, [r7, #2]
 8005310:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
	this->paketTipi_u8=paketTipi_u8;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	787a      	ldrb	r2, [r7, #1]
 8005318:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
	this->dataBoyutu_u8=dataBoyutu_u8;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	7c3a      	ldrb	r2, [r7, #16]
 8005320:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
}
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4618      	mov	r0, r3
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <_ZN5Paket20PaketKesmeYapilandirEv>:
void Paket::PaketKesmeYapilandir()
{
 8005332:	b580      	push	{r7, lr}
 8005334:	b082      	sub	sp, #8
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &ArayuzData,1);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6898      	ldr	r0, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	3357      	adds	r3, #87	; 0x57
 8005342:	2201      	movs	r2, #1
 8005344:	4619      	mov	r1, r3
 8005346:	f005 f860 	bl	800a40a <HAL_UART_Receive_IT>
}
 800534a:	bf00      	nop
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <_ZN5Paket15GpsPaketOlusturEffff>:
void Paket::GpsPaketOlustur(float latitude,float longitude,float altitude,float derece)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b086      	sub	sp, #24
 8005356:	af00      	add	r7, sp, #0
 8005358:	6178      	str	r0, [r7, #20]
 800535a:	ed87 0a04 	vstr	s0, [r7, #16]
 800535e:	edc7 0a03 	vstr	s1, [r7, #12]
 8005362:	ed87 1a02 	vstr	s2, [r7, #8]
 8005366:	edc7 1a01 	vstr	s3, [r7, #4]

    gpspaket[0] = baslik1_u8;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f893 20f5 	ldrb.w	r2, [r3, #245]	; 0xf5
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	731a      	strb	r2, [r3, #12]
    gpspaket[1] = baslik2_u8;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	735a      	strb	r2, [r3, #13]
    gpspaket[2] = paketTipi_u8;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f893 20f7 	ldrb.w	r2, [r3, #247]	; 0xf7
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	739a      	strb	r2, [r3, #14]
    gpspaket[3] = dataBoyutu_u8;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	73da      	strb	r2, [r3, #15]

    floatToBytes(&latitude, latBytes_u8);
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f103 02e5 	add.w	r2, r3, #229	; 0xe5
 8005398:	f107 0310 	add.w	r3, r7, #16
 800539c:	4619      	mov	r1, r3
 800539e:	6978      	ldr	r0, [r7, #20]
 80053a0:	f000 fd08 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&longitude, lonBytes_u8);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f103 02e9 	add.w	r2, r3, #233	; 0xe9
 80053aa:	f107 030c 	add.w	r3, r7, #12
 80053ae:	4619      	mov	r1, r3
 80053b0:	6978      	ldr	r0, [r7, #20]
 80053b2:	f000 fcff 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&altitude, altBytes_u8);
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	f103 02ed 	add.w	r2, r3, #237	; 0xed
 80053bc:	f107 0308 	add.w	r3, r7, #8
 80053c0:	4619      	mov	r1, r3
 80053c2:	6978      	ldr	r0, [r7, #20]
 80053c4:	f000 fcf6 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>


    memcpy(gpspaket + 4, latBytes_u8, 4);
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	330c      	adds	r3, #12
 80053cc:	3304      	adds	r3, #4
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	32e5      	adds	r2, #229	; 0xe5
 80053d2:	6812      	ldr	r2, [r2, #0]
 80053d4:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 8, lonBytes_u8, 4);
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	330c      	adds	r3, #12
 80053da:	3308      	adds	r3, #8
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	32e9      	adds	r2, #233	; 0xe9
 80053e0:	6812      	ldr	r2, [r2, #0]
 80053e2:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 12, altBytes_u8, 4);
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	330c      	adds	r3, #12
 80053e8:	330c      	adds	r3, #12
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	32ed      	adds	r2, #237	; 0xed
 80053ee:	6812      	ldr	r2, [r2, #0]
 80053f0:	601a      	str	r2, [r3, #0]

    gpspaket[16]=CRC8Hesaplama(gpspaket,4, 16);
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f103 010c 	add.w	r1, r3, #12
 80053f8:	2310      	movs	r3, #16
 80053fa:	2204      	movs	r2, #4
 80053fc:	6978      	ldr	r0, [r7, #20]
 80053fe:	f000 fc33 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8005402:	4603      	mov	r3, r0
 8005404:	461a      	mov	r2, r3
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	771a      	strb	r2, [r3, #28]
}
 800540a:	bf00      	nop
 800540c:	3718      	adds	r7, #24
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <_ZN5Paket15ImuPaketOlusturEffff>:
void Paket::ImuPaketOlustur(float pitch,float roll,float heading,float sicaklik)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b086      	sub	sp, #24
 8005416:	af00      	add	r7, sp, #0
 8005418:	6178      	str	r0, [r7, #20]
 800541a:	ed87 0a04 	vstr	s0, [r7, #16]
 800541e:	edc7 0a03 	vstr	s1, [r7, #12]
 8005422:	ed87 1a02 	vstr	s2, [r7, #8]
 8005426:	edc7 1a01 	vstr	s3, [r7, #4]
    imupaket[0] = baslik1_u8;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f893 20f5 	ldrb.w	r2, [r3, #245]	; 0xf5
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	775a      	strb	r2, [r3, #29]
    imupaket[1] = baslik2_u8;
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	779a      	strb	r2, [r3, #30]
    imupaket[2] = paketTipi_u8;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f893 20f7 	ldrb.w	r2, [r3, #247]	; 0xf7
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	77da      	strb	r2, [r3, #31]
    imupaket[3] = dataBoyutu_u8;
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f883 2020 	strb.w	r2, [r3, #32]

    floatToBytes(&pitch, pitchBytes_u8);
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f103 02d1 	add.w	r2, r3, #209	; 0xd1
 800545a:	f107 0310 	add.w	r3, r7, #16
 800545e:	4619      	mov	r1, r3
 8005460:	6978      	ldr	r0, [r7, #20]
 8005462:	f000 fca7 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&roll, rollBytes_u8);
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f103 02d5 	add.w	r2, r3, #213	; 0xd5
 800546c:	f107 030c 	add.w	r3, r7, #12
 8005470:	4619      	mov	r1, r3
 8005472:	6978      	ldr	r0, [r7, #20]
 8005474:	f000 fc9e 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&heading, headingBytes_u8);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f103 02d9 	add.w	r2, r3, #217	; 0xd9
 800547e:	f107 0308 	add.w	r3, r7, #8
 8005482:	4619      	mov	r1, r3
 8005484:	6978      	ldr	r0, [r7, #20]
 8005486:	f000 fc95 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&sicaklik, sicaklikBytes_u8);
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f103 02dd 	add.w	r2, r3, #221	; 0xdd
 8005490:	1d3b      	adds	r3, r7, #4
 8005492:	4619      	mov	r1, r3
 8005494:	6978      	ldr	r0, [r7, #20]
 8005496:	f000 fc8d 	bl	8005db4 <_ZN5Paket12floatToBytesEPfPh>

    memcpy(imupaket + 4, pitchBytes_u8, 4);
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	331d      	adds	r3, #29
 800549e:	3304      	adds	r3, #4
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	32d1      	adds	r2, #209	; 0xd1
 80054a4:	6812      	ldr	r2, [r2, #0]
 80054a6:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 8, rollBytes_u8, 4);
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	331d      	adds	r3, #29
 80054ac:	3308      	adds	r3, #8
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	32d5      	adds	r2, #213	; 0xd5
 80054b2:	6812      	ldr	r2, [r2, #0]
 80054b4:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 12, headingBytes_u8, 4);
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	331d      	adds	r3, #29
 80054ba:	330c      	adds	r3, #12
 80054bc:	697a      	ldr	r2, [r7, #20]
 80054be:	32d9      	adds	r2, #217	; 0xd9
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 16, sicaklikBytes_u8, 4);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	331d      	adds	r3, #29
 80054c8:	3310      	adds	r3, #16
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	32dd      	adds	r2, #221	; 0xdd
 80054ce:	6812      	ldr	r2, [r2, #0]
 80054d0:	601a      	str	r2, [r3, #0]

    imupaket[20] = CRC8Hesaplama(imupaket, 4,20);
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f103 011d 	add.w	r1, r3, #29
 80054d8:	2314      	movs	r3, #20
 80054da:	2204      	movs	r2, #4
 80054dc:	6978      	ldr	r0, [r7, #20]
 80054de:	f000 fbc3 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 80054e2:	4603      	mov	r3, r0
 80054e4:	461a      	mov	r2, r3
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 80054ec:	bf00      	nop
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <_ZN5Paket20VersiyonPaketOlusturEhhh>:
	memcpy(sistempaket + 8, bataryaBytes_u8, 4);

	sistempaket[12] = CRC8Hesaplama(sistempaket, 4,12);
}
void Paket::VersiyonPaketOlustur(uint8_t b,uint8_t o,uint8_t s)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	4608      	mov	r0, r1
 80054fe:	4611      	mov	r1, r2
 8005500:	461a      	mov	r2, r3
 8005502:	4603      	mov	r3, r0
 8005504:	70fb      	strb	r3, [r7, #3]
 8005506:	460b      	mov	r3, r1
 8005508:	70bb      	strb	r3, [r7, #2]
 800550a:	4613      	mov	r3, r2
 800550c:	707b      	strb	r3, [r7, #1]
	versiyonpaket[0] = baslik1_u8;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 20f5 	ldrb.w	r2, [r3, #245]	; 0xf5
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	versiyonpaket[1] = baslik2_u8;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	versiyonpaket[2] = paketTipi_u8;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 20f7 	ldrb.w	r2, [r3, #247]	; 0xf7
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	versiyonpaket[3] = dataBoyutu_u8;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	versiyonpaket[4] = b;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	78fa      	ldrb	r2, [r7, #3]
 8005542:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	versiyonpaket[5] = o;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	78ba      	ldrb	r2, [r7, #2]
 800554a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	versiyonpaket[6] = s;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	787a      	ldrb	r2, [r7, #1]
 8005552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	versiyonpaket[7] = CRC8Hesaplama(versiyonpaket, 4,7);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f103 013f 	add.w	r1, r3, #63	; 0x3f
 800555c:	2307      	movs	r3, #7
 800555e:	2204      	movs	r2, #4
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 fb81 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8005566:	4603      	mov	r3, r0
 8005568:	461a      	mov	r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
}
 8005570:	bf00      	nop
 8005572:	3708      	adds	r7, #8
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <_ZN5Paket19YoklamaPaketOlusturEv>:
void Paket::YoklamaPaketOlustur()
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
	yoklamapaket[0] = baslik1_u8;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 20f5 	ldrb.w	r2, [r3, #245]	; 0xf5
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	yoklamapaket[1] = baslik2_u8;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	yoklamapaket[2] = paketTipi_u8;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f893 20f7 	ldrb.w	r2, [r3, #247]	; 0xf7
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	yoklamapaket[3] = dataBoyutu_u8;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	yoklamapaket[4] = 0x01;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	yoklamapaket[5] = 0x02;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	yoklamapaket[6] = 0x03;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2203      	movs	r2, #3
 80055c4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	yoklamapaket[7] = CRC8Hesaplama(yoklamapaket, 4,7);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f103 0147 	add.w	r1, r3, #71	; 0x47
 80055ce:	2307      	movs	r3, #7
 80055d0:	2204      	movs	r2, #4
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 fb48 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 80055d8:	4603      	mov	r3, r0
 80055da:	461a      	mov	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
}
 80055e2:	bf00      	nop
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <_ZN5Paket16RotaPaketOlusturEv>:
void Paket::RotaPaketOlustur()
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b082      	sub	sp, #8
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
	rotapaket[0] = baslik1_u8;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 20f5 	ldrb.w	r2, [r3, #245]	; 0xf5
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	rotapaket[1] = baslik2_u8;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	rotapaket[2] = paketTipi_u8;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 20f7 	ldrb.w	r2, [r3, #247]	; 0xf7
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	rotapaket[3] = dataBoyutu_u8;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	rotapaket[4] = 0x11;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2211      	movs	r2, #17
 8005626:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	rotapaket[5] = 0x22;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2222      	movs	r2, #34	; 0x22
 800562e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	rotapaket[6] = 0x33;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2233      	movs	r2, #51	; 0x33
 8005636:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	rotapaket[7] = CRC8Hesaplama(rotapaket, 4,7);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f103 014f 	add.w	r1, r3, #79	; 0x4f
 8005640:	2307      	movs	r3, #7
 8005642:	2204      	movs	r2, #4
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 fb0f 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800564a:	4603      	mov	r3, r0
 800564c:	461a      	mov	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
}
 8005654:	bf00      	nop
 8005656:	3708      	adds	r7, #8
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <_ZN5Paket13gpsPaketCagirEPh>:
void Paket::gpsPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, gpspaket, sizeof(gpspaket));}
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	330c      	adds	r3, #12
 800566a:	2211      	movs	r2, #17
 800566c:	4619      	mov	r1, r3
 800566e:	6838      	ldr	r0, [r7, #0]
 8005670:	f009 fa65 	bl	800eb3e <memcpy>
 8005674:	bf00      	nop
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <_ZN5Paket13imuPaketCagirEPh>:
void Paket::imuPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, imupaket, sizeof(imupaket));}
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	331d      	adds	r3, #29
 800568a:	2215      	movs	r2, #21
 800568c:	4619      	mov	r1, r3
 800568e:	6838      	ldr	r0, [r7, #0]
 8005690:	f009 fa55 	bl	800eb3e <memcpy>
 8005694:	bf00      	nop
 8005696:	3708      	adds	r7, #8
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <_ZN5Paket18versiyonPaketCagirEPh>:
void Paket::sistemPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, sistempaket, sizeof(sistempaket));}
void Paket::versiyonPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, versiyonpaket, sizeof(versiyonpaket));}
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	333f      	adds	r3, #63	; 0x3f
 80056aa:	2208      	movs	r2, #8
 80056ac:	4619      	mov	r1, r3
 80056ae:	6838      	ldr	r0, [r7, #0]
 80056b0:	f009 fa45 	bl	800eb3e <memcpy>
 80056b4:	bf00      	nop
 80056b6:	3708      	adds	r7, #8
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <_ZN5Paket17yoklamaPaketCagirEPh>:
void Paket::yoklamaPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, yoklamapaket, sizeof(yoklamapaket));}
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	3347      	adds	r3, #71	; 0x47
 80056ca:	2208      	movs	r2, #8
 80056cc:	4619      	mov	r1, r3
 80056ce:	6838      	ldr	r0, [r7, #0]
 80056d0:	f009 fa35 	bl	800eb3e <memcpy>
 80056d4:	bf00      	nop
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <_ZN5Paket14rotaPaketCagirEPh>:
void Paket::rotaPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, rotapaket, sizeof(rotapaket));}
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	334f      	adds	r3, #79	; 0x4f
 80056ea:	2208      	movs	r2, #8
 80056ec:	4619      	mov	r1, r3
 80056ee:	6838      	ldr	r0, [r7, #0]
 80056f0:	f009 fa25 	bl	800eb3e <memcpy>
 80056f4:	bf00      	nop
 80056f6:	3708      	adds	r7, #8
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv>:

void Paket::ArayuzDataAlveBayrakKaldir()
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
	if (ArayuzData!=0xFF)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 800570a:	2bff      	cmp	r3, #255	; 0xff
 800570c:	d01d      	beq.n	800574a <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv+0x4e>
	{
		ArayuzBuffer_u8[ArayuzIndex_u8] = ArayuzData;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8005714:	4619      	mov	r1, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	440b      	add	r3, r1
 8005720:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		ArayuzIndex_u8 = (ArayuzIndex_u8 + 1) % sizeof(ArayuzBuffer_u8);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 800572a:	3301      	adds	r3, #1
 800572c:	4619      	mov	r1, r3
 800572e:	4b0e      	ldr	r3, [pc, #56]	; (8005768 <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv+0x6c>)
 8005730:	fba3 2301 	umull	r2, r3, r3, r1
 8005734:	099a      	lsrs	r2, r3, #6
 8005736:	4613      	mov	r3, r2
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	1a9b      	subs	r3, r3, r2
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	1aca      	subs	r2, r1, r3
 8005740:	b2d2      	uxtb	r2, r2
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8005748:	e002      	b.n	8005750 <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv+0x54>
	}
	else
	{
		PaketCozBayrak=true;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2201      	movs	r2, #1
 800574e:	701a      	strb	r2, [r3, #0]
	}
	 HAL_UART_Receive_IT(huart, &ArayuzData, 1);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6898      	ldr	r0, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	3357      	adds	r3, #87	; 0x57
 8005758:	2201      	movs	r2, #1
 800575a:	4619      	mov	r1, r3
 800575c:	f004 fe55 	bl	800a40a <HAL_UART_Receive_IT>
}
 8005760:	bf00      	nop
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	88888889 	.word	0x88888889

0800576c <_ZN5Paket8PaketCozEv>:
void Paket::PaketCoz()
{
 800576c:	b590      	push	{r4, r7, lr}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
    Durumlar Durum = Baslik1Coz;
 8005774:	2300      	movs	r3, #0
 8005776:	73fb      	strb	r3, [r7, #15]
    Paketler Paket = VERSIYON;
 8005778:	2302      	movs	r3, #2
 800577a:	73bb      	strb	r3, [r7, #14]
    bool islem = true;
 800577c:	2301      	movs	r3, #1
 800577e:	737b      	strb	r3, [r7, #13]

    while (islem)
 8005780:	bf00      	nop
 8005782:	e24b      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>
    {
        switch (Durum)
 8005784:	7bfb      	ldrb	r3, [r7, #15]
 8005786:	2b04      	cmp	r3, #4
 8005788:	f200 8248 	bhi.w	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>
 800578c:	a201      	add	r2, pc, #4	; (adr r2, 8005794 <_ZN5Paket8PaketCozEv+0x28>)
 800578e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005792:	bf00      	nop
 8005794:	080057a9 	.word	0x080057a9
 8005798:	080057f3 	.word	0x080057f3
 800579c:	08005863 	.word	0x08005863
 80057a0:	080058d1 	.word	0x080058d1
 80057a4:	08005945 	.word	0x08005945
        {
            case Baslik1Coz:
            	if (ArayuzBuffer_u8[startIndex_u32] == 0x12 && ArayuzBuffer_u8[startIndex_u32] != 0)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	4413      	add	r3, r2
 80057b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80057b6:	2b12      	cmp	r3, #18
 80057b8:	d10a      	bne.n	80057d0 <_ZN5Paket8PaketCozEv+0x64>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	4413      	add	r3, r2
 80057c4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <_ZN5Paket8PaketCozEv+0x64>
                {
                    Durum = Baslik2Coz;
 80057cc:	2301      	movs	r3, #1
 80057ce:	73fb      	strb	r3, [r7, #15]
                }
                startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80057d6:	1c59      	adds	r1, r3, #1
 80057d8:	4bbf      	ldr	r3, [pc, #764]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 80057da:	fba3 2301 	umull	r2, r3, r3, r1
 80057de:	099a      	lsrs	r2, r3, #6
 80057e0:	4613      	mov	r3, r2
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	1a9b      	subs	r3, r3, r2
 80057e6:	00db      	lsls	r3, r3, #3
 80057e8:	1aca      	subs	r2, r1, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                break;
 80057f0:	e214      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>

            case Baslik2Coz:
                if (ArayuzBuffer_u8[startIndex_u32] == 0x34 && ArayuzBuffer_u8[startIndex_u32] != 0)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	4413      	add	r3, r2
 80057fc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005800:	2b34      	cmp	r3, #52	; 0x34
 8005802:	d11b      	bne.n	800583c <_ZN5Paket8PaketCozEv+0xd0>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	4413      	add	r3, r2
 800580e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005812:	2b00      	cmp	r3, #0
 8005814:	d012      	beq.n	800583c <_ZN5Paket8PaketCozEv+0xd0>
                {
                    Durum = PaketTuruSec;
 8005816:	2302      	movs	r3, #2
 8005818:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005820:	1c59      	adds	r1, r3, #1
 8005822:	4bad      	ldr	r3, [pc, #692]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005824:	fba3 2301 	umull	r2, r3, r3, r1
 8005828:	099a      	lsrs	r2, r3, #6
 800582a:	4613      	mov	r3, r2
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	1a9b      	subs	r3, r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	1aca      	subs	r2, r1, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 800583a:	e011      	b.n	8005860 <_ZN5Paket8PaketCozEv+0xf4>
                }
                else
                {
                    Durum = Baslik1Coz;
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005846:	1c59      	adds	r1, r3, #1
 8005848:	4ba3      	ldr	r3, [pc, #652]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 800584a:	fba3 2301 	umull	r2, r3, r3, r1
 800584e:	099a      	lsrs	r2, r3, #6
 8005850:	4613      	mov	r3, r2
 8005852:	011b      	lsls	r3, r3, #4
 8005854:	1a9b      	subs	r3, r3, r2
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	1aca      	subs	r2, r1, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                }
                break;
 8005860:	e1dc      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>

            case PaketTuruSec:
                if (ArayuzBuffer_u8[startIndex_u32] != 0)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	4413      	add	r3, r2
 800586c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005870:	2b00      	cmp	r3, #0
 8005872:	d01a      	beq.n	80058aa <_ZN5Paket8PaketCozEv+0x13e>
                {
                    Paket = (Paketler)ArayuzBuffer_u8[startIndex_u32];
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	4413      	add	r3, r2
 800587e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005882:	73bb      	strb	r3, [r7, #14]
                    Durum = DataBoyutuAl;
 8005884:	2303      	movs	r3, #3
 8005886:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800588e:	1c59      	adds	r1, r3, #1
 8005890:	4b91      	ldr	r3, [pc, #580]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005892:	fba3 2301 	umull	r2, r3, r3, r1
 8005896:	099a      	lsrs	r2, r3, #6
 8005898:	4613      	mov	r3, r2
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	1a9b      	subs	r3, r3, r2
 800589e:	00db      	lsls	r3, r3, #3
 80058a0:	1aca      	subs	r2, r1, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 80058a8:	e1b8      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>
                }
                else
                {
                    Durum = Baslik1Coz;
 80058aa:	2300      	movs	r3, #0
 80058ac:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80058b4:	1c59      	adds	r1, r3, #1
 80058b6:	4b88      	ldr	r3, [pc, #544]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 80058b8:	fba3 2301 	umull	r2, r3, r3, r1
 80058bc:	099a      	lsrs	r2, r3, #6
 80058be:	4613      	mov	r3, r2
 80058c0:	011b      	lsls	r3, r3, #4
 80058c2:	1a9b      	subs	r3, r3, r2
 80058c4:	00db      	lsls	r3, r3, #3
 80058c6:	1aca      	subs	r2, r1, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                }
                break;
 80058ce:	e1a5      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>

            case DataBoyutuAl:
                if (ArayuzBuffer_u8[startIndex_u32] != 0)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	4413      	add	r3, r2
 80058da:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d01d      	beq.n	800591e <_ZN5Paket8PaketCozEv+0x1b2>
                {
                    dataLength_s16 = ArayuzBuffer_u8[startIndex_u32];
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	4413      	add	r3, r2
 80058ec:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80058f0:	b21a      	sxth	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
                    Durum = DataOku;
 80058f8:	2304      	movs	r3, #4
 80058fa:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005902:	1c59      	adds	r1, r3, #1
 8005904:	4b74      	ldr	r3, [pc, #464]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005906:	fba3 2301 	umull	r2, r3, r3, r1
 800590a:	099a      	lsrs	r2, r3, #6
 800590c:	4613      	mov	r3, r2
 800590e:	011b      	lsls	r3, r3, #4
 8005910:	1a9b      	subs	r3, r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	1aca      	subs	r2, r1, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 800591c:	e17e      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>
                }
                else
                {
                    Durum = Baslik1Coz;
 800591e:	2300      	movs	r3, #0
 8005920:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005928:	1c59      	adds	r1, r3, #1
 800592a:	4b6b      	ldr	r3, [pc, #428]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 800592c:	fba3 2301 	umull	r2, r3, r3, r1
 8005930:	099a      	lsrs	r2, r3, #6
 8005932:	4613      	mov	r3, r2
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	1a9b      	subs	r3, r3, r2
 8005938:	00db      	lsls	r3, r3, #3
 800593a:	1aca      	subs	r2, r1, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                }
                break;
 8005942:	e16b      	b.n	8005c1c <_ZN5Paket8PaketCozEv+0x4b0>

            case DataOku:
                if (Paket == ROTA && dataLength_s16 == 9)
 8005944:	7bbb      	ldrb	r3, [r7, #14]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d17a      	bne.n	8005a40 <_ZN5Paket8PaketCozEv+0x2d4>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	; 0xfa
 8005950:	2b09      	cmp	r3, #9
 8005952:	d175      	bne.n	8005a40 <_ZN5Paket8PaketCozEv+0x2d4>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 8) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 8))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800595a:	f103 0108 	add.w	r1, r3, #8
 800595e:	4b5e      	ldr	r3, [pc, #376]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005960:	fba3 2301 	umull	r2, r3, r3, r1
 8005964:	099a      	lsrs	r2, r3, #6
 8005966:	4613      	mov	r3, r2
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	1a9b      	subs	r3, r3, r2
 800596c:	00db      	lsls	r3, r3, #3
 800596e:	1aca      	subs	r2, r1, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4413      	add	r3, r2
 8005974:	f893 4058 	ldrb.w	r4, [r3, #88]	; 0x58
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f103 0158 	add.w	r1, r3, #88	; 0x58
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005984:	b2da      	uxtb	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800598c:	b2db      	uxtb	r3, r3
 800598e:	3308      	adds	r3, #8
 8005990:	b2db      	uxtb	r3, r3
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f968 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8005998:	4603      	mov	r3, r0
 800599a:	429c      	cmp	r4, r3
 800599c:	bf0c      	ite	eq
 800599e:	2301      	moveq	r3, #1
 80059a0:	2300      	movne	r3, #0
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d033      	beq.n	8005a10 <_ZN5Paket8PaketCozEv+0x2a4>
                	{
                		if(GidilecekNoktaBayrak==false)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	78db      	ldrb	r3, [r3, #3]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d129      	bne.n	8005a04 <_ZN5Paket8PaketCozEv+0x298>
                		{
                			ArayuzEnlem_f = bytesToFloat(ArayuzBuffer_u8, startIndex_u32);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f103 0158 	add.w	r1, r3, #88	; 0x58
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80059bc:	461a      	mov	r2, r3
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 f990 	bl	8005ce4 <_ZN5Paket12bytesToFloatEPhl>
 80059c4:	eef0 7a40 	vmov.f32	s15, s0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	edc3 7a42 	vstr	s15, [r3, #264]	; 0x108
                			ArayuzBoylam_f = bytesToFloat(ArayuzBuffer_u8, (startIndex_u32 + 4) % sizeof(ArayuzBuffer_u8));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f103 0058 	add.w	r0, r3, #88	; 0x58
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80059da:	1d19      	adds	r1, r3, #4
 80059dc:	4b3e      	ldr	r3, [pc, #248]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 80059de:	fba3 2301 	umull	r2, r3, r3, r1
 80059e2:	099a      	lsrs	r2, r3, #6
 80059e4:	4613      	mov	r3, r2
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	1a9b      	subs	r3, r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	1aca      	subs	r2, r1, r3
 80059ee:	4613      	mov	r3, r2
 80059f0:	461a      	mov	r2, r3
 80059f2:	4601      	mov	r1, r0
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 f975 	bl	8005ce4 <_ZN5Paket12bytesToFloatEPhl>
 80059fa:	eef0 7a40 	vmov.f32	s15, s0
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	edc3 7a43 	vstr	s15, [r3, #268]	; 0x10c
                		}
                		GidilecekNoktaBayrak = true;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	70da      	strb	r2, [r3, #3]
                		RotaGeldiBayrak=true;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	715a      	strb	r2, [r3, #5]
                	}

                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	; 0xfa
 8005a1c:	1899      	adds	r1, r3, r2
 8005a1e:	4b2e      	ldr	r3, [pc, #184]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005a20:	fba3 2301 	umull	r2, r3, r3, r1
 8005a24:	099a      	lsrs	r2, r3, #6
 8005a26:	4613      	mov	r3, r2
 8005a28:	011b      	lsls	r3, r3, #4
 8005a2a:	1a9b      	subs	r3, r3, r2
 8005a2c:	00db      	lsls	r3, r3, #3
 8005a2e:	1aca      	subs	r2, r1, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                    Durum = Baslik1Coz;
 8005a36:	2300      	movs	r3, #0
 8005a38:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	737b      	strb	r3, [r7, #13]
 8005a3e:	e0ec      	b.n	8005c1a <_ZN5Paket8PaketCozEv+0x4ae>
                }
                else if (Paket == VERSIYON && dataLength_s16 == 4)
 8005a40:	7bbb      	ldrb	r3, [r7, #14]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d14a      	bne.n	8005adc <_ZN5Paket8PaketCozEv+0x370>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	; 0xfa
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	d145      	bne.n	8005adc <_ZN5Paket8PaketCozEv+0x370>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005a56:	1cd9      	adds	r1, r3, #3
 8005a58:	4b1f      	ldr	r3, [pc, #124]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005a5a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a5e:	099a      	lsrs	r2, r3, #6
 8005a60:	4613      	mov	r3, r2
 8005a62:	011b      	lsls	r3, r3, #4
 8005a64:	1a9b      	subs	r3, r3, r2
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	1aca      	subs	r2, r1, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f893 4058 	ldrb.w	r4, [r3, #88]	; 0x58
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005a7e:	b2da      	uxtb	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	3303      	adds	r3, #3
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f8eb 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8005a92:	4603      	mov	r3, r0
 8005a94:	429c      	cmp	r4, r3
 8005a96:	bf0c      	ite	eq
 8005a98:	2301      	moveq	r3, #1
 8005a9a:	2300      	movne	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <_ZN5Paket8PaketCozEv+0x33c>
                	{
                		VersiyonPaketBayrak=true;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	705a      	strb	r2, [r3, #1]
                	}

                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	; 0xfa
 8005ab4:	1899      	adds	r1, r3, r2
 8005ab6:	4b08      	ldr	r3, [pc, #32]	; (8005ad8 <_ZN5Paket8PaketCozEv+0x36c>)
 8005ab8:	fba3 2301 	umull	r2, r3, r3, r1
 8005abc:	099a      	lsrs	r2, r3, #6
 8005abe:	4613      	mov	r3, r2
 8005ac0:	011b      	lsls	r3, r3, #4
 8005ac2:	1a9b      	subs	r3, r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	1aca      	subs	r2, r1, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                    Durum = Baslik1Coz;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	737b      	strb	r3, [r7, #13]
 8005ad6:	e0a0      	b.n	8005c1a <_ZN5Paket8PaketCozEv+0x4ae>
 8005ad8:	88888889 	.word	0x88888889
                }
                else if (Paket == YOKLAMA && dataLength_s16 == 4)
 8005adc:	7bbb      	ldrb	r3, [r7, #14]
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d14b      	bne.n	8005b7a <_ZN5Paket8PaketCozEv+0x40e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	; 0xfa
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	d146      	bne.n	8005b7a <_ZN5Paket8PaketCozEv+0x40e>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005af2:	1cd9      	adds	r1, r3, #3
 8005af4:	4b4e      	ldr	r3, [pc, #312]	; (8005c30 <_ZN5Paket8PaketCozEv+0x4c4>)
 8005af6:	fba3 2301 	umull	r2, r3, r3, r1
 8005afa:	099a      	lsrs	r2, r3, #6
 8005afc:	4613      	mov	r3, r2
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	1a9b      	subs	r3, r3, r2
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	1aca      	subs	r2, r1, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f893 4058 	ldrb.w	r4, [r3, #88]	; 0x58
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005b1a:	b2da      	uxtb	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	3303      	adds	r3, #3
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f89d 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	429c      	cmp	r4, r3
 8005b32:	bf0c      	ite	eq
 8005b34:	2301      	moveq	r3, #1
 8005b36:	2300      	movne	r3, #0
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d005      	beq.n	8005b4a <_ZN5Paket8PaketCozEv+0x3de>
                	{
                		YoklamaFlag=true;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	709a      	strb	r2, [r3, #2]
                		YoklamaPaketFlag=true;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	711a      	strb	r2, [r3, #4]
                	}


                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	; 0xfa
 8005b56:	1899      	adds	r1, r3, r2
 8005b58:	4b35      	ldr	r3, [pc, #212]	; (8005c30 <_ZN5Paket8PaketCozEv+0x4c4>)
 8005b5a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b5e:	099a      	lsrs	r2, r3, #6
 8005b60:	4613      	mov	r3, r2
 8005b62:	011b      	lsls	r3, r3, #4
 8005b64:	1a9b      	subs	r3, r3, r2
 8005b66:	00db      	lsls	r3, r3, #3
 8005b68:	1aca      	subs	r2, r1, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                    Durum = Baslik1Coz;
 8005b70:	2300      	movs	r3, #0
 8005b72:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8005b74:	2300      	movs	r3, #0
 8005b76:	737b      	strb	r3, [r7, #13]
 8005b78:	e04f      	b.n	8005c1a <_ZN5Paket8PaketCozEv+0x4ae>
                }
                else if(Paket == DUR && dataLength_s16==4)
 8005b7a:	7bbb      	ldrb	r3, [r7, #14]
 8005b7c:	2b04      	cmp	r3, #4
 8005b7e:	d148      	bne.n	8005c12 <_ZN5Paket8PaketCozEv+0x4a6>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	; 0xfa
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d143      	bne.n	8005c12 <_ZN5Paket8PaketCozEv+0x4a6>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005b90:	1cd9      	adds	r1, r3, #3
 8005b92:	4b27      	ldr	r3, [pc, #156]	; (8005c30 <_ZN5Paket8PaketCozEv+0x4c4>)
 8005b94:	fba3 2301 	umull	r2, r3, r3, r1
 8005b98:	099a      	lsrs	r2, r3, #6
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	1a9b      	subs	r3, r3, r2
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	1aca      	subs	r2, r1, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f893 4058 	ldrb.w	r4, [r3, #88]	; 0x58
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	3303      	adds	r3, #3
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f84e 	bl	8005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	429c      	cmp	r4, r3
 8005bd0:	bf0c      	ite	eq
 8005bd2:	2301      	moveq	r3, #1
 8005bd4:	2300      	movne	r3, #0
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d002      	beq.n	8005be2 <_ZN5Paket8PaketCozEv+0x476>
                	{
                		arabaDurBayrak=true;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	719a      	strb	r2, [r3, #6]
                	}

                	startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	; 0xfa
 8005bee:	1899      	adds	r1, r3, r2
 8005bf0:	4b0f      	ldr	r3, [pc, #60]	; (8005c30 <_ZN5Paket8PaketCozEv+0x4c4>)
 8005bf2:	fba3 2301 	umull	r2, r3, r3, r1
 8005bf6:	099a      	lsrs	r2, r3, #6
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	1a9b      	subs	r3, r3, r2
 8005bfe:	00db      	lsls	r3, r3, #3
 8005c00:	1aca      	subs	r2, r1, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
                	Durum = Baslik1Coz;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	73fb      	strb	r3, [r7, #15]
                	islem = false;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	737b      	strb	r3, [r7, #13]
 8005c10:	e003      	b.n	8005c1a <_ZN5Paket8PaketCozEv+0x4ae>
                }
                else
                {
                    Durum = Baslik1Coz;
 8005c12:	2300      	movs	r3, #0
 8005c14:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8005c16:	2300      	movs	r3, #0
 8005c18:	737b      	strb	r3, [r7, #13]
                }
                break;
 8005c1a:	bf00      	nop
    while (islem)
 8005c1c:	7b7b      	ldrb	r3, [r7, #13]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f47f adb0 	bne.w	8005784 <_ZN5Paket8PaketCozEv+0x18>
        }
    }
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd90      	pop	{r4, r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	88888889 	.word	0x88888889

08005c34 <_ZN5Paket11ArayuzLatAlEv>:

float *Paket::ArayuzLatAl(){return &ArayuzEnlem_f;}
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8005c42:	4618      	mov	r0, r3
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <_ZN5Paket11ArayuzLonAlEv>:
float *Paket::ArayuzLonAl(){return &ArayuzBoylam_f;}
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <_ZN5Paket13CRC8HesaplamaEPhhh>:

uint8_t Paket::CRC8Hesaplama(uint8_t *data, uint8_t baslangic ,uint8_t bitis)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	4611      	mov	r1, r2
 8005c74:	461a      	mov	r2, r3
 8005c76:	460b      	mov	r3, r1
 8005c78:	71fb      	strb	r3, [r7, #7]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	71bb      	strb	r3, [r7, #6]
    uint8_t crc = 0x00;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = baslangic; i < bitis; i++)
 8005c82:	79fb      	ldrb	r3, [r7, #7]
 8005c84:	75bb      	strb	r3, [r7, #22]
 8005c86:	e021      	b.n	8005ccc <_ZN5Paket13CRC8HesaplamaEPhhh+0x64>
    {
        crc ^= data[i]; // CRC değerini, dizinin bir sonraki byte ile XOR
 8005c88:	7dbb      	ldrb	r3, [r7, #22]
 8005c8a:	68ba      	ldr	r2, [r7, #8]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	781a      	ldrb	r2, [r3, #0]
 8005c90:	7dfb      	ldrb	r3, [r7, #23]
 8005c92:	4053      	eors	r3, r2
 8005c94:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte için döngü
 8005c96:	2300      	movs	r3, #0
 8005c98:	757b      	strb	r3, [r7, #21]
 8005c9a:	e011      	b.n	8005cc0 <_ZN5Paket13CRC8HesaplamaEPhhh+0x58>
        {
            if (crc & 0x80)//CRC değerinin en soldaki biti 1 mi
 8005c9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	da07      	bge.n	8005cb4 <_ZN5Paket13CRC8HesaplamaEPhhh+0x4c>
            {
                crc = (crc << 1) ^ 0X07; //En yüksek bit birse CRC değerini bir bit sola kaydır ve XOR işlemi yap
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
 8005ca6:	005b      	lsls	r3, r3, #1
 8005ca8:	b25b      	sxtb	r3, r3
 8005caa:	f083 0307 	eor.w	r3, r3, #7
 8005cae:	b25b      	sxtb	r3, r3
 8005cb0:	75fb      	strb	r3, [r7, #23]
 8005cb2:	e002      	b.n	8005cba <_ZN5Paket13CRC8HesaplamaEPhhh+0x52>
            }
            else
            {
                crc <<= 1; //En yüksek bit sıfırsa CRC değerini bir bit sola kaydır
 8005cb4:	7dfb      	ldrb	r3, [r7, #23]
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte için döngü
 8005cba:	7d7b      	ldrb	r3, [r7, #21]
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	757b      	strb	r3, [r7, #21]
 8005cc0:	7d7b      	ldrb	r3, [r7, #21]
 8005cc2:	2b07      	cmp	r3, #7
 8005cc4:	d9ea      	bls.n	8005c9c <_ZN5Paket13CRC8HesaplamaEPhhh+0x34>
    for (uint8_t i = baslangic; i < bitis; i++)
 8005cc6:	7dbb      	ldrb	r3, [r7, #22]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	75bb      	strb	r3, [r7, #22]
 8005ccc:	7dba      	ldrb	r2, [r7, #22]
 8005cce:	79bb      	ldrb	r3, [r7, #6]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d3d9      	bcc.n	8005c88 <_ZN5Paket13CRC8HesaplamaEPhhh+0x20>
            }
        }
    }

    return crc;
 8005cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	371c      	adds	r7, #28
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
	...

08005ce4 <_ZN5Paket12bytesToFloatEPhl>:

float Paket::bytesToFloat(uint8_t* buffer_u8, int32_t startIndex_s32)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3) % 120] << 24) |
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	1cda      	adds	r2, r3, #3
 8005cf4:	4b2e      	ldr	r3, [pc, #184]	; (8005db0 <_ZN5Paket12bytesToFloatEPhl+0xcc>)
 8005cf6:	fb83 1302 	smull	r1, r3, r3, r2
 8005cfa:	4413      	add	r3, r2
 8005cfc:	1199      	asrs	r1, r3, #6
 8005cfe:	17d3      	asrs	r3, r2, #31
 8005d00:	1ac9      	subs	r1, r1, r3
 8005d02:	460b      	mov	r3, r1
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	1a5b      	subs	r3, r3, r1
 8005d08:	00db      	lsls	r3, r3, #3
 8005d0a:	1ad1      	subs	r1, r2, r3
 8005d0c:	460a      	mov	r2, r1
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	4413      	add	r3, r2
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	0618      	lsls	r0, r3, #24
    					(buffer_u8[(startIndex_s32 + 2) % 120] << 16) |
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	1c9a      	adds	r2, r3, #2
 8005d1a:	4b25      	ldr	r3, [pc, #148]	; (8005db0 <_ZN5Paket12bytesToFloatEPhl+0xcc>)
 8005d1c:	fb83 1302 	smull	r1, r3, r3, r2
 8005d20:	4413      	add	r3, r2
 8005d22:	1199      	asrs	r1, r3, #6
 8005d24:	17d3      	asrs	r3, r2, #31
 8005d26:	1ac9      	subs	r1, r1, r3
 8005d28:	460b      	mov	r3, r1
 8005d2a:	011b      	lsls	r3, r3, #4
 8005d2c:	1a5b      	subs	r3, r3, r1
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	1ad1      	subs	r1, r2, r3
 8005d32:	460a      	mov	r2, r1
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	4413      	add	r3, r2
 8005d38:	781b      	ldrb	r3, [r3, #0]
 8005d3a:	041b      	lsls	r3, r3, #16
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3) % 120] << 24) |
 8005d3c:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 1) % 120] << 8)  |
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	1c5a      	adds	r2, r3, #1
 8005d42:	4b1b      	ldr	r3, [pc, #108]	; (8005db0 <_ZN5Paket12bytesToFloatEPhl+0xcc>)
 8005d44:	fb83 1302 	smull	r1, r3, r3, r2
 8005d48:	4413      	add	r3, r2
 8005d4a:	1199      	asrs	r1, r3, #6
 8005d4c:	17d3      	asrs	r3, r2, #31
 8005d4e:	1ac9      	subs	r1, r1, r3
 8005d50:	460b      	mov	r3, r1
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	1a5b      	subs	r3, r3, r1
 8005d56:	00db      	lsls	r3, r3, #3
 8005d58:	1ad1      	subs	r1, r2, r3
 8005d5a:	460a      	mov	r2, r1
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4413      	add	r3, r2
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	021b      	lsls	r3, r3, #8
    					(buffer_u8[(startIndex_s32 + 2) % 120] << 16) |
 8005d64:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 0) % 120] << 0)  ;
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	4b11      	ldr	r3, [pc, #68]	; (8005db0 <_ZN5Paket12bytesToFloatEPhl+0xcc>)
 8005d6a:	fb83 1302 	smull	r1, r3, r3, r2
 8005d6e:	4413      	add	r3, r2
 8005d70:	1199      	asrs	r1, r3, #6
 8005d72:	17d3      	asrs	r3, r2, #31
 8005d74:	1ac9      	subs	r1, r1, r3
 8005d76:	460b      	mov	r3, r1
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	1a5b      	subs	r3, r3, r1
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	1ad1      	subs	r1, r2, r3
 8005d80:	460a      	mov	r2, r1
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	4413      	add	r3, r2
 8005d86:	781b      	ldrb	r3, [r3, #0]
						(buffer_u8[(startIndex_s32 + 1) % 120] << 8)  |
 8005d88:	4303      	orrs	r3, r0
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3) % 120] << 24) |
 8005d8a:	617b      	str	r3, [r7, #20]

    memcpy(&floatsonuc_f, &intBits_u32, sizeof(floatsonuc_f));
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	601a      	str	r2, [r3, #0]
    return floatsonuc_f;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005d9c:	ee07 3a90 	vmov	s15, r3
}
 8005da0:	eeb0 0a67 	vmov.f32	s0, s15
 8005da4:	371c      	adds	r7, #28
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	88888889 	.word	0x88888889

08005db4 <_ZN5Paket12floatToBytesEPfPh>:

void Paket::floatToBytes(float *Deger_f, uint8_t* bytes)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b087      	sub	sp, #28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	607a      	str	r2, [r7, #4]
    uint8_t* p = (uint8_t*)Deger_f;
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 4; i++)
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	e00a      	b.n	8005de0 <_ZN5Paket12floatToBytesEPfPh+0x2c>
    {
        bytes[i] = p[i];
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	441a      	add	r2, r3
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	440b      	add	r3, r1
 8005dd6:	7812      	ldrb	r2, [r2, #0]
 8005dd8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	3301      	adds	r3, #1
 8005dde:	617b      	str	r3, [r7, #20]
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	2b03      	cmp	r3, #3
 8005de4:	ddf1      	ble.n	8005dca <_ZN5Paket12floatToBytesEPfPh+0x16>
    }
}
 8005de6:	bf00      	nop
 8005de8:	bf00      	nop
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	db0b      	blt.n	8005e1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e06:	79fb      	ldrb	r3, [r7, #7]
 8005e08:	f003 021f 	and.w	r2, r3, #31
 8005e0c:	4907      	ldr	r1, [pc, #28]	; (8005e2c <__NVIC_EnableIRQ+0x38>)
 8005e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e12:	095b      	lsrs	r3, r3, #5
 8005e14:	2001      	movs	r0, #1
 8005e16:	fa00 f202 	lsl.w	r2, r0, r2
 8005e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005e1e:	bf00      	nop
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	e000e100 	.word	0xe000e100

08005e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	4603      	mov	r3, r0
 8005e38:	6039      	str	r1, [r7, #0]
 8005e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	db0a      	blt.n	8005e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	490c      	ldr	r1, [pc, #48]	; (8005e7c <__NVIC_SetPriority+0x4c>)
 8005e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e4e:	0112      	lsls	r2, r2, #4
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	440b      	add	r3, r1
 8005e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e58:	e00a      	b.n	8005e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	4908      	ldr	r1, [pc, #32]	; (8005e80 <__NVIC_SetPriority+0x50>)
 8005e60:	79fb      	ldrb	r3, [r7, #7]
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	3b04      	subs	r3, #4
 8005e68:	0112      	lsls	r2, r2, #4
 8005e6a:	b2d2      	uxtb	r2, r2
 8005e6c:	440b      	add	r3, r1
 8005e6e:	761a      	strb	r2, [r3, #24]
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr
 8005e7c:	e000e100 	.word	0xe000e100
 8005e80:	e000ed00 	.word	0xe000ed00

08005e84 <_ZN5TimerC1EP11TIM_TypeDef>:



#include "Timer.h"

Timer::Timer(TIM_TypeDef* pTimerAlan)
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
{
    this->pTimerAlan = pTimerAlan;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	601a      	str	r2, [r3, #0]
    TimerClockAktifEt();
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 f837 	bl	8005f08 <_ZN5Timer17TimerClockAktifEtEv>
}
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3708      	adds	r7, #8
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}

08005ea4 <_ZN5Timer10YapilandirEmm>:

void Timer::Yapilandir(uint32_t prescaler_u32, uint32_t period_u32)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
	pTimerAlan->PSC = prescaler_u32 - 1;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	3a01      	subs	r2, #1
 8005eb8:	629a      	str	r2, [r3, #40]	; 0x28
	pTimerAlan->ARR = period_u32 - 1;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	3a01      	subs	r2, #1
 8005ec2:	62da      	str	r2, [r3, #44]	; 0x2c
	pTimerAlan->DIER |= TIM_DIER_UIE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68da      	ldr	r2, [r3, #12]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	60da      	str	r2, [r3, #12]
    TimerInterruptAktifEt();
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 f8a5 	bl	8006024 <_ZN5Timer21TimerInterruptAktifEtEv>
}
 8005eda:	bf00      	nop
 8005edc:	3710      	adds	r7, #16
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <_ZN5Timer7AktifEtEv>:

void Timer::AktifEt()
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b083      	sub	sp, #12
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
	pTimerAlan->CR1 |= TIM_CR1_CEN;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f042 0201 	orr.w	r2, r2, #1
 8005ef8:	601a      	str	r2, [r3, #0]
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
	...

08005f08 <_ZN5Timer17TimerClockAktifEtEv>:
{
    return pTimerAlan->CNT;
}

void Timer::TimerClockAktifEt()
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b089      	sub	sp, #36	; 0x24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
    if (this->pTimerAlan == TIM2)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f18:	d10e      	bne.n	8005f38 <_ZN5Timer17TimerClockAktifEtEv+0x30>
    {
        __HAL_RCC_TIM2_CLK_ENABLE();
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	61fb      	str	r3, [r7, #28]
 8005f1e:	4b3b      	ldr	r3, [pc, #236]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f22:	4a3a      	ldr	r2, [pc, #232]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f24:	f043 0301 	orr.w	r3, r3, #1
 8005f28:	6413      	str	r3, [r2, #64]	; 0x40
 8005f2a:	4b38      	ldr	r3, [pc, #224]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	61fb      	str	r3, [r7, #28]
 8005f34:	69fb      	ldr	r3, [r7, #28]
    }
    else if (this->pTimerAlan == TIM7)
    {
        __HAL_RCC_TIM7_CLK_ENABLE();
    }
}
 8005f36:	e062      	b.n	8005ffe <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM3)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a34      	ldr	r2, [pc, #208]	; (8006010 <_ZN5Timer17TimerClockAktifEtEv+0x108>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d10e      	bne.n	8005f60 <_ZN5Timer17TimerClockAktifEtEv+0x58>
        __HAL_RCC_TIM3_CLK_ENABLE();
 8005f42:	2300      	movs	r3, #0
 8005f44:	61bb      	str	r3, [r7, #24]
 8005f46:	4b31      	ldr	r3, [pc, #196]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	4a30      	ldr	r2, [pc, #192]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f4c:	f043 0302 	orr.w	r3, r3, #2
 8005f50:	6413      	str	r3, [r2, #64]	; 0x40
 8005f52:	4b2e      	ldr	r3, [pc, #184]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	61bb      	str	r3, [r7, #24]
 8005f5c:	69bb      	ldr	r3, [r7, #24]
}
 8005f5e:	e04e      	b.n	8005ffe <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM4)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a2b      	ldr	r2, [pc, #172]	; (8006014 <_ZN5Timer17TimerClockAktifEtEv+0x10c>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d10e      	bne.n	8005f88 <_ZN5Timer17TimerClockAktifEtEv+0x80>
        __HAL_RCC_TIM4_CLK_ENABLE();
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	617b      	str	r3, [r7, #20]
 8005f6e:	4b27      	ldr	r3, [pc, #156]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	4a26      	ldr	r2, [pc, #152]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f74:	f043 0304 	orr.w	r3, r3, #4
 8005f78:	6413      	str	r3, [r2, #64]	; 0x40
 8005f7a:	4b24      	ldr	r3, [pc, #144]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	617b      	str	r3, [r7, #20]
 8005f84:	697b      	ldr	r3, [r7, #20]
}
 8005f86:	e03a      	b.n	8005ffe <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM5)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a22      	ldr	r2, [pc, #136]	; (8006018 <_ZN5Timer17TimerClockAktifEtEv+0x110>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d10e      	bne.n	8005fb0 <_ZN5Timer17TimerClockAktifEtEv+0xa8>
        __HAL_RCC_TIM5_CLK_ENABLE();
 8005f92:	2300      	movs	r3, #0
 8005f94:	613b      	str	r3, [r7, #16]
 8005f96:	4b1d      	ldr	r3, [pc, #116]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9a:	4a1c      	ldr	r2, [pc, #112]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005f9c:	f043 0308 	orr.w	r3, r3, #8
 8005fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8005fa2:	4b1a      	ldr	r3, [pc, #104]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	f003 0308 	and.w	r3, r3, #8
 8005faa:	613b      	str	r3, [r7, #16]
 8005fac:	693b      	ldr	r3, [r7, #16]
}
 8005fae:	e026      	b.n	8005ffe <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM6)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a19      	ldr	r2, [pc, #100]	; (800601c <_ZN5Timer17TimerClockAktifEtEv+0x114>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d10e      	bne.n	8005fd8 <_ZN5Timer17TimerClockAktifEtEv+0xd0>
        __HAL_RCC_TIM6_CLK_ENABLE();
 8005fba:	2300      	movs	r3, #0
 8005fbc:	60fb      	str	r3, [r7, #12]
 8005fbe:	4b13      	ldr	r3, [pc, #76]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc2:	4a12      	ldr	r2, [pc, #72]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005fc4:	f043 0310 	orr.w	r3, r3, #16
 8005fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8005fca:	4b10      	ldr	r3, [pc, #64]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fce:	f003 0310 	and.w	r3, r3, #16
 8005fd2:	60fb      	str	r3, [r7, #12]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
}
 8005fd6:	e012      	b.n	8005ffe <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM7)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a10      	ldr	r2, [pc, #64]	; (8006020 <_ZN5Timer17TimerClockAktifEtEv+0x118>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d10d      	bne.n	8005ffe <_ZN5Timer17TimerClockAktifEtEv+0xf6>
        __HAL_RCC_TIM7_CLK_ENABLE();
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60bb      	str	r3, [r7, #8]
 8005fe6:	4b09      	ldr	r3, [pc, #36]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	4a08      	ldr	r2, [pc, #32]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005fec:	f043 0320 	orr.w	r3, r3, #32
 8005ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8005ff2:	4b06      	ldr	r3, [pc, #24]	; (800600c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff6:	f003 0320 	and.w	r3, r3, #32
 8005ffa:	60bb      	str	r3, [r7, #8]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
}
 8005ffe:	bf00      	nop
 8006000:	3724      	adds	r7, #36	; 0x24
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	40023800 	.word	0x40023800
 8006010:	40000400 	.word	0x40000400
 8006014:	40000800 	.word	0x40000800
 8006018:	40000c00 	.word	0x40000c00
 800601c:	40001000 	.word	0x40001000
 8006020:	40001400 	.word	0x40001400

08006024 <_ZN5Timer21TimerInterruptAktifEtEv>:

void Timer::TimerInterruptAktifEt()
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
    if (this->pTimerAlan == TIM2)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006034:	d107      	bne.n	8006046 <_ZN5Timer21TimerInterruptAktifEtEv+0x22>
    {
        NVIC_EnableIRQ(TIM2_IRQn);
 8006036:	201c      	movs	r0, #28
 8006038:	f7ff fedc 	bl	8005df4 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM2_IRQn, 2);
 800603c:	2102      	movs	r1, #2
 800603e:	201c      	movs	r0, #28
 8006040:	f7ff fef6 	bl	8005e30 <__NVIC_SetPriority>
    else if (this->pTimerAlan == TIM7)
    {
        NVIC_EnableIRQ(TIM7_IRQn);
        NVIC_SetPriority(TIM7_IRQn, 2);
    }
}
 8006044:	e03f      	b.n	80060c6 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM3)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a21      	ldr	r2, [pc, #132]	; (80060d0 <_ZN5Timer21TimerInterruptAktifEtEv+0xac>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d107      	bne.n	8006060 <_ZN5Timer21TimerInterruptAktifEtEv+0x3c>
        NVIC_EnableIRQ(TIM3_IRQn);
 8006050:	201d      	movs	r0, #29
 8006052:	f7ff fecf 	bl	8005df4 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM3_IRQn, 2);
 8006056:	2102      	movs	r1, #2
 8006058:	201d      	movs	r0, #29
 800605a:	f7ff fee9 	bl	8005e30 <__NVIC_SetPriority>
}
 800605e:	e032      	b.n	80060c6 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM4)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a1b      	ldr	r2, [pc, #108]	; (80060d4 <_ZN5Timer21TimerInterruptAktifEtEv+0xb0>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d107      	bne.n	800607a <_ZN5Timer21TimerInterruptAktifEtEv+0x56>
        NVIC_EnableIRQ(TIM4_IRQn);
 800606a:	201e      	movs	r0, #30
 800606c:	f7ff fec2 	bl	8005df4 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM4_IRQn, 2);
 8006070:	2102      	movs	r1, #2
 8006072:	201e      	movs	r0, #30
 8006074:	f7ff fedc 	bl	8005e30 <__NVIC_SetPriority>
}
 8006078:	e025      	b.n	80060c6 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM5)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a16      	ldr	r2, [pc, #88]	; (80060d8 <_ZN5Timer21TimerInterruptAktifEtEv+0xb4>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d107      	bne.n	8006094 <_ZN5Timer21TimerInterruptAktifEtEv+0x70>
        NVIC_EnableIRQ(TIM5_IRQn);
 8006084:	2032      	movs	r0, #50	; 0x32
 8006086:	f7ff feb5 	bl	8005df4 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM5_IRQn, 2);
 800608a:	2102      	movs	r1, #2
 800608c:	2032      	movs	r0, #50	; 0x32
 800608e:	f7ff fecf 	bl	8005e30 <__NVIC_SetPriority>
}
 8006092:	e018      	b.n	80060c6 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM6)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a10      	ldr	r2, [pc, #64]	; (80060dc <_ZN5Timer21TimerInterruptAktifEtEv+0xb8>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d107      	bne.n	80060ae <_ZN5Timer21TimerInterruptAktifEtEv+0x8a>
        NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800609e:	2036      	movs	r0, #54	; 0x36
 80060a0:	f7ff fea8 	bl	8005df4 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM6_DAC_IRQn, 2);
 80060a4:	2102      	movs	r1, #2
 80060a6:	2036      	movs	r0, #54	; 0x36
 80060a8:	f7ff fec2 	bl	8005e30 <__NVIC_SetPriority>
}
 80060ac:	e00b      	b.n	80060c6 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM7)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a0b      	ldr	r2, [pc, #44]	; (80060e0 <_ZN5Timer21TimerInterruptAktifEtEv+0xbc>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d106      	bne.n	80060c6 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
        NVIC_EnableIRQ(TIM7_IRQn);
 80060b8:	2037      	movs	r0, #55	; 0x37
 80060ba:	f7ff fe9b 	bl	8005df4 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM7_IRQn, 2);
 80060be:	2102      	movs	r1, #2
 80060c0:	2037      	movs	r0, #55	; 0x37
 80060c2:	f7ff feb5 	bl	8005e30 <__NVIC_SetPriority>
}
 80060c6:	bf00      	nop
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	40000400 	.word	0x40000400
 80060d4:	40000800 	.word	0x40000800
 80060d8:	40000c00 	.word	0x40000c00
 80060dc:	40001000 	.word	0x40001000
 80060e0:	40001400 	.word	0x40001400

080060e4 <_ZN12VoltajSensorC1EP17ADC_HandleTypeDef>:
 *      Author: onurd
 */
#include "VoltajSensor.h"


VoltajSensor::VoltajSensor(ADC_HandleTypeDef *hadc): hadc(hadc){}
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3304      	adds	r3, #4
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7fe fac9 	bl	8004690 <_ZN6IsaretC1Ev>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	609a      	str	r2, [r3, #8]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f04f 0200 	mov.w	r2, #0
 800610a:	60da      	str	r2, [r3, #12]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f04f 0200 	mov.w	r2, #0
 8006112:	611a      	str	r2, [r3, #16]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4618      	mov	r0, r3
 8006118:	3708      	adds	r7, #8
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <_ZN12VoltajSensor10YapilandirEv>:

void VoltajSensor::Yapilandir()
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
	//HAL_ADC_Start(hadc);
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr

08006132 <_ZN13GorevyoneticiC1EP11TIM_TypeDef>:
#include "gorevyonetici.h"

Gorevyonetici::Gorevyonetici(TIM_TypeDef* pTimerAlan)
 8006132:	b5b0      	push	{r4, r5, r7, lr}
 8006134:	b082      	sub	sp, #8
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
 800613a:	6039      	str	r1, [r7, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	701a      	strb	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	705a      	strb	r2, [r3, #1]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	709a      	strb	r2, [r3, #2]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	70da      	strb	r2, [r3, #3]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	711a      	strb	r2, [r3, #4]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	330c      	adds	r3, #12
 800615e:	2409      	movs	r4, #9
 8006160:	461d      	mov	r5, r3
 8006162:	e004      	b.n	800616e <_ZN13GorevyoneticiC1EP11TIM_TypeDef+0x3c>
 8006164:	4628      	mov	r0, r5
 8006166:	f000 f818 	bl	800619a <_ZN5GorevC1Ev>
 800616a:	350c      	adds	r5, #12
 800616c:	3c01      	subs	r4, #1
 800616e:	2c00      	cmp	r4, #0
 8006170:	daf8      	bge.n	8006164 <_ZN13GorevyoneticiC1EP11TIM_TypeDef+0x32>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
{
    this->pTimerAlan = pTimerAlan;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	609a      	str	r2, [r3, #8]
}
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4618      	mov	r0, r3
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bdb0      	pop	{r4, r5, r7, pc}

0800619a <_ZN5GorevC1Ev>:

Gorev::Gorev(){}
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	701a      	strb	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	811a      	strh	r2, [r3, #8]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4618      	mov	r0, r3
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <_ZN13Gorevyonetici7GorevAlEPFvvEs>:

void Gorevyonetici::GorevAl(void (*gorev)(), int16_t ms_s16)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	4613      	mov	r3, r2
 80061c8:	80fb      	strh	r3, [r7, #6]
	if (gorevSayac_u8 < maxGorev)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80061d0:	2b09      	cmp	r3, #9
 80061d2:	d819      	bhi.n	8006208 <_ZN13Gorevyonetici7GorevAlEPFvvEs+0x4c>
	{
		gorevler[gorevSayac_u8].GorevGir(gorev, ms_s16);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80061da:	461a      	mov	r2, r3
 80061dc:	4613      	mov	r3, r2
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	4413      	add	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	3308      	adds	r3, #8
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	4413      	add	r3, r2
 80061ea:	3304      	adds	r3, #4
 80061ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80061f0:	68b9      	ldr	r1, [r7, #8]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 f8aa 	bl	800634c <_ZN5Gorev8GorevGirEPFvvEs>
		gorevSayac_u8++;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80061fe:	3301      	adds	r3, #1
 8006200:	b2da      	uxtb	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	}
}
 8006208:	bf00      	nop
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <_ZN13Gorevyonetici17GorevBayrakKaldirEv>:
void Gorevyonetici::GorevBayrakKaldir()
{
 8006210:	b590      	push	{r4, r7, lr}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
    pTimerAlan->SR &= ~(TIM_SR_UIF);//kesme bayrağı sıfırla
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	691a      	ldr	r2, [r3, #16]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f022 0201 	bic.w	r2, r2, #1
 8006226:	611a      	str	r2, [r3, #16]
    Counter_u16++;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800622e:	3301      	adds	r3, #1
 8006230:	b29a      	uxth	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    for (int i = 0; i < gorevSayac_u8; i++)
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	e02c      	b.n	8006298 <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0x88>
    {
		if (0 == Counter_u16 % gorevler[i].MsAl())
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006244:	461c      	mov	r4, r3
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	4613      	mov	r3, r2
 800624a:	005b      	lsls	r3, r3, #1
 800624c:	4413      	add	r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	3308      	adds	r3, #8
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	4413      	add	r3, r2
 8006256:	3304      	adds	r3, #4
 8006258:	4618      	mov	r0, r3
 800625a:	f000 f8a8 	bl	80063ae <_ZN5Gorev4MsAlEv>
 800625e:	4603      	mov	r3, r0
 8006260:	fb94 f2f3 	sdiv	r2, r4, r3
 8006264:	fb02 f303 	mul.w	r3, r2, r3
 8006268:	1ae3      	subs	r3, r4, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	bf0c      	ite	eq
 800626e:	2301      	moveq	r3, #1
 8006270:	2300      	movne	r3, #0
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00c      	beq.n	8006292 <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0x82>
		{
			gorevler[i].BayrakDuzenle(true);
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	4613      	mov	r3, r2
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	4413      	add	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	3308      	adds	r3, #8
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	4413      	add	r3, r2
 8006288:	3304      	adds	r3, #4
 800628a:	2101      	movs	r1, #1
 800628c:	4618      	mov	r0, r3
 800628e:	f000 f87f 	bl	8006390 <_ZN5Gorev13BayrakDuzenleEb>
    for (int i = 0; i < gorevSayac_u8; i++)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	3301      	adds	r3, #1
 8006296:	60fb      	str	r3, [r7, #12]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800629e:	461a      	mov	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4293      	cmp	r3, r2
 80062a4:	dbcb      	blt.n	800623e <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0x2e>
		}
     }
    if (Counter_u16 % 5000 == 0)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80062ac:	4a09      	ldr	r2, [pc, #36]	; (80062d4 <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0xc4>)
 80062ae:	fba2 1203 	umull	r1, r2, r2, r3
 80062b2:	0b12      	lsrs	r2, r2, #12
 80062b4:	f241 3188 	movw	r1, #5000	; 0x1388
 80062b8:	fb01 f202 	mul.w	r2, r1, r2
 80062bc:	1a9b      	subs	r3, r3, r2
 80062be:	b29b      	uxth	r3, r3
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d103      	bne.n	80062cc <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0xbc>
  	{
  	    Counter_u16=0;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  	}
}
 80062cc:	bf00      	nop
 80062ce:	3714      	adds	r7, #20
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd90      	pop	{r4, r7, pc}
 80062d4:	d1b71759 	.word	0xd1b71759

080062d8 <_ZN13Gorevyonetici13GorevCalistirEv>:

void Gorevyonetici::GorevCalistir()
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < gorevSayac_u8; i++)
 80062e0:	2300      	movs	r3, #0
 80062e2:	60fb      	str	r3, [r7, #12]
 80062e4:	e026      	b.n	8006334 <_ZN13Gorevyonetici13GorevCalistirEv+0x5c>
	{
		if (gorevler[i].Bayrak)
 80062e6:	6879      	ldr	r1, [r7, #4]
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	4613      	mov	r3, r2
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	4413      	add	r3, r2
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	440b      	add	r3, r1
 80062f4:	330c      	adds	r3, #12
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d018      	beq.n	800632e <_ZN13Gorevyonetici13GorevCalistirEv+0x56>
	    {
			gorevler[i].BayrakDuzenle(false);
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	4613      	mov	r3, r2
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	4413      	add	r3, r2
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	3308      	adds	r3, #8
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	4413      	add	r3, r2
 800630c:	3304      	adds	r3, #4
 800630e:	2100      	movs	r1, #0
 8006310:	4618      	mov	r0, r3
 8006312:	f000 f83d 	bl	8006390 <_ZN5Gorev13BayrakDuzenleEb>
			gorevler[i].Calistir();
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	4613      	mov	r3, r2
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	4413      	add	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	3308      	adds	r3, #8
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	4413      	add	r3, r2
 8006326:	3304      	adds	r3, #4
 8006328:	4618      	mov	r0, r3
 800632a:	f000 f822 	bl	8006372 <_ZN5Gorev8CalistirEv>
	for (int i = 0; i < gorevSayac_u8; i++)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	3301      	adds	r3, #1
 8006332:	60fb      	str	r3, [r7, #12]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800633a:	461a      	mov	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4293      	cmp	r3, r2
 8006340:	dbd1      	blt.n	80062e6 <_ZN13Gorevyonetici13GorevCalistirEv+0xe>
	    }
	}

}
 8006342:	bf00      	nop
 8006344:	bf00      	nop
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <_ZN5Gorev8GorevGirEPFvvEs>:
	    }

}

void Gorev::GorevGir(void (*gorev)(), int16_t ms_s16)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	4613      	mov	r3, r2
 8006358:	80fb      	strh	r3, [r7, #6]
    this->gorev = gorev;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	68ba      	ldr	r2, [r7, #8]
 800635e:	605a      	str	r2, [r3, #4]
    this->ms_s16 = ms_s16;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	88fa      	ldrh	r2, [r7, #6]
 8006364:	811a      	strh	r2, [r3, #8]
}
 8006366:	bf00      	nop
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <_ZN5Gorev8CalistirEv>:

void Gorev::Calistir()
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b082      	sub	sp, #8
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
    if (gorev)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <_ZN5Gorev8CalistirEv+0x16>
    {
        gorev();
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	4798      	blx	r3
    }
}
 8006388:	bf00      	nop
 800638a:	3708      	adds	r7, #8
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <_ZN5Gorev13BayrakDuzenleEb>:

void Gorev::BayrakDuzenle(bool value){Bayrak = value;}
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	460b      	mov	r3, r1
 800639a:	70fb      	strb	r3, [r7, #3]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	78fa      	ldrb	r2, [r7, #3]
 80063a0:	701a      	strb	r2, [r3, #0]
 80063a2:	bf00      	nop
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <_ZN5Gorev4MsAlEv>:

int16_t Gorev::MsAl(){return ms_s16;}
 80063ae:	b480      	push	{r7}
 80063b0:	b083      	sub	sp, #12
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80063bc:	4618      	mov	r0, r3
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80063cc:	4b0e      	ldr	r3, [pc, #56]	; (8006408 <HAL_Init+0x40>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a0d      	ldr	r2, [pc, #52]	; (8006408 <HAL_Init+0x40>)
 80063d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80063d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80063d8:	4b0b      	ldr	r3, [pc, #44]	; (8006408 <HAL_Init+0x40>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a0a      	ldr	r2, [pc, #40]	; (8006408 <HAL_Init+0x40>)
 80063de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80063e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80063e4:	4b08      	ldr	r3, [pc, #32]	; (8006408 <HAL_Init+0x40>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a07      	ldr	r2, [pc, #28]	; (8006408 <HAL_Init+0x40>)
 80063ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80063f0:	2003      	movs	r0, #3
 80063f2:	f000 fbb1 	bl	8006b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80063f6:	2000      	movs	r0, #0
 80063f8:	f000 f808 	bl	800640c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80063fc:	f7fc fdb0 	bl	8002f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	40023c00 	.word	0x40023c00

0800640c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006414:	4b12      	ldr	r3, [pc, #72]	; (8006460 <HAL_InitTick+0x54>)
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	4b12      	ldr	r3, [pc, #72]	; (8006464 <HAL_InitTick+0x58>)
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	4619      	mov	r1, r3
 800641e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006422:	fbb3 f3f1 	udiv	r3, r3, r1
 8006426:	fbb2 f3f3 	udiv	r3, r2, r3
 800642a:	4618      	mov	r0, r3
 800642c:	f000 fbc9 	bl	8006bc2 <HAL_SYSTICK_Config>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e00e      	b.n	8006458 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2b0f      	cmp	r3, #15
 800643e:	d80a      	bhi.n	8006456 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006440:	2200      	movs	r2, #0
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	f04f 30ff 	mov.w	r0, #4294967295
 8006448:	f000 fb91 	bl	8006b6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800644c:	4a06      	ldr	r2, [pc, #24]	; (8006468 <HAL_InitTick+0x5c>)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006452:	2300      	movs	r3, #0
 8006454:	e000      	b.n	8006458 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
}
 8006458:	4618      	mov	r0, r3
 800645a:	3708      	adds	r7, #8
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	20000010 	.word	0x20000010
 8006464:	20000018 	.word	0x20000018
 8006468:	20000014 	.word	0x20000014

0800646c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800646c:	b480      	push	{r7}
 800646e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006470:	4b06      	ldr	r3, [pc, #24]	; (800648c <HAL_IncTick+0x20>)
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	461a      	mov	r2, r3
 8006476:	4b06      	ldr	r3, [pc, #24]	; (8006490 <HAL_IncTick+0x24>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4413      	add	r3, r2
 800647c:	4a04      	ldr	r2, [pc, #16]	; (8006490 <HAL_IncTick+0x24>)
 800647e:	6013      	str	r3, [r2, #0]
}
 8006480:	bf00      	nop
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	20000018 	.word	0x20000018
 8006490:	20000f14 	.word	0x20000f14

08006494 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
  return uwTick;
 8006498:	4b03      	ldr	r3, [pc, #12]	; (80064a8 <HAL_GetTick+0x14>)
 800649a:	681b      	ldr	r3, [r3, #0]
}
 800649c:	4618      	mov	r0, r3
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	20000f14 	.word	0x20000f14

080064ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80064b4:	f7ff ffee 	bl	8006494 <HAL_GetTick>
 80064b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c4:	d005      	beq.n	80064d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80064c6:	4b0a      	ldr	r3, [pc, #40]	; (80064f0 <HAL_Delay+0x44>)
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	461a      	mov	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4413      	add	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80064d2:	bf00      	nop
 80064d4:	f7ff ffde 	bl	8006494 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d8f7      	bhi.n	80064d4 <HAL_Delay+0x28>
  {
  }
}
 80064e4:	bf00      	nop
 80064e6:	bf00      	nop
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	20000018 	.word	0x20000018

080064f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064fc:	2300      	movs	r3, #0
 80064fe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e033      	b.n	8006572 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650e:	2b00      	cmp	r3, #0
 8006510:	d109      	bne.n	8006526 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7fa fdb6 	bl	8001084 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652a:	f003 0310 	and.w	r3, r3, #16
 800652e:	2b00      	cmp	r3, #0
 8006530:	d118      	bne.n	8006564 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800653a:	f023 0302 	bic.w	r3, r3, #2
 800653e:	f043 0202 	orr.w	r2, r3, #2
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f93a 	bl	80067c0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006556:	f023 0303 	bic.w	r3, r3, #3
 800655a:	f043 0201 	orr.w	r2, r3, #1
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	641a      	str	r2, [r3, #64]	; 0x40
 8006562:	e001      	b.n	8006568 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006570:	7bfb      	ldrb	r3, [r7, #15]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800657c:	b480      	push	{r7}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006590:	2b01      	cmp	r3, #1
 8006592:	d101      	bne.n	8006598 <HAL_ADC_ConfigChannel+0x1c>
 8006594:	2302      	movs	r3, #2
 8006596:	e105      	b.n	80067a4 <HAL_ADC_ConfigChannel+0x228>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b09      	cmp	r3, #9
 80065a6:	d925      	bls.n	80065f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68d9      	ldr	r1, [r3, #12]
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	461a      	mov	r2, r3
 80065b6:	4613      	mov	r3, r2
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	4413      	add	r3, r2
 80065bc:	3b1e      	subs	r3, #30
 80065be:	2207      	movs	r2, #7
 80065c0:	fa02 f303 	lsl.w	r3, r2, r3
 80065c4:	43da      	mvns	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	400a      	ands	r2, r1
 80065cc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68d9      	ldr	r1, [r3, #12]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	689a      	ldr	r2, [r3, #8]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	b29b      	uxth	r3, r3
 80065de:	4618      	mov	r0, r3
 80065e0:	4603      	mov	r3, r0
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	4403      	add	r3, r0
 80065e6:	3b1e      	subs	r3, #30
 80065e8:	409a      	lsls	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	60da      	str	r2, [r3, #12]
 80065f2:	e022      	b.n	800663a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6919      	ldr	r1, [r3, #16]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	b29b      	uxth	r3, r3
 8006600:	461a      	mov	r2, r3
 8006602:	4613      	mov	r3, r2
 8006604:	005b      	lsls	r3, r3, #1
 8006606:	4413      	add	r3, r2
 8006608:	2207      	movs	r2, #7
 800660a:	fa02 f303 	lsl.w	r3, r2, r3
 800660e:	43da      	mvns	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	400a      	ands	r2, r1
 8006616:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6919      	ldr	r1, [r3, #16]
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	b29b      	uxth	r3, r3
 8006628:	4618      	mov	r0, r3
 800662a:	4603      	mov	r3, r0
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	4403      	add	r3, r0
 8006630:	409a      	lsls	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	2b06      	cmp	r3, #6
 8006640:	d824      	bhi.n	800668c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	3b05      	subs	r3, #5
 8006654:	221f      	movs	r2, #31
 8006656:	fa02 f303 	lsl.w	r3, r2, r3
 800665a:	43da      	mvns	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	400a      	ands	r2, r1
 8006662:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	b29b      	uxth	r3, r3
 8006670:	4618      	mov	r0, r3
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	4613      	mov	r3, r2
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	4413      	add	r3, r2
 800667c:	3b05      	subs	r3, #5
 800667e:	fa00 f203 	lsl.w	r2, r0, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	635a      	str	r2, [r3, #52]	; 0x34
 800668a:	e04c      	b.n	8006726 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	2b0c      	cmp	r3, #12
 8006692:	d824      	bhi.n	80066de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	4613      	mov	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	4413      	add	r3, r2
 80066a4:	3b23      	subs	r3, #35	; 0x23
 80066a6:	221f      	movs	r2, #31
 80066a8:	fa02 f303 	lsl.w	r3, r2, r3
 80066ac:	43da      	mvns	r2, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	400a      	ands	r2, r1
 80066b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	4618      	mov	r0, r3
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	4613      	mov	r3, r2
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	4413      	add	r3, r2
 80066ce:	3b23      	subs	r3, #35	; 0x23
 80066d0:	fa00 f203 	lsl.w	r2, r0, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	631a      	str	r2, [r3, #48]	; 0x30
 80066dc:	e023      	b.n	8006726 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	4613      	mov	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	3b41      	subs	r3, #65	; 0x41
 80066f0:	221f      	movs	r2, #31
 80066f2:	fa02 f303 	lsl.w	r3, r2, r3
 80066f6:	43da      	mvns	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	400a      	ands	r2, r1
 80066fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	b29b      	uxth	r3, r3
 800670c:	4618      	mov	r0, r3
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685a      	ldr	r2, [r3, #4]
 8006712:	4613      	mov	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	4413      	add	r3, r2
 8006718:	3b41      	subs	r3, #65	; 0x41
 800671a:	fa00 f203 	lsl.w	r2, r0, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006726:	4b22      	ldr	r3, [pc, #136]	; (80067b0 <HAL_ADC_ConfigChannel+0x234>)
 8006728:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a21      	ldr	r2, [pc, #132]	; (80067b4 <HAL_ADC_ConfigChannel+0x238>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d109      	bne.n	8006748 <HAL_ADC_ConfigChannel+0x1cc>
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2b12      	cmp	r3, #18
 800673a:	d105      	bne.n	8006748 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a19      	ldr	r2, [pc, #100]	; (80067b4 <HAL_ADC_ConfigChannel+0x238>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d123      	bne.n	800679a <HAL_ADC_ConfigChannel+0x21e>
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b10      	cmp	r3, #16
 8006758:	d003      	beq.n	8006762 <HAL_ADC_ConfigChannel+0x1e6>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b11      	cmp	r3, #17
 8006760:	d11b      	bne.n	800679a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b10      	cmp	r3, #16
 8006774:	d111      	bne.n	800679a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006776:	4b10      	ldr	r3, [pc, #64]	; (80067b8 <HAL_ADC_ConfigChannel+0x23c>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a10      	ldr	r2, [pc, #64]	; (80067bc <HAL_ADC_ConfigChannel+0x240>)
 800677c:	fba2 2303 	umull	r2, r3, r2, r3
 8006780:	0c9a      	lsrs	r2, r3, #18
 8006782:	4613      	mov	r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4413      	add	r3, r2
 8006788:	005b      	lsls	r3, r3, #1
 800678a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800678c:	e002      	b.n	8006794 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	3b01      	subs	r3, #1
 8006792:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1f9      	bne.n	800678e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr
 80067b0:	40012300 	.word	0x40012300
 80067b4:	40012000 	.word	0x40012000
 80067b8:	20000010 	.word	0x20000010
 80067bc:	431bde83 	.word	0x431bde83

080067c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80067c8:	4b79      	ldr	r3, [pc, #484]	; (80069b0 <ADC_Init+0x1f0>)
 80067ca:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	431a      	orrs	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6859      	ldr	r1, [r3, #4]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	021a      	lsls	r2, r3, #8
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	6859      	ldr	r1, [r3, #4]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689a      	ldr	r2, [r3, #8]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	430a      	orrs	r2, r1
 800682a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689a      	ldr	r2, [r3, #8]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800683a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6899      	ldr	r1, [r3, #8]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68da      	ldr	r2, [r3, #12]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	430a      	orrs	r2, r1
 800684c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006852:	4a58      	ldr	r2, [pc, #352]	; (80069b4 <ADC_Init+0x1f4>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d022      	beq.n	800689e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006866:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6899      	ldr	r1, [r3, #8]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006888:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6899      	ldr	r1, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	430a      	orrs	r2, r1
 800689a:	609a      	str	r2, [r3, #8]
 800689c:	e00f      	b.n	80068be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80068ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689a      	ldr	r2, [r3, #8]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80068bc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f022 0202 	bic.w	r2, r2, #2
 80068cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	6899      	ldr	r1, [r3, #8]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	7e1b      	ldrb	r3, [r3, #24]
 80068d8:	005a      	lsls	r2, r3, #1
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	430a      	orrs	r2, r1
 80068e0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d01b      	beq.n	8006924 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	685a      	ldr	r2, [r3, #4]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068fa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800690a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6859      	ldr	r1, [r3, #4]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006916:	3b01      	subs	r3, #1
 8006918:	035a      	lsls	r2, r3, #13
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	605a      	str	r2, [r3, #4]
 8006922:	e007      	b.n	8006934 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	685a      	ldr	r2, [r3, #4]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006932:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006942:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	3b01      	subs	r3, #1
 8006950:	051a      	lsls	r2, r3, #20
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	430a      	orrs	r2, r1
 8006958:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006968:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	6899      	ldr	r1, [r3, #8]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006976:	025a      	lsls	r2, r3, #9
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	689a      	ldr	r2, [r3, #8]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800698e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6899      	ldr	r1, [r3, #8]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	029a      	lsls	r2, r3, #10
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	609a      	str	r2, [r3, #8]
}
 80069a4:	bf00      	nop
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	40012300 	.word	0x40012300
 80069b4:	0f000001 	.word	0x0f000001

080069b8 <__NVIC_SetPriorityGrouping>:
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f003 0307 	and.w	r3, r3, #7
 80069c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069c8:	4b0c      	ldr	r3, [pc, #48]	; (80069fc <__NVIC_SetPriorityGrouping+0x44>)
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069ce:	68ba      	ldr	r2, [r7, #8]
 80069d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80069d4:	4013      	ands	r3, r2
 80069d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80069e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069ea:	4a04      	ldr	r2, [pc, #16]	; (80069fc <__NVIC_SetPriorityGrouping+0x44>)
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	60d3      	str	r3, [r2, #12]
}
 80069f0:	bf00      	nop
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	e000ed00 	.word	0xe000ed00

08006a00 <__NVIC_GetPriorityGrouping>:
{
 8006a00:	b480      	push	{r7}
 8006a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a04:	4b04      	ldr	r3, [pc, #16]	; (8006a18 <__NVIC_GetPriorityGrouping+0x18>)
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	0a1b      	lsrs	r3, r3, #8
 8006a0a:	f003 0307 	and.w	r3, r3, #7
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr
 8006a18:	e000ed00 	.word	0xe000ed00

08006a1c <__NVIC_EnableIRQ>:
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	4603      	mov	r3, r0
 8006a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	db0b      	blt.n	8006a46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a2e:	79fb      	ldrb	r3, [r7, #7]
 8006a30:	f003 021f 	and.w	r2, r3, #31
 8006a34:	4907      	ldr	r1, [pc, #28]	; (8006a54 <__NVIC_EnableIRQ+0x38>)
 8006a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3a:	095b      	lsrs	r3, r3, #5
 8006a3c:	2001      	movs	r0, #1
 8006a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8006a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a46:	bf00      	nop
 8006a48:	370c      	adds	r7, #12
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	e000e100 	.word	0xe000e100

08006a58 <__NVIC_SetPriority>:
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	4603      	mov	r3, r0
 8006a60:	6039      	str	r1, [r7, #0]
 8006a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	db0a      	blt.n	8006a82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	b2da      	uxtb	r2, r3
 8006a70:	490c      	ldr	r1, [pc, #48]	; (8006aa4 <__NVIC_SetPriority+0x4c>)
 8006a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a76:	0112      	lsls	r2, r2, #4
 8006a78:	b2d2      	uxtb	r2, r2
 8006a7a:	440b      	add	r3, r1
 8006a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006a80:	e00a      	b.n	8006a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	b2da      	uxtb	r2, r3
 8006a86:	4908      	ldr	r1, [pc, #32]	; (8006aa8 <__NVIC_SetPriority+0x50>)
 8006a88:	79fb      	ldrb	r3, [r7, #7]
 8006a8a:	f003 030f 	and.w	r3, r3, #15
 8006a8e:	3b04      	subs	r3, #4
 8006a90:	0112      	lsls	r2, r2, #4
 8006a92:	b2d2      	uxtb	r2, r2
 8006a94:	440b      	add	r3, r1
 8006a96:	761a      	strb	r2, [r3, #24]
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	e000e100 	.word	0xe000e100
 8006aa8:	e000ed00 	.word	0xe000ed00

08006aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b089      	sub	sp, #36	; 0x24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f003 0307 	and.w	r3, r3, #7
 8006abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	f1c3 0307 	rsb	r3, r3, #7
 8006ac6:	2b04      	cmp	r3, #4
 8006ac8:	bf28      	it	cs
 8006aca:	2304      	movcs	r3, #4
 8006acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	2b06      	cmp	r3, #6
 8006ad4:	d902      	bls.n	8006adc <NVIC_EncodePriority+0x30>
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	3b03      	subs	r3, #3
 8006ada:	e000      	b.n	8006ade <NVIC_EncodePriority+0x32>
 8006adc:	2300      	movs	r3, #0
 8006ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aea:	43da      	mvns	r2, r3
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	401a      	ands	r2, r3
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006af4:	f04f 31ff 	mov.w	r1, #4294967295
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	fa01 f303 	lsl.w	r3, r1, r3
 8006afe:	43d9      	mvns	r1, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b04:	4313      	orrs	r3, r2
         );
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3724      	adds	r7, #36	; 0x24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
	...

08006b14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b24:	d301      	bcc.n	8006b2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b26:	2301      	movs	r3, #1
 8006b28:	e00f      	b.n	8006b4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b2a:	4a0a      	ldr	r2, [pc, #40]	; (8006b54 <SysTick_Config+0x40>)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b32:	210f      	movs	r1, #15
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295
 8006b38:	f7ff ff8e 	bl	8006a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b3c:	4b05      	ldr	r3, [pc, #20]	; (8006b54 <SysTick_Config+0x40>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b42:	4b04      	ldr	r3, [pc, #16]	; (8006b54 <SysTick_Config+0x40>)
 8006b44:	2207      	movs	r2, #7
 8006b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3708      	adds	r7, #8
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	e000e010 	.word	0xe000e010

08006b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f7ff ff29 	bl	80069b8 <__NVIC_SetPriorityGrouping>
}
 8006b66:	bf00      	nop
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b086      	sub	sp, #24
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	4603      	mov	r3, r0
 8006b76:	60b9      	str	r1, [r7, #8]
 8006b78:	607a      	str	r2, [r7, #4]
 8006b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b80:	f7ff ff3e 	bl	8006a00 <__NVIC_GetPriorityGrouping>
 8006b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	68b9      	ldr	r1, [r7, #8]
 8006b8a:	6978      	ldr	r0, [r7, #20]
 8006b8c:	f7ff ff8e 	bl	8006aac <NVIC_EncodePriority>
 8006b90:	4602      	mov	r2, r0
 8006b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b96:	4611      	mov	r1, r2
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7ff ff5d 	bl	8006a58 <__NVIC_SetPriority>
}
 8006b9e:	bf00      	nop
 8006ba0:	3718      	adds	r7, #24
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}

08006ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ba6:	b580      	push	{r7, lr}
 8006ba8:	b082      	sub	sp, #8
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	4603      	mov	r3, r0
 8006bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f7ff ff31 	bl	8006a1c <__NVIC_EnableIRQ>
}
 8006bba:	bf00      	nop
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b082      	sub	sp, #8
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f7ff ffa2 	bl	8006b14 <SysTick_Config>
 8006bd0:	4603      	mov	r3, r0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3708      	adds	r7, #8
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b084      	sub	sp, #16
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006be6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006be8:	f7ff fc54 	bl	8006494 <HAL_GetTick>
 8006bec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b02      	cmp	r3, #2
 8006bf8:	d008      	beq.n	8006c0c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2280      	movs	r2, #128	; 0x80
 8006bfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e052      	b.n	8006cb2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0216 	bic.w	r2, r2, #22
 8006c1a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	695a      	ldr	r2, [r3, #20]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c2a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d103      	bne.n	8006c3c <HAL_DMA_Abort+0x62>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d007      	beq.n	8006c4c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f022 0208 	bic.w	r2, r2, #8
 8006c4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f022 0201 	bic.w	r2, r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c5c:	e013      	b.n	8006c86 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c5e:	f7ff fc19 	bl	8006494 <HAL_GetTick>
 8006c62:	4602      	mov	r2, r0
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	1ad3      	subs	r3, r2, r3
 8006c68:	2b05      	cmp	r3, #5
 8006c6a:	d90c      	bls.n	8006c86 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2203      	movs	r2, #3
 8006c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e015      	b.n	8006cb2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1e4      	bne.n	8006c5e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c98:	223f      	movs	r2, #63	; 0x3f
 8006c9a:	409a      	lsls	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d004      	beq.n	8006cd8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2280      	movs	r2, #128	; 0x80
 8006cd2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e00c      	b.n	8006cf2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2205      	movs	r2, #5
 8006cdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f022 0201 	bic.w	r2, r2, #1
 8006cee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
	...

08006d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b089      	sub	sp, #36	; 0x24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006d12:	2300      	movs	r3, #0
 8006d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d16:	2300      	movs	r3, #0
 8006d18:	61fb      	str	r3, [r7, #28]
 8006d1a:	e16b      	b.n	8006ff4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	fa02 f303 	lsl.w	r3, r2, r3
 8006d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	f040 815a 	bne.w	8006fee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	f003 0303 	and.w	r3, r3, #3
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d005      	beq.n	8006d52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d130      	bne.n	8006db4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	005b      	lsls	r3, r3, #1
 8006d5c:	2203      	movs	r2, #3
 8006d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d62:	43db      	mvns	r3, r3
 8006d64:	69ba      	ldr	r2, [r7, #24]
 8006d66:	4013      	ands	r3, r2
 8006d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68da      	ldr	r2, [r3, #12]
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	005b      	lsls	r3, r3, #1
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	69ba      	ldr	r2, [r7, #24]
 8006d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d88:	2201      	movs	r2, #1
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d90:	43db      	mvns	r3, r3
 8006d92:	69ba      	ldr	r2, [r7, #24]
 8006d94:	4013      	ands	r3, r2
 8006d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	091b      	lsrs	r3, r3, #4
 8006d9e:	f003 0201 	and.w	r2, r3, #1
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	fa02 f303 	lsl.w	r3, r2, r3
 8006da8:	69ba      	ldr	r2, [r7, #24]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f003 0303 	and.w	r3, r3, #3
 8006dbc:	2b03      	cmp	r3, #3
 8006dbe:	d017      	beq.n	8006df0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	005b      	lsls	r3, r3, #1
 8006dca:	2203      	movs	r2, #3
 8006dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd0:	43db      	mvns	r3, r3
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	689a      	ldr	r2, [r3, #8]
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	fa02 f303 	lsl.w	r3, r2, r3
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	69ba      	ldr	r2, [r7, #24]
 8006dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f003 0303 	and.w	r3, r3, #3
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	d123      	bne.n	8006e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	08da      	lsrs	r2, r3, #3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	3208      	adds	r2, #8
 8006e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	f003 0307 	and.w	r3, r3, #7
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	220f      	movs	r2, #15
 8006e14:	fa02 f303 	lsl.w	r3, r2, r3
 8006e18:	43db      	mvns	r3, r3
 8006e1a:	69ba      	ldr	r2, [r7, #24]
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	691a      	ldr	r2, [r3, #16]
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e30:	69ba      	ldr	r2, [r7, #24]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	08da      	lsrs	r2, r3, #3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	3208      	adds	r2, #8
 8006e3e:	69b9      	ldr	r1, [r7, #24]
 8006e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	2203      	movs	r2, #3
 8006e50:	fa02 f303 	lsl.w	r3, r2, r3
 8006e54:	43db      	mvns	r3, r3
 8006e56:	69ba      	ldr	r2, [r7, #24]
 8006e58:	4013      	ands	r3, r2
 8006e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	f003 0203 	and.w	r2, r3, #3
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	005b      	lsls	r3, r3, #1
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	69ba      	ldr	r2, [r7, #24]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	69ba      	ldr	r2, [r7, #24]
 8006e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 80b4 	beq.w	8006fee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e86:	2300      	movs	r3, #0
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	4b60      	ldr	r3, [pc, #384]	; (800700c <HAL_GPIO_Init+0x30c>)
 8006e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e8e:	4a5f      	ldr	r2, [pc, #380]	; (800700c <HAL_GPIO_Init+0x30c>)
 8006e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e94:	6453      	str	r3, [r2, #68]	; 0x44
 8006e96:	4b5d      	ldr	r3, [pc, #372]	; (800700c <HAL_GPIO_Init+0x30c>)
 8006e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e9e:	60fb      	str	r3, [r7, #12]
 8006ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ea2:	4a5b      	ldr	r2, [pc, #364]	; (8007010 <HAL_GPIO_Init+0x310>)
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	089b      	lsrs	r3, r3, #2
 8006ea8:	3302      	adds	r3, #2
 8006eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	220f      	movs	r2, #15
 8006eba:	fa02 f303 	lsl.w	r3, r2, r3
 8006ebe:	43db      	mvns	r3, r3
 8006ec0:	69ba      	ldr	r2, [r7, #24]
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a52      	ldr	r2, [pc, #328]	; (8007014 <HAL_GPIO_Init+0x314>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d02b      	beq.n	8006f26 <HAL_GPIO_Init+0x226>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a51      	ldr	r2, [pc, #324]	; (8007018 <HAL_GPIO_Init+0x318>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d025      	beq.n	8006f22 <HAL_GPIO_Init+0x222>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a50      	ldr	r2, [pc, #320]	; (800701c <HAL_GPIO_Init+0x31c>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d01f      	beq.n	8006f1e <HAL_GPIO_Init+0x21e>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a4f      	ldr	r2, [pc, #316]	; (8007020 <HAL_GPIO_Init+0x320>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d019      	beq.n	8006f1a <HAL_GPIO_Init+0x21a>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a4e      	ldr	r2, [pc, #312]	; (8007024 <HAL_GPIO_Init+0x324>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d013      	beq.n	8006f16 <HAL_GPIO_Init+0x216>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a4d      	ldr	r2, [pc, #308]	; (8007028 <HAL_GPIO_Init+0x328>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d00d      	beq.n	8006f12 <HAL_GPIO_Init+0x212>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a4c      	ldr	r2, [pc, #304]	; (800702c <HAL_GPIO_Init+0x32c>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d007      	beq.n	8006f0e <HAL_GPIO_Init+0x20e>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a4b      	ldr	r2, [pc, #300]	; (8007030 <HAL_GPIO_Init+0x330>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d101      	bne.n	8006f0a <HAL_GPIO_Init+0x20a>
 8006f06:	2307      	movs	r3, #7
 8006f08:	e00e      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f0a:	2308      	movs	r3, #8
 8006f0c:	e00c      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f0e:	2306      	movs	r3, #6
 8006f10:	e00a      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f12:	2305      	movs	r3, #5
 8006f14:	e008      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f16:	2304      	movs	r3, #4
 8006f18:	e006      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e004      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	e002      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f22:	2301      	movs	r3, #1
 8006f24:	e000      	b.n	8006f28 <HAL_GPIO_Init+0x228>
 8006f26:	2300      	movs	r3, #0
 8006f28:	69fa      	ldr	r2, [r7, #28]
 8006f2a:	f002 0203 	and.w	r2, r2, #3
 8006f2e:	0092      	lsls	r2, r2, #2
 8006f30:	4093      	lsls	r3, r2
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f38:	4935      	ldr	r1, [pc, #212]	; (8007010 <HAL_GPIO_Init+0x310>)
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	089b      	lsrs	r3, r3, #2
 8006f3e:	3302      	adds	r3, #2
 8006f40:	69ba      	ldr	r2, [r7, #24]
 8006f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006f46:	4b3b      	ldr	r3, [pc, #236]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	43db      	mvns	r3, r3
 8006f50:	69ba      	ldr	r2, [r7, #24]
 8006f52:	4013      	ands	r3, r2
 8006f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006f6a:	4a32      	ldr	r2, [pc, #200]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006f70:	4b30      	ldr	r3, [pc, #192]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	43db      	mvns	r3, r3
 8006f7a:	69ba      	ldr	r2, [r7, #24]
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d003      	beq.n	8006f94 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006f94:	4a27      	ldr	r2, [pc, #156]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006f9a:	4b26      	ldr	r3, [pc, #152]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	43db      	mvns	r3, r3
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d003      	beq.n	8006fbe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006fb6:	69ba      	ldr	r2, [r7, #24]
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006fbe:	4a1d      	ldr	r2, [pc, #116]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006fc4:	4b1b      	ldr	r3, [pc, #108]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	43db      	mvns	r3, r3
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d003      	beq.n	8006fe8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006fe0:	69ba      	ldr	r2, [r7, #24]
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006fe8:	4a12      	ldr	r2, [pc, #72]	; (8007034 <HAL_GPIO_Init+0x334>)
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	61fb      	str	r3, [r7, #28]
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	2b0f      	cmp	r3, #15
 8006ff8:	f67f ae90 	bls.w	8006d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006ffc:	bf00      	nop
 8006ffe:	bf00      	nop
 8007000:	3724      	adds	r7, #36	; 0x24
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	40023800 	.word	0x40023800
 8007010:	40013800 	.word	0x40013800
 8007014:	40020000 	.word	0x40020000
 8007018:	40020400 	.word	0x40020400
 800701c:	40020800 	.word	0x40020800
 8007020:	40020c00 	.word	0x40020c00
 8007024:	40021000 	.word	0x40021000
 8007028:	40021400 	.word	0x40021400
 800702c:	40021800 	.word	0x40021800
 8007030:	40021c00 	.word	0x40021c00
 8007034:	40013c00 	.word	0x40013c00

08007038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	807b      	strh	r3, [r7, #2]
 8007044:	4613      	mov	r3, r2
 8007046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007048:	787b      	ldrb	r3, [r7, #1]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800704e:	887a      	ldrh	r2, [r7, #2]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007054:	e003      	b.n	800705e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007056:	887b      	ldrh	r3, [r7, #2]
 8007058:	041a      	lsls	r2, r3, #16
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	619a      	str	r2, [r3, #24]
}
 800705e:	bf00      	nop
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
	...

0800706c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	4603      	mov	r3, r0
 8007074:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007076:	4b08      	ldr	r3, [pc, #32]	; (8007098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007078:	695a      	ldr	r2, [r3, #20]
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	4013      	ands	r3, r2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d006      	beq.n	8007090 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007082:	4a05      	ldr	r2, [pc, #20]	; (8007098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007084:	88fb      	ldrh	r3, [r7, #6]
 8007086:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007088:	88fb      	ldrh	r3, [r7, #6]
 800708a:	4618      	mov	r0, r3
 800708c:	f000 f806 	bl	800709c <HAL_GPIO_EXTI_Callback>
  }
}
 8007090:	bf00      	nop
 8007092:	3708      	adds	r7, #8
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	40013c00 	.word	0x40013c00

0800709c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	4603      	mov	r3, r0
 80070a4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80070a6:	bf00      	nop
 80070a8:	370c      	adds	r7, #12
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
	...

080070b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e12b      	b.n	800731e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d106      	bne.n	80070e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7fa f9ba 	bl	8001454 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2224      	movs	r2, #36	; 0x24
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f022 0201 	bic.w	r2, r2, #1
 80070f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007106:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007116:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007118:	f002 f8e0 	bl	80092dc <HAL_RCC_GetPCLK1Freq>
 800711c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	4a81      	ldr	r2, [pc, #516]	; (8007328 <HAL_I2C_Init+0x274>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d807      	bhi.n	8007138 <HAL_I2C_Init+0x84>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4a80      	ldr	r2, [pc, #512]	; (800732c <HAL_I2C_Init+0x278>)
 800712c:	4293      	cmp	r3, r2
 800712e:	bf94      	ite	ls
 8007130:	2301      	movls	r3, #1
 8007132:	2300      	movhi	r3, #0
 8007134:	b2db      	uxtb	r3, r3
 8007136:	e006      	b.n	8007146 <HAL_I2C_Init+0x92>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4a7d      	ldr	r2, [pc, #500]	; (8007330 <HAL_I2C_Init+0x27c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	bf94      	ite	ls
 8007140:	2301      	movls	r3, #1
 8007142:	2300      	movhi	r3, #0
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	d001      	beq.n	800714e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e0e7      	b.n	800731e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	4a78      	ldr	r2, [pc, #480]	; (8007334 <HAL_I2C_Init+0x280>)
 8007152:	fba2 2303 	umull	r2, r3, r2, r3
 8007156:	0c9b      	lsrs	r3, r3, #18
 8007158:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	430a      	orrs	r2, r1
 800716c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	6a1b      	ldr	r3, [r3, #32]
 8007174:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	4a6a      	ldr	r2, [pc, #424]	; (8007328 <HAL_I2C_Init+0x274>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d802      	bhi.n	8007188 <HAL_I2C_Init+0xd4>
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	3301      	adds	r3, #1
 8007186:	e009      	b.n	800719c <HAL_I2C_Init+0xe8>
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800718e:	fb02 f303 	mul.w	r3, r2, r3
 8007192:	4a69      	ldr	r2, [pc, #420]	; (8007338 <HAL_I2C_Init+0x284>)
 8007194:	fba2 2303 	umull	r2, r3, r2, r3
 8007198:	099b      	lsrs	r3, r3, #6
 800719a:	3301      	adds	r3, #1
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6812      	ldr	r2, [r2, #0]
 80071a0:	430b      	orrs	r3, r1
 80071a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80071ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	495c      	ldr	r1, [pc, #368]	; (8007328 <HAL_I2C_Init+0x274>)
 80071b8:	428b      	cmp	r3, r1
 80071ba:	d819      	bhi.n	80071f0 <HAL_I2C_Init+0x13c>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	1e59      	subs	r1, r3, #1
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80071ca:	1c59      	adds	r1, r3, #1
 80071cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80071d0:	400b      	ands	r3, r1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00a      	beq.n	80071ec <HAL_I2C_Init+0x138>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	1e59      	subs	r1, r3, #1
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80071e4:	3301      	adds	r3, #1
 80071e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071ea:	e051      	b.n	8007290 <HAL_I2C_Init+0x1dc>
 80071ec:	2304      	movs	r3, #4
 80071ee:	e04f      	b.n	8007290 <HAL_I2C_Init+0x1dc>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d111      	bne.n	800721c <HAL_I2C_Init+0x168>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	1e58      	subs	r0, r3, #1
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6859      	ldr	r1, [r3, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	440b      	add	r3, r1
 8007206:	fbb0 f3f3 	udiv	r3, r0, r3
 800720a:	3301      	adds	r3, #1
 800720c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007210:	2b00      	cmp	r3, #0
 8007212:	bf0c      	ite	eq
 8007214:	2301      	moveq	r3, #1
 8007216:	2300      	movne	r3, #0
 8007218:	b2db      	uxtb	r3, r3
 800721a:	e012      	b.n	8007242 <HAL_I2C_Init+0x18e>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	1e58      	subs	r0, r3, #1
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6859      	ldr	r1, [r3, #4]
 8007224:	460b      	mov	r3, r1
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	440b      	add	r3, r1
 800722a:	0099      	lsls	r1, r3, #2
 800722c:	440b      	add	r3, r1
 800722e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007232:	3301      	adds	r3, #1
 8007234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007238:	2b00      	cmp	r3, #0
 800723a:	bf0c      	ite	eq
 800723c:	2301      	moveq	r3, #1
 800723e:	2300      	movne	r3, #0
 8007240:	b2db      	uxtb	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <HAL_I2C_Init+0x196>
 8007246:	2301      	movs	r3, #1
 8007248:	e022      	b.n	8007290 <HAL_I2C_Init+0x1dc>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10e      	bne.n	8007270 <HAL_I2C_Init+0x1bc>
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	1e58      	subs	r0, r3, #1
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6859      	ldr	r1, [r3, #4]
 800725a:	460b      	mov	r3, r1
 800725c:	005b      	lsls	r3, r3, #1
 800725e:	440b      	add	r3, r1
 8007260:	fbb0 f3f3 	udiv	r3, r0, r3
 8007264:	3301      	adds	r3, #1
 8007266:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800726a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800726e:	e00f      	b.n	8007290 <HAL_I2C_Init+0x1dc>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	1e58      	subs	r0, r3, #1
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6859      	ldr	r1, [r3, #4]
 8007278:	460b      	mov	r3, r1
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	440b      	add	r3, r1
 800727e:	0099      	lsls	r1, r3, #2
 8007280:	440b      	add	r3, r1
 8007282:	fbb0 f3f3 	udiv	r3, r0, r3
 8007286:	3301      	adds	r3, #1
 8007288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800728c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007290:	6879      	ldr	r1, [r7, #4]
 8007292:	6809      	ldr	r1, [r1, #0]
 8007294:	4313      	orrs	r3, r2
 8007296:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	69da      	ldr	r2, [r3, #28]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	431a      	orrs	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	430a      	orrs	r2, r1
 80072b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80072be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	6911      	ldr	r1, [r2, #16]
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	68d2      	ldr	r2, [r2, #12]
 80072ca:	4311      	orrs	r1, r2
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	6812      	ldr	r2, [r2, #0]
 80072d0:	430b      	orrs	r3, r1
 80072d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	695a      	ldr	r2, [r3, #20]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f042 0201 	orr.w	r2, r2, #1
 80072fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2220      	movs	r2, #32
 800730a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	000186a0 	.word	0x000186a0
 800732c:	001e847f 	.word	0x001e847f
 8007330:	003d08ff 	.word	0x003d08ff
 8007334:	431bde83 	.word	0x431bde83
 8007338:	10624dd3 	.word	0x10624dd3

0800733c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b088      	sub	sp, #32
 8007340:	af02      	add	r7, sp, #8
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	607a      	str	r2, [r7, #4]
 8007346:	461a      	mov	r2, r3
 8007348:	460b      	mov	r3, r1
 800734a:	817b      	strh	r3, [r7, #10]
 800734c:	4613      	mov	r3, r2
 800734e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007350:	f7ff f8a0 	bl	8006494 <HAL_GetTick>
 8007354:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b20      	cmp	r3, #32
 8007360:	f040 80e0 	bne.w	8007524 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	2319      	movs	r3, #25
 800736a:	2201      	movs	r2, #1
 800736c:	4970      	ldr	r1, [pc, #448]	; (8007530 <HAL_I2C_Master_Transmit+0x1f4>)
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f001 f90e 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d001      	beq.n	800737e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800737a:	2302      	movs	r3, #2
 800737c:	e0d3      	b.n	8007526 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007384:	2b01      	cmp	r3, #1
 8007386:	d101      	bne.n	800738c <HAL_I2C_Master_Transmit+0x50>
 8007388:	2302      	movs	r3, #2
 800738a:	e0cc      	b.n	8007526 <HAL_I2C_Master_Transmit+0x1ea>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d007      	beq.n	80073b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f042 0201 	orr.w	r2, r2, #1
 80073b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2221      	movs	r2, #33	; 0x21
 80073c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2210      	movs	r2, #16
 80073ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	893a      	ldrh	r2, [r7, #8]
 80073e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4a50      	ldr	r2, [pc, #320]	; (8007534 <HAL_I2C_Master_Transmit+0x1f8>)
 80073f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80073f4:	8979      	ldrh	r1, [r7, #10]
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	6a3a      	ldr	r2, [r7, #32]
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f000 fdfa 	bl	8007ff4 <I2C_MasterRequestWrite>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d001      	beq.n	800740a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e08d      	b.n	8007526 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800740a:	2300      	movs	r3, #0
 800740c:	613b      	str	r3, [r7, #16]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	613b      	str	r3, [r7, #16]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	613b      	str	r3, [r7, #16]
 800741e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007420:	e066      	b.n	80074f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	6a39      	ldr	r1, [r7, #32]
 8007426:	68f8      	ldr	r0, [r7, #12]
 8007428:	f001 f9cc 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 800742c:	4603      	mov	r3, r0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00d      	beq.n	800744e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007436:	2b04      	cmp	r3, #4
 8007438:	d107      	bne.n	800744a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007448:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e06b      	b.n	8007526 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007452:	781a      	ldrb	r2, [r3, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	1c5a      	adds	r2, r3, #1
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007468:	b29b      	uxth	r3, r3
 800746a:	3b01      	subs	r3, #1
 800746c:	b29a      	uxth	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007476:	3b01      	subs	r3, #1
 8007478:	b29a      	uxth	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	695b      	ldr	r3, [r3, #20]
 8007484:	f003 0304 	and.w	r3, r3, #4
 8007488:	2b04      	cmp	r3, #4
 800748a:	d11b      	bne.n	80074c4 <HAL_I2C_Master_Transmit+0x188>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007490:	2b00      	cmp	r3, #0
 8007492:	d017      	beq.n	80074c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007498:	781a      	ldrb	r2, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a4:	1c5a      	adds	r2, r3, #1
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	3b01      	subs	r3, #1
 80074b2:	b29a      	uxth	r2, r3
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074bc:	3b01      	subs	r3, #1
 80074be:	b29a      	uxth	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	6a39      	ldr	r1, [r7, #32]
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f001 f9c3 	bl	8008854 <I2C_WaitOnBTFFlagUntilTimeout>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00d      	beq.n	80074f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d8:	2b04      	cmp	r3, #4
 80074da:	d107      	bne.n	80074ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e01a      	b.n	8007526 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d194      	bne.n	8007422 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007506:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2220      	movs	r2, #32
 800750c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007520:	2300      	movs	r3, #0
 8007522:	e000      	b.n	8007526 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007524:	2302      	movs	r3, #2
  }
}
 8007526:	4618      	mov	r0, r3
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	00100002 	.word	0x00100002
 8007534:	ffff0000 	.word	0xffff0000

08007538 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b08c      	sub	sp, #48	; 0x30
 800753c:	af02      	add	r7, sp, #8
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	607a      	str	r2, [r7, #4]
 8007542:	461a      	mov	r2, r3
 8007544:	460b      	mov	r3, r1
 8007546:	817b      	strh	r3, [r7, #10]
 8007548:	4613      	mov	r3, r2
 800754a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800754c:	f7fe ffa2 	bl	8006494 <HAL_GetTick>
 8007550:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b20      	cmp	r3, #32
 800755c:	f040 8217 	bne.w	800798e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	2319      	movs	r3, #25
 8007566:	2201      	movs	r2, #1
 8007568:	497c      	ldr	r1, [pc, #496]	; (800775c <HAL_I2C_Master_Receive+0x224>)
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	f001 f810 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007576:	2302      	movs	r3, #2
 8007578:	e20a      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007580:	2b01      	cmp	r3, #1
 8007582:	d101      	bne.n	8007588 <HAL_I2C_Master_Receive+0x50>
 8007584:	2302      	movs	r3, #2
 8007586:	e203      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	2b01      	cmp	r3, #1
 800759c:	d007      	beq.n	80075ae <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f042 0201 	orr.w	r2, r2, #1
 80075ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2222      	movs	r2, #34	; 0x22
 80075c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2210      	movs	r2, #16
 80075ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	893a      	ldrh	r2, [r7, #8]
 80075de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4a5c      	ldr	r2, [pc, #368]	; (8007760 <HAL_I2C_Master_Receive+0x228>)
 80075ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80075f0:	8979      	ldrh	r1, [r7, #10]
 80075f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f000 fd7e 	bl	80080f8 <I2C_MasterRequestRead>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d001      	beq.n	8007606 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e1c4      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800760a:	2b00      	cmp	r3, #0
 800760c:	d113      	bne.n	8007636 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800760e:	2300      	movs	r3, #0
 8007610:	623b      	str	r3, [r7, #32]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	695b      	ldr	r3, [r3, #20]
 8007618:	623b      	str	r3, [r7, #32]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	623b      	str	r3, [r7, #32]
 8007622:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	e198      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800763a:	2b01      	cmp	r3, #1
 800763c:	d11b      	bne.n	8007676 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800764c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800764e:	2300      	movs	r3, #0
 8007650:	61fb      	str	r3, [r7, #28]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	61fb      	str	r3, [r7, #28]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	61fb      	str	r3, [r7, #28]
 8007662:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007672:	601a      	str	r2, [r3, #0]
 8007674:	e178      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800767a:	2b02      	cmp	r3, #2
 800767c:	d11b      	bne.n	80076b6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800768c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800769c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800769e:	2300      	movs	r3, #0
 80076a0:	61bb      	str	r3, [r7, #24]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	695b      	ldr	r3, [r3, #20]
 80076a8:	61bb      	str	r3, [r7, #24]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	61bb      	str	r3, [r7, #24]
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	e158      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076c6:	2300      	movs	r3, #0
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	617b      	str	r3, [r7, #20]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	699b      	ldr	r3, [r3, #24]
 80076d8:	617b      	str	r3, [r7, #20]
 80076da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80076dc:	e144      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e2:	2b03      	cmp	r3, #3
 80076e4:	f200 80f1 	bhi.w	80078ca <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d123      	bne.n	8007738 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f001 f8f5 	bl	80088e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d001      	beq.n	8007704 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e145      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	691a      	ldr	r2, [r3, #16]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770e:	b2d2      	uxtb	r2, r2
 8007710:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800772c:	b29b      	uxth	r3, r3
 800772e:	3b01      	subs	r3, #1
 8007730:	b29a      	uxth	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007736:	e117      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800773c:	2b02      	cmp	r3, #2
 800773e:	d14e      	bne.n	80077de <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007746:	2200      	movs	r2, #0
 8007748:	4906      	ldr	r1, [pc, #24]	; (8007764 <HAL_I2C_Master_Receive+0x22c>)
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 ff20 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d008      	beq.n	8007768 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e11a      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
 800775a:	bf00      	nop
 800775c:	00100002 	.word	0x00100002
 8007760:	ffff0000 	.word	0xffff0000
 8007764:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007776:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	691a      	ldr	r2, [r3, #16]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007782:	b2d2      	uxtb	r2, r2
 8007784:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778a:	1c5a      	adds	r2, r3, #1
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	3b01      	subs	r3, #1
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	691a      	ldr	r2, [r3, #16]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b4:	b2d2      	uxtb	r2, r2
 80077b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077bc:	1c5a      	adds	r2, r3, #1
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077c6:	3b01      	subs	r3, #1
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	3b01      	subs	r3, #1
 80077d6:	b29a      	uxth	r2, r3
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80077dc:	e0c4      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80077de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e4:	2200      	movs	r2, #0
 80077e6:	496c      	ldr	r1, [pc, #432]	; (8007998 <HAL_I2C_Master_Receive+0x460>)
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f000 fed1 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0cb      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007806:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	691a      	ldr	r2, [r3, #16]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007812:	b2d2      	uxtb	r2, r2
 8007814:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	1c5a      	adds	r2, r3, #1
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007824:	3b01      	subs	r3, #1
 8007826:	b29a      	uxth	r2, r3
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007830:	b29b      	uxth	r3, r3
 8007832:	3b01      	subs	r3, #1
 8007834:	b29a      	uxth	r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800783a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007840:	2200      	movs	r2, #0
 8007842:	4955      	ldr	r1, [pc, #340]	; (8007998 <HAL_I2C_Master_Receive+0x460>)
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fea3 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e09d      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007862:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	691a      	ldr	r2, [r3, #16]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786e:	b2d2      	uxtb	r2, r2
 8007870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007876:	1c5a      	adds	r2, r3, #1
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007880:	3b01      	subs	r3, #1
 8007882:	b29a      	uxth	r2, r3
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	691a      	ldr	r2, [r3, #16]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a0:	b2d2      	uxtb	r2, r2
 80078a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a8:	1c5a      	adds	r2, r3, #1
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078be:	b29b      	uxth	r3, r3
 80078c0:	3b01      	subs	r3, #1
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80078c8:	e04e      	b.n	8007968 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f001 f808 	bl	80088e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d001      	beq.n	80078de <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e058      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	691a      	ldr	r2, [r3, #16]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e8:	b2d2      	uxtb	r2, r2
 80078ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078fa:	3b01      	subs	r3, #1
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007906:	b29b      	uxth	r3, r3
 8007908:	3b01      	subs	r3, #1
 800790a:	b29a      	uxth	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	f003 0304 	and.w	r3, r3, #4
 800791a:	2b04      	cmp	r3, #4
 800791c:	d124      	bne.n	8007968 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007922:	2b03      	cmp	r3, #3
 8007924:	d107      	bne.n	8007936 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007934:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	691a      	ldr	r2, [r3, #16]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007940:	b2d2      	uxtb	r2, r2
 8007942:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007952:	3b01      	subs	r3, #1
 8007954:	b29a      	uxth	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800795e:	b29b      	uxth	r3, r3
 8007960:	3b01      	subs	r3, #1
 8007962:	b29a      	uxth	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800796c:	2b00      	cmp	r3, #0
 800796e:	f47f aeb6 	bne.w	80076de <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2220      	movs	r2, #32
 8007976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800798a:	2300      	movs	r3, #0
 800798c:	e000      	b.n	8007990 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800798e:	2302      	movs	r3, #2
  }
}
 8007990:	4618      	mov	r0, r3
 8007992:	3728      	adds	r7, #40	; 0x28
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	00010004 	.word	0x00010004

0800799c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b088      	sub	sp, #32
 80079a0:	af02      	add	r7, sp, #8
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	4608      	mov	r0, r1
 80079a6:	4611      	mov	r1, r2
 80079a8:	461a      	mov	r2, r3
 80079aa:	4603      	mov	r3, r0
 80079ac:	817b      	strh	r3, [r7, #10]
 80079ae:	460b      	mov	r3, r1
 80079b0:	813b      	strh	r3, [r7, #8]
 80079b2:	4613      	mov	r3, r2
 80079b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079b6:	f7fe fd6d 	bl	8006494 <HAL_GetTick>
 80079ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	2b20      	cmp	r3, #32
 80079c6:	f040 80d9 	bne.w	8007b7c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	2319      	movs	r3, #25
 80079d0:	2201      	movs	r2, #1
 80079d2:	496d      	ldr	r1, [pc, #436]	; (8007b88 <HAL_I2C_Mem_Write+0x1ec>)
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f000 fddb 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d001      	beq.n	80079e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80079e0:	2302      	movs	r3, #2
 80079e2:	e0cc      	b.n	8007b7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d101      	bne.n	80079f2 <HAL_I2C_Mem_Write+0x56>
 80079ee:	2302      	movs	r3, #2
 80079f0:	e0c5      	b.n	8007b7e <HAL_I2C_Mem_Write+0x1e2>
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2201      	movs	r2, #1
 80079f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d007      	beq.n	8007a18 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f042 0201 	orr.w	r2, r2, #1
 8007a16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2221      	movs	r2, #33	; 0x21
 8007a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2240      	movs	r2, #64	; 0x40
 8007a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a3a      	ldr	r2, [r7, #32]
 8007a42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007a48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a4e:	b29a      	uxth	r2, r3
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4a4d      	ldr	r2, [pc, #308]	; (8007b8c <HAL_I2C_Mem_Write+0x1f0>)
 8007a58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a5a:	88f8      	ldrh	r0, [r7, #6]
 8007a5c:	893a      	ldrh	r2, [r7, #8]
 8007a5e:	8979      	ldrh	r1, [r7, #10]
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	9301      	str	r3, [sp, #4]
 8007a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	4603      	mov	r3, r0
 8007a6a:	68f8      	ldr	r0, [r7, #12]
 8007a6c:	f000 fc12 	bl	8008294 <I2C_RequestMemoryWrite>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d052      	beq.n	8007b1c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e081      	b.n	8007b7e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f000 fea0 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00d      	beq.n	8007aa6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	d107      	bne.n	8007aa2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e06b      	b.n	8007b7e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	781a      	ldrb	r2, [r3, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab6:	1c5a      	adds	r2, r3, #1
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	b29a      	uxth	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	695b      	ldr	r3, [r3, #20]
 8007adc:	f003 0304 	and.w	r3, r3, #4
 8007ae0:	2b04      	cmp	r3, #4
 8007ae2:	d11b      	bne.n	8007b1c <HAL_I2C_Mem_Write+0x180>
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d017      	beq.n	8007b1c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af0:	781a      	ldrb	r2, [r3, #0]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afc:	1c5a      	adds	r2, r3, #1
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b06:	3b01      	subs	r3, #1
 8007b08:	b29a      	uxth	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	3b01      	subs	r3, #1
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1aa      	bne.n	8007a7a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f000 fe93 	bl	8008854 <I2C_WaitOnBTFFlagUntilTimeout>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d00d      	beq.n	8007b50 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b38:	2b04      	cmp	r3, #4
 8007b3a:	d107      	bne.n	8007b4c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681a      	ldr	r2, [r3, #0]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b4a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e016      	b.n	8007b7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2220      	movs	r2, #32
 8007b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	e000      	b.n	8007b7e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007b7c:	2302      	movs	r3, #2
  }
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	00100002 	.word	0x00100002
 8007b8c:	ffff0000 	.word	0xffff0000

08007b90 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b08c      	sub	sp, #48	; 0x30
 8007b94:	af02      	add	r7, sp, #8
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	4608      	mov	r0, r1
 8007b9a:	4611      	mov	r1, r2
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	817b      	strh	r3, [r7, #10]
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	813b      	strh	r3, [r7, #8]
 8007ba6:	4613      	mov	r3, r2
 8007ba8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007baa:	f7fe fc73 	bl	8006494 <HAL_GetTick>
 8007bae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b20      	cmp	r3, #32
 8007bba:	f040 8214 	bne.w	8007fe6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	2319      	movs	r3, #25
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	497b      	ldr	r1, [pc, #492]	; (8007db4 <HAL_I2C_Mem_Read+0x224>)
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f000 fce1 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007bd4:	2302      	movs	r3, #2
 8007bd6:	e207      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d101      	bne.n	8007be6 <HAL_I2C_Mem_Read+0x56>
 8007be2:	2302      	movs	r3, #2
 8007be4:	e200      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d007      	beq.n	8007c0c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681a      	ldr	r2, [r3, #0]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f042 0201 	orr.w	r2, r2, #1
 8007c0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2222      	movs	r2, #34	; 0x22
 8007c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2240      	movs	r2, #64	; 0x40
 8007c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007c3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c42:	b29a      	uxth	r2, r3
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4a5b      	ldr	r2, [pc, #364]	; (8007db8 <HAL_I2C_Mem_Read+0x228>)
 8007c4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007c4e:	88f8      	ldrh	r0, [r7, #6]
 8007c50:	893a      	ldrh	r2, [r7, #8]
 8007c52:	8979      	ldrh	r1, [r7, #10]
 8007c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c56:	9301      	str	r3, [sp, #4]
 8007c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 fbae 	bl	80083c0 <I2C_RequestMemoryRead>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d001      	beq.n	8007c6e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e1bc      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d113      	bne.n	8007c9e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c76:	2300      	movs	r3, #0
 8007c78:	623b      	str	r3, [r7, #32]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	623b      	str	r3, [r7, #32]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	623b      	str	r3, [r7, #32]
 8007c8a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c9a:	601a      	str	r2, [r3, #0]
 8007c9c:	e190      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d11b      	bne.n	8007cde <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cb4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	61fb      	str	r3, [r7, #28]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	695b      	ldr	r3, [r3, #20]
 8007cc0:	61fb      	str	r3, [r7, #28]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	61fb      	str	r3, [r7, #28]
 8007cca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cda:	601a      	str	r2, [r3, #0]
 8007cdc:	e170      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d11b      	bne.n	8007d1e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cf4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d06:	2300      	movs	r3, #0
 8007d08:	61bb      	str	r3, [r7, #24]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	695b      	ldr	r3, [r3, #20]
 8007d10:	61bb      	str	r3, [r7, #24]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	61bb      	str	r3, [r7, #24]
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	e150      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d1e:	2300      	movs	r3, #0
 8007d20:	617b      	str	r3, [r7, #20]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	695b      	ldr	r3, [r3, #20]
 8007d28:	617b      	str	r3, [r7, #20]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	699b      	ldr	r3, [r3, #24]
 8007d30:	617b      	str	r3, [r7, #20]
 8007d32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007d34:	e144      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d3a:	2b03      	cmp	r3, #3
 8007d3c:	f200 80f1 	bhi.w	8007f22 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d123      	bne.n	8007d90 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f000 fdc9 	bl	80088e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d001      	beq.n	8007d5c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e145      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	691a      	ldr	r2, [r3, #16]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d66:	b2d2      	uxtb	r2, r2
 8007d68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6e:	1c5a      	adds	r2, r3, #1
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	3b01      	subs	r3, #1
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d8e:	e117      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d14e      	bne.n	8007e36 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d9e:	2200      	movs	r2, #0
 8007da0:	4906      	ldr	r1, [pc, #24]	; (8007dbc <HAL_I2C_Mem_Read+0x22c>)
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 fbf4 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d008      	beq.n	8007dc0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e11a      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
 8007db2:	bf00      	nop
 8007db4:	00100002 	.word	0x00100002
 8007db8:	ffff0000 	.word	0xffff0000
 8007dbc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dda:	b2d2      	uxtb	r2, r2
 8007ddc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dec:	3b01      	subs	r3, #1
 8007dee:	b29a      	uxth	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	b29a      	uxth	r2, r3
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	691a      	ldr	r2, [r3, #16]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0c:	b2d2      	uxtb	r2, r2
 8007e0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e14:	1c5a      	adds	r2, r3, #1
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007e34:	e0c4      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	496c      	ldr	r1, [pc, #432]	; (8007ff0 <HAL_I2C_Mem_Read+0x460>)
 8007e40:	68f8      	ldr	r0, [r7, #12]
 8007e42:	f000 fba5 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e0cb      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	691a      	ldr	r2, [r3, #16]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6a:	b2d2      	uxtb	r2, r2
 8007e6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e72:	1c5a      	adds	r2, r3, #1
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e98:	2200      	movs	r2, #0
 8007e9a:	4955      	ldr	r1, [pc, #340]	; (8007ff0 <HAL_I2C_Mem_Read+0x460>)
 8007e9c:	68f8      	ldr	r0, [r7, #12]
 8007e9e:	f000 fb77 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d001      	beq.n	8007eac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e09d      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007eba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	691a      	ldr	r2, [r3, #16]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec6:	b2d2      	uxtb	r2, r2
 8007ec8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ece:	1c5a      	adds	r2, r3, #1
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	b29a      	uxth	r2, r3
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	691a      	ldr	r2, [r3, #16]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef8:	b2d2      	uxtb	r2, r2
 8007efa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f00:	1c5a      	adds	r2, r3, #1
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	b29a      	uxth	r2, r3
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	3b01      	subs	r3, #1
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007f20:	e04e      	b.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 fcdc 	bl	80088e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e058      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	691a      	ldr	r2, [r3, #16]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f40:	b2d2      	uxtb	r2, r2
 8007f42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f48:	1c5a      	adds	r2, r3, #1
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f52:	3b01      	subs	r3, #1
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	3b01      	subs	r3, #1
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	f003 0304 	and.w	r3, r3, #4
 8007f72:	2b04      	cmp	r3, #4
 8007f74:	d124      	bne.n	8007fc0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f7a:	2b03      	cmp	r3, #3
 8007f7c:	d107      	bne.n	8007f8e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f8c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	691a      	ldr	r2, [r3, #16]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f98:	b2d2      	uxtb	r2, r2
 8007f9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007faa:	3b01      	subs	r3, #1
 8007fac:	b29a      	uxth	r2, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	b29a      	uxth	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f47f aeb6 	bne.w	8007d36 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2220      	movs	r2, #32
 8007fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	e000      	b.n	8007fe8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007fe6:	2302      	movs	r3, #2
  }
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3728      	adds	r7, #40	; 0x28
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	00010004 	.word	0x00010004

08007ff4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b088      	sub	sp, #32
 8007ff8:	af02      	add	r7, sp, #8
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	607a      	str	r2, [r7, #4]
 8007ffe:	603b      	str	r3, [r7, #0]
 8008000:	460b      	mov	r3, r1
 8008002:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008008:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	2b08      	cmp	r3, #8
 800800e:	d006      	beq.n	800801e <I2C_MasterRequestWrite+0x2a>
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d003      	beq.n	800801e <I2C_MasterRequestWrite+0x2a>
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800801c:	d108      	bne.n	8008030 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	e00b      	b.n	8008048 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008034:	2b12      	cmp	r3, #18
 8008036:	d107      	bne.n	8008048 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008046:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	f000 fa9b 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d00d      	beq.n	800807c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800806a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800806e:	d103      	bne.n	8008078 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008076:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e035      	b.n	80080e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008084:	d108      	bne.n	8008098 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008086:	897b      	ldrh	r3, [r7, #10]
 8008088:	b2db      	uxtb	r3, r3
 800808a:	461a      	mov	r2, r3
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008094:	611a      	str	r2, [r3, #16]
 8008096:	e01b      	b.n	80080d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008098:	897b      	ldrh	r3, [r7, #10]
 800809a:	11db      	asrs	r3, r3, #7
 800809c:	b2db      	uxtb	r3, r3
 800809e:	f003 0306 	and.w	r3, r3, #6
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	f063 030f 	orn	r3, r3, #15
 80080a8:	b2da      	uxtb	r2, r3
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	490e      	ldr	r1, [pc, #56]	; (80080f0 <I2C_MasterRequestWrite+0xfc>)
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 fae4 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d001      	beq.n	80080c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e010      	b.n	80080e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80080c6:	897b      	ldrh	r3, [r7, #10]
 80080c8:	b2da      	uxtb	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	4907      	ldr	r1, [pc, #28]	; (80080f4 <I2C_MasterRequestWrite+0x100>)
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f000 fad4 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d001      	beq.n	80080e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e000      	b.n	80080e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3718      	adds	r7, #24
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	00010008 	.word	0x00010008
 80080f4:	00010002 	.word	0x00010002

080080f8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	607a      	str	r2, [r7, #4]
 8008102:	603b      	str	r3, [r7, #0]
 8008104:	460b      	mov	r3, r1
 8008106:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800810c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800811c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2b08      	cmp	r3, #8
 8008122:	d006      	beq.n	8008132 <I2C_MasterRequestRead+0x3a>
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d003      	beq.n	8008132 <I2C_MasterRequestRead+0x3a>
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008130:	d108      	bne.n	8008144 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	e00b      	b.n	800815c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008148:	2b11      	cmp	r3, #17
 800814a:	d107      	bne.n	800815c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800815a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	9300      	str	r3, [sp, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f000 fa11 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00d      	beq.n	8008190 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800817e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008182:	d103      	bne.n	800818c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f44f 7200 	mov.w	r2, #512	; 0x200
 800818a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800818c:	2303      	movs	r3, #3
 800818e:	e079      	b.n	8008284 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008198:	d108      	bne.n	80081ac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800819a:	897b      	ldrh	r3, [r7, #10]
 800819c:	b2db      	uxtb	r3, r3
 800819e:	f043 0301 	orr.w	r3, r3, #1
 80081a2:	b2da      	uxtb	r2, r3
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	611a      	str	r2, [r3, #16]
 80081aa:	e05f      	b.n	800826c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80081ac:	897b      	ldrh	r3, [r7, #10]
 80081ae:	11db      	asrs	r3, r3, #7
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	f003 0306 	and.w	r3, r3, #6
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	f063 030f 	orn	r3, r3, #15
 80081bc:	b2da      	uxtb	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	4930      	ldr	r1, [pc, #192]	; (800828c <I2C_MasterRequestRead+0x194>)
 80081ca:	68f8      	ldr	r0, [r7, #12]
 80081cc:	f000 fa5a 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d001      	beq.n	80081da <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e054      	b.n	8008284 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80081da:	897b      	ldrh	r3, [r7, #10]
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	4929      	ldr	r1, [pc, #164]	; (8008290 <I2C_MasterRequestRead+0x198>)
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 fa4a 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d001      	beq.n	80081fa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e044      	b.n	8008284 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081fa:	2300      	movs	r3, #0
 80081fc:	613b      	str	r3, [r7, #16]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	613b      	str	r3, [r7, #16]
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	699b      	ldr	r3, [r3, #24]
 800820c:	613b      	str	r3, [r7, #16]
 800820e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800821e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 f9af 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00d      	beq.n	8008254 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008242:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008246:	d103      	bne.n	8008250 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800824e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e017      	b.n	8008284 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008254:	897b      	ldrh	r3, [r7, #10]
 8008256:	11db      	asrs	r3, r3, #7
 8008258:	b2db      	uxtb	r3, r3
 800825a:	f003 0306 	and.w	r3, r3, #6
 800825e:	b2db      	uxtb	r3, r3
 8008260:	f063 030e 	orn	r3, r3, #14
 8008264:	b2da      	uxtb	r2, r3
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	4907      	ldr	r1, [pc, #28]	; (8008290 <I2C_MasterRequestRead+0x198>)
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f000 fa06 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d001      	beq.n	8008282 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e000      	b.n	8008284 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3718      	adds	r7, #24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}
 800828c:	00010008 	.word	0x00010008
 8008290:	00010002 	.word	0x00010002

08008294 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b088      	sub	sp, #32
 8008298:	af02      	add	r7, sp, #8
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	4608      	mov	r0, r1
 800829e:	4611      	mov	r1, r2
 80082a0:	461a      	mov	r2, r3
 80082a2:	4603      	mov	r3, r0
 80082a4:	817b      	strh	r3, [r7, #10]
 80082a6:	460b      	mov	r3, r1
 80082a8:	813b      	strh	r3, [r7, #8]
 80082aa:	4613      	mov	r3, r2
 80082ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	6a3b      	ldr	r3, [r7, #32]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f000 f960 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00d      	beq.n	80082f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082e4:	d103      	bne.n	80082ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e05f      	b.n	80083b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80082f2:	897b      	ldrh	r3, [r7, #10]
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	461a      	mov	r2, r3
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008300:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008304:	6a3a      	ldr	r2, [r7, #32]
 8008306:	492d      	ldr	r1, [pc, #180]	; (80083bc <I2C_RequestMemoryWrite+0x128>)
 8008308:	68f8      	ldr	r0, [r7, #12]
 800830a:	f000 f9bb 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d001      	beq.n	8008318 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e04c      	b.n	80083b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008318:	2300      	movs	r3, #0
 800831a:	617b      	str	r3, [r7, #20]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	617b      	str	r3, [r7, #20]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	699b      	ldr	r3, [r3, #24]
 800832a:	617b      	str	r3, [r7, #20]
 800832c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800832e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008330:	6a39      	ldr	r1, [r7, #32]
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 fa46 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00d      	beq.n	800835a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008342:	2b04      	cmp	r3, #4
 8008344:	d107      	bne.n	8008356 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008354:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e02b      	b.n	80083b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800835a:	88fb      	ldrh	r3, [r7, #6]
 800835c:	2b01      	cmp	r3, #1
 800835e:	d105      	bne.n	800836c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008360:	893b      	ldrh	r3, [r7, #8]
 8008362:	b2da      	uxtb	r2, r3
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	611a      	str	r2, [r3, #16]
 800836a:	e021      	b.n	80083b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800836c:	893b      	ldrh	r3, [r7, #8]
 800836e:	0a1b      	lsrs	r3, r3, #8
 8008370:	b29b      	uxth	r3, r3
 8008372:	b2da      	uxtb	r2, r3
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800837a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800837c:	6a39      	ldr	r1, [r7, #32]
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f000 fa20 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008384:	4603      	mov	r3, r0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00d      	beq.n	80083a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800838e:	2b04      	cmp	r3, #4
 8008390:	d107      	bne.n	80083a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e005      	b.n	80083b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083a6:	893b      	ldrh	r3, [r7, #8]
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3718      	adds	r7, #24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	00010002 	.word	0x00010002

080083c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b088      	sub	sp, #32
 80083c4:	af02      	add	r7, sp, #8
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	4608      	mov	r0, r1
 80083ca:	4611      	mov	r1, r2
 80083cc:	461a      	mov	r2, r3
 80083ce:	4603      	mov	r3, r0
 80083d0:	817b      	strh	r3, [r7, #10]
 80083d2:	460b      	mov	r3, r1
 80083d4:	813b      	strh	r3, [r7, #8]
 80083d6:	4613      	mov	r3, r2
 80083d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80083e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	6a3b      	ldr	r3, [r7, #32]
 8008400:	2200      	movs	r2, #0
 8008402:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f000 f8c2 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00d      	beq.n	800842e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800841c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008420:	d103      	bne.n	800842a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008428:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e0aa      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800842e:	897b      	ldrh	r3, [r7, #10]
 8008430:	b2db      	uxtb	r3, r3
 8008432:	461a      	mov	r2, r3
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800843c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800843e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008440:	6a3a      	ldr	r2, [r7, #32]
 8008442:	4952      	ldr	r1, [pc, #328]	; (800858c <I2C_RequestMemoryRead+0x1cc>)
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f000 f91d 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800844a:	4603      	mov	r3, r0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	e097      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008454:	2300      	movs	r3, #0
 8008456:	617b      	str	r3, [r7, #20]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	617b      	str	r3, [r7, #20]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	699b      	ldr	r3, [r3, #24]
 8008466:	617b      	str	r3, [r7, #20]
 8008468:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800846a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800846c:	6a39      	ldr	r1, [r7, #32]
 800846e:	68f8      	ldr	r0, [r7, #12]
 8008470:	f000 f9a8 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00d      	beq.n	8008496 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800847e:	2b04      	cmp	r3, #4
 8008480:	d107      	bne.n	8008492 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008490:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	e076      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008496:	88fb      	ldrh	r3, [r7, #6]
 8008498:	2b01      	cmp	r3, #1
 800849a:	d105      	bne.n	80084a8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800849c:	893b      	ldrh	r3, [r7, #8]
 800849e:	b2da      	uxtb	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	611a      	str	r2, [r3, #16]
 80084a6:	e021      	b.n	80084ec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80084a8:	893b      	ldrh	r3, [r7, #8]
 80084aa:	0a1b      	lsrs	r3, r3, #8
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	b2da      	uxtb	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084b8:	6a39      	ldr	r1, [r7, #32]
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	f000 f982 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00d      	beq.n	80084e2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ca:	2b04      	cmp	r3, #4
 80084cc:	d107      	bne.n	80084de <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e050      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80084e2:	893b      	ldrh	r3, [r7, #8]
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084ee:	6a39      	ldr	r1, [r7, #32]
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f000 f967 	bl	80087c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00d      	beq.n	8008518 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008500:	2b04      	cmp	r3, #4
 8008502:	d107      	bne.n	8008514 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008512:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008514:	2301      	movs	r3, #1
 8008516:	e035      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008526:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	2200      	movs	r2, #0
 8008530:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f000 f82b 	bl	8008590 <I2C_WaitOnFlagUntilTimeout>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00d      	beq.n	800855c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800854a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800854e:	d103      	bne.n	8008558 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008556:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e013      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800855c:	897b      	ldrh	r3, [r7, #10]
 800855e:	b2db      	uxtb	r3, r3
 8008560:	f043 0301 	orr.w	r3, r3, #1
 8008564:	b2da      	uxtb	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800856c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856e:	6a3a      	ldr	r2, [r7, #32]
 8008570:	4906      	ldr	r1, [pc, #24]	; (800858c <I2C_RequestMemoryRead+0x1cc>)
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f000 f886 	bl	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e000      	b.n	8008584 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008582:	2300      	movs	r3, #0
}
 8008584:	4618      	mov	r0, r3
 8008586:	3718      	adds	r7, #24
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	00010002 	.word	0x00010002

08008590 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	603b      	str	r3, [r7, #0]
 800859c:	4613      	mov	r3, r2
 800859e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085a0:	e048      	b.n	8008634 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a8:	d044      	beq.n	8008634 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085aa:	f7fd ff73 	bl	8006494 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d302      	bcc.n	80085c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d139      	bne.n	8008634 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	0c1b      	lsrs	r3, r3, #16
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d10d      	bne.n	80085e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	43da      	mvns	r2, r3
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	4013      	ands	r3, r2
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	2b00      	cmp	r3, #0
 80085da:	bf0c      	ite	eq
 80085dc:	2301      	moveq	r3, #1
 80085de:	2300      	movne	r3, #0
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	461a      	mov	r2, r3
 80085e4:	e00c      	b.n	8008600 <I2C_WaitOnFlagUntilTimeout+0x70>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	43da      	mvns	r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	4013      	ands	r3, r2
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bf0c      	ite	eq
 80085f8:	2301      	moveq	r3, #1
 80085fa:	2300      	movne	r3, #0
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	461a      	mov	r2, r3
 8008600:	79fb      	ldrb	r3, [r7, #7]
 8008602:	429a      	cmp	r2, r3
 8008604:	d116      	bne.n	8008634 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2220      	movs	r2, #32
 8008610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008620:	f043 0220 	orr.w	r2, r3, #32
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e023      	b.n	800867c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	0c1b      	lsrs	r3, r3, #16
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b01      	cmp	r3, #1
 800863c:	d10d      	bne.n	800865a <I2C_WaitOnFlagUntilTimeout+0xca>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	43da      	mvns	r2, r3
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	4013      	ands	r3, r2
 800864a:	b29b      	uxth	r3, r3
 800864c:	2b00      	cmp	r3, #0
 800864e:	bf0c      	ite	eq
 8008650:	2301      	moveq	r3, #1
 8008652:	2300      	movne	r3, #0
 8008654:	b2db      	uxtb	r3, r3
 8008656:	461a      	mov	r2, r3
 8008658:	e00c      	b.n	8008674 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	43da      	mvns	r2, r3
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	4013      	ands	r3, r2
 8008666:	b29b      	uxth	r3, r3
 8008668:	2b00      	cmp	r3, #0
 800866a:	bf0c      	ite	eq
 800866c:	2301      	moveq	r3, #1
 800866e:	2300      	movne	r3, #0
 8008670:	b2db      	uxtb	r3, r3
 8008672:	461a      	mov	r2, r3
 8008674:	79fb      	ldrb	r3, [r7, #7]
 8008676:	429a      	cmp	r2, r3
 8008678:	d093      	beq.n	80085a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	607a      	str	r2, [r7, #4]
 8008690:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008692:	e071      	b.n	8008778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800869e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086a2:	d123      	bne.n	80086ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80086bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2200      	movs	r2, #0
 80086c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2220      	movs	r2, #32
 80086c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d8:	f043 0204 	orr.w	r2, r3, #4
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	e067      	b.n	80087bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f2:	d041      	beq.n	8008778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086f4:	f7fd fece 	bl	8006494 <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	429a      	cmp	r2, r3
 8008702:	d302      	bcc.n	800870a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d136      	bne.n	8008778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	0c1b      	lsrs	r3, r3, #16
 800870e:	b2db      	uxtb	r3, r3
 8008710:	2b01      	cmp	r3, #1
 8008712:	d10c      	bne.n	800872e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	43da      	mvns	r2, r3
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	4013      	ands	r3, r2
 8008720:	b29b      	uxth	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	bf14      	ite	ne
 8008726:	2301      	movne	r3, #1
 8008728:	2300      	moveq	r3, #0
 800872a:	b2db      	uxtb	r3, r3
 800872c:	e00b      	b.n	8008746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	43da      	mvns	r2, r3
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	4013      	ands	r3, r2
 800873a:	b29b      	uxth	r3, r3
 800873c:	2b00      	cmp	r3, #0
 800873e:	bf14      	ite	ne
 8008740:	2301      	movne	r3, #1
 8008742:	2300      	moveq	r3, #0
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d016      	beq.n	8008778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2220      	movs	r2, #32
 8008754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2200      	movs	r2, #0
 800875c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008764:	f043 0220 	orr.w	r2, r3, #32
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2200      	movs	r2, #0
 8008770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	e021      	b.n	80087bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	0c1b      	lsrs	r3, r3, #16
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b01      	cmp	r3, #1
 8008780:	d10c      	bne.n	800879c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	695b      	ldr	r3, [r3, #20]
 8008788:	43da      	mvns	r2, r3
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	4013      	ands	r3, r2
 800878e:	b29b      	uxth	r3, r3
 8008790:	2b00      	cmp	r3, #0
 8008792:	bf14      	ite	ne
 8008794:	2301      	movne	r3, #1
 8008796:	2300      	moveq	r3, #0
 8008798:	b2db      	uxtb	r3, r3
 800879a:	e00b      	b.n	80087b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	699b      	ldr	r3, [r3, #24]
 80087a2:	43da      	mvns	r2, r3
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	4013      	ands	r3, r2
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	bf14      	ite	ne
 80087ae:	2301      	movne	r3, #1
 80087b0:	2300      	moveq	r3, #0
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f47f af6d 	bne.w	8008694 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087d0:	e034      	b.n	800883c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80087d2:	68f8      	ldr	r0, [r7, #12]
 80087d4:	f000 f8e3 	bl	800899e <I2C_IsAcknowledgeFailed>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d001      	beq.n	80087e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e034      	b.n	800884c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087e8:	d028      	beq.n	800883c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087ea:	f7fd fe53 	bl	8006494 <HAL_GetTick>
 80087ee:	4602      	mov	r2, r0
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	1ad3      	subs	r3, r2, r3
 80087f4:	68ba      	ldr	r2, [r7, #8]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d302      	bcc.n	8008800 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d11d      	bne.n	800883c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	695b      	ldr	r3, [r3, #20]
 8008806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800880a:	2b80      	cmp	r3, #128	; 0x80
 800880c:	d016      	beq.n	800883c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2220      	movs	r2, #32
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008828:	f043 0220 	orr.w	r2, r3, #32
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e007      	b.n	800884c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	695b      	ldr	r3, [r3, #20]
 8008842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008846:	2b80      	cmp	r3, #128	; 0x80
 8008848:	d1c3      	bne.n	80087d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	3710      	adds	r7, #16
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008860:	e034      	b.n	80088cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008862:	68f8      	ldr	r0, [r7, #12]
 8008864:	f000 f89b 	bl	800899e <I2C_IsAcknowledgeFailed>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e034      	b.n	80088dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008878:	d028      	beq.n	80088cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800887a:	f7fd fe0b 	bl	8006494 <HAL_GetTick>
 800887e:	4602      	mov	r2, r0
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	1ad3      	subs	r3, r2, r3
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	429a      	cmp	r2, r3
 8008888:	d302      	bcc.n	8008890 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d11d      	bne.n	80088cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	695b      	ldr	r3, [r3, #20]
 8008896:	f003 0304 	and.w	r3, r3, #4
 800889a:	2b04      	cmp	r3, #4
 800889c:	d016      	beq.n	80088cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2220      	movs	r2, #32
 80088a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b8:	f043 0220 	orr.w	r2, r3, #32
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e007      	b.n	80088dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	695b      	ldr	r3, [r3, #20]
 80088d2:	f003 0304 	and.w	r3, r3, #4
 80088d6:	2b04      	cmp	r3, #4
 80088d8:	d1c3      	bne.n	8008862 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80088da:	2300      	movs	r3, #0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3710      	adds	r7, #16
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80088f0:	e049      	b.n	8008986 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	695b      	ldr	r3, [r3, #20]
 80088f8:	f003 0310 	and.w	r3, r3, #16
 80088fc:	2b10      	cmp	r3, #16
 80088fe:	d119      	bne.n	8008934 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f06f 0210 	mvn.w	r2, #16
 8008908:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2220      	movs	r2, #32
 8008914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e030      	b.n	8008996 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008934:	f7fd fdae 	bl	8006494 <HAL_GetTick>
 8008938:	4602      	mov	r2, r0
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	68ba      	ldr	r2, [r7, #8]
 8008940:	429a      	cmp	r2, r3
 8008942:	d302      	bcc.n	800894a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d11d      	bne.n	8008986 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	695b      	ldr	r3, [r3, #20]
 8008950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008954:	2b40      	cmp	r3, #64	; 0x40
 8008956:	d016      	beq.n	8008986 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2220      	movs	r2, #32
 8008962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008972:	f043 0220 	orr.w	r2, r3, #32
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e007      	b.n	8008996 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	695b      	ldr	r3, [r3, #20]
 800898c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008990:	2b40      	cmp	r3, #64	; 0x40
 8008992:	d1ae      	bne.n	80088f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3710      	adds	r7, #16
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800899e:	b480      	push	{r7}
 80089a0:	b083      	sub	sp, #12
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	695b      	ldr	r3, [r3, #20]
 80089ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089b4:	d11b      	bne.n	80089ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80089be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	f043 0204 	orr.w	r2, r3, #4
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e000      	b.n	80089f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80089ee:	2300      	movs	r3, #0
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b086      	sub	sp, #24
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d101      	bne.n	8008a0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e267      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 0301 	and.w	r3, r3, #1
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d075      	beq.n	8008b06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008a1a:	4b88      	ldr	r3, [pc, #544]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f003 030c 	and.w	r3, r3, #12
 8008a22:	2b04      	cmp	r3, #4
 8008a24:	d00c      	beq.n	8008a40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008a26:	4b85      	ldr	r3, [pc, #532]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008a2e:	2b08      	cmp	r3, #8
 8008a30:	d112      	bne.n	8008a58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008a32:	4b82      	ldr	r3, [pc, #520]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a3e:	d10b      	bne.n	8008a58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a40:	4b7e      	ldr	r3, [pc, #504]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d05b      	beq.n	8008b04 <HAL_RCC_OscConfig+0x108>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d157      	bne.n	8008b04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008a54:	2301      	movs	r3, #1
 8008a56:	e242      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a60:	d106      	bne.n	8008a70 <HAL_RCC_OscConfig+0x74>
 8008a62:	4b76      	ldr	r3, [pc, #472]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a75      	ldr	r2, [pc, #468]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008a6c:	6013      	str	r3, [r2, #0]
 8008a6e:	e01d      	b.n	8008aac <HAL_RCC_OscConfig+0xb0>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008a78:	d10c      	bne.n	8008a94 <HAL_RCC_OscConfig+0x98>
 8008a7a:	4b70      	ldr	r3, [pc, #448]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a6f      	ldr	r2, [pc, #444]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a84:	6013      	str	r3, [r2, #0]
 8008a86:	4b6d      	ldr	r3, [pc, #436]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a6c      	ldr	r2, [pc, #432]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008a90:	6013      	str	r3, [r2, #0]
 8008a92:	e00b      	b.n	8008aac <HAL_RCC_OscConfig+0xb0>
 8008a94:	4b69      	ldr	r3, [pc, #420]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a68      	ldr	r2, [pc, #416]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a9e:	6013      	str	r3, [r2, #0]
 8008aa0:	4b66      	ldr	r3, [pc, #408]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a65      	ldr	r2, [pc, #404]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008aa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d013      	beq.n	8008adc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ab4:	f7fd fcee 	bl	8006494 <HAL_GetTick>
 8008ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008aba:	e008      	b.n	8008ace <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008abc:	f7fd fcea 	bl	8006494 <HAL_GetTick>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	1ad3      	subs	r3, r2, r3
 8008ac6:	2b64      	cmp	r3, #100	; 0x64
 8008ac8:	d901      	bls.n	8008ace <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008aca:	2303      	movs	r3, #3
 8008acc:	e207      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ace:	4b5b      	ldr	r3, [pc, #364]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d0f0      	beq.n	8008abc <HAL_RCC_OscConfig+0xc0>
 8008ada:	e014      	b.n	8008b06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008adc:	f7fd fcda 	bl	8006494 <HAL_GetTick>
 8008ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ae2:	e008      	b.n	8008af6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ae4:	f7fd fcd6 	bl	8006494 <HAL_GetTick>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	1ad3      	subs	r3, r2, r3
 8008aee:	2b64      	cmp	r3, #100	; 0x64
 8008af0:	d901      	bls.n	8008af6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008af2:	2303      	movs	r3, #3
 8008af4:	e1f3      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008af6:	4b51      	ldr	r3, [pc, #324]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d1f0      	bne.n	8008ae4 <HAL_RCC_OscConfig+0xe8>
 8008b02:	e000      	b.n	8008b06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f003 0302 	and.w	r3, r3, #2
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d063      	beq.n	8008bda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008b12:	4b4a      	ldr	r3, [pc, #296]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	f003 030c 	and.w	r3, r3, #12
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d00b      	beq.n	8008b36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008b1e:	4b47      	ldr	r3, [pc, #284]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008b26:	2b08      	cmp	r3, #8
 8008b28:	d11c      	bne.n	8008b64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008b2a:	4b44      	ldr	r3, [pc, #272]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d116      	bne.n	8008b64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b36:	4b41      	ldr	r3, [pc, #260]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 0302 	and.w	r3, r3, #2
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d005      	beq.n	8008b4e <HAL_RCC_OscConfig+0x152>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	68db      	ldr	r3, [r3, #12]
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d001      	beq.n	8008b4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e1c7      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b4e:	4b3b      	ldr	r3, [pc, #236]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	00db      	lsls	r3, r3, #3
 8008b5c:	4937      	ldr	r1, [pc, #220]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b62:	e03a      	b.n	8008bda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d020      	beq.n	8008bae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b6c:	4b34      	ldr	r3, [pc, #208]	; (8008c40 <HAL_RCC_OscConfig+0x244>)
 8008b6e:	2201      	movs	r2, #1
 8008b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b72:	f7fd fc8f 	bl	8006494 <HAL_GetTick>
 8008b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b78:	e008      	b.n	8008b8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b7a:	f7fd fc8b 	bl	8006494 <HAL_GetTick>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	1ad3      	subs	r3, r2, r3
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d901      	bls.n	8008b8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008b88:	2303      	movs	r3, #3
 8008b8a:	e1a8      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b8c:	4b2b      	ldr	r3, [pc, #172]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 0302 	and.w	r3, r3, #2
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d0f0      	beq.n	8008b7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b98:	4b28      	ldr	r3, [pc, #160]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	00db      	lsls	r3, r3, #3
 8008ba6:	4925      	ldr	r1, [pc, #148]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	600b      	str	r3, [r1, #0]
 8008bac:	e015      	b.n	8008bda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008bae:	4b24      	ldr	r3, [pc, #144]	; (8008c40 <HAL_RCC_OscConfig+0x244>)
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bb4:	f7fd fc6e 	bl	8006494 <HAL_GetTick>
 8008bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008bba:	e008      	b.n	8008bce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008bbc:	f7fd fc6a 	bl	8006494 <HAL_GetTick>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	1ad3      	subs	r3, r2, r3
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d901      	bls.n	8008bce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e187      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008bce:	4b1b      	ldr	r3, [pc, #108]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f003 0302 	and.w	r3, r3, #2
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d1f0      	bne.n	8008bbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 0308 	and.w	r3, r3, #8
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d036      	beq.n	8008c54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d016      	beq.n	8008c1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008bee:	4b15      	ldr	r3, [pc, #84]	; (8008c44 <HAL_RCC_OscConfig+0x248>)
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bf4:	f7fd fc4e 	bl	8006494 <HAL_GetTick>
 8008bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008bfa:	e008      	b.n	8008c0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008bfc:	f7fd fc4a 	bl	8006494 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d901      	bls.n	8008c0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008c0a:	2303      	movs	r3, #3
 8008c0c:	e167      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008c0e:	4b0b      	ldr	r3, [pc, #44]	; (8008c3c <HAL_RCC_OscConfig+0x240>)
 8008c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c12:	f003 0302 	and.w	r3, r3, #2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d0f0      	beq.n	8008bfc <HAL_RCC_OscConfig+0x200>
 8008c1a:	e01b      	b.n	8008c54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008c1c:	4b09      	ldr	r3, [pc, #36]	; (8008c44 <HAL_RCC_OscConfig+0x248>)
 8008c1e:	2200      	movs	r2, #0
 8008c20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c22:	f7fd fc37 	bl	8006494 <HAL_GetTick>
 8008c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008c28:	e00e      	b.n	8008c48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008c2a:	f7fd fc33 	bl	8006494 <HAL_GetTick>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	1ad3      	subs	r3, r2, r3
 8008c34:	2b02      	cmp	r3, #2
 8008c36:	d907      	bls.n	8008c48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	e150      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
 8008c3c:	40023800 	.word	0x40023800
 8008c40:	42470000 	.word	0x42470000
 8008c44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008c48:	4b88      	ldr	r3, [pc, #544]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008c4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c4c:	f003 0302 	and.w	r3, r3, #2
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1ea      	bne.n	8008c2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 0304 	and.w	r3, r3, #4
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f000 8097 	beq.w	8008d90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c62:	2300      	movs	r3, #0
 8008c64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c66:	4b81      	ldr	r3, [pc, #516]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10f      	bne.n	8008c92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c72:	2300      	movs	r3, #0
 8008c74:	60bb      	str	r3, [r7, #8]
 8008c76:	4b7d      	ldr	r3, [pc, #500]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c7a:	4a7c      	ldr	r2, [pc, #496]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c80:	6413      	str	r3, [r2, #64]	; 0x40
 8008c82:	4b7a      	ldr	r3, [pc, #488]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c8a:	60bb      	str	r3, [r7, #8]
 8008c8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c92:	4b77      	ldr	r3, [pc, #476]	; (8008e70 <HAL_RCC_OscConfig+0x474>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d118      	bne.n	8008cd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c9e:	4b74      	ldr	r3, [pc, #464]	; (8008e70 <HAL_RCC_OscConfig+0x474>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a73      	ldr	r2, [pc, #460]	; (8008e70 <HAL_RCC_OscConfig+0x474>)
 8008ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ca8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008caa:	f7fd fbf3 	bl	8006494 <HAL_GetTick>
 8008cae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008cb0:	e008      	b.n	8008cc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008cb2:	f7fd fbef 	bl	8006494 <HAL_GetTick>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d901      	bls.n	8008cc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008cc0:	2303      	movs	r3, #3
 8008cc2:	e10c      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008cc4:	4b6a      	ldr	r3, [pc, #424]	; (8008e70 <HAL_RCC_OscConfig+0x474>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0f0      	beq.n	8008cb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d106      	bne.n	8008ce6 <HAL_RCC_OscConfig+0x2ea>
 8008cd8:	4b64      	ldr	r3, [pc, #400]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cdc:	4a63      	ldr	r2, [pc, #396]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008cde:	f043 0301 	orr.w	r3, r3, #1
 8008ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8008ce4:	e01c      	b.n	8008d20 <HAL_RCC_OscConfig+0x324>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	2b05      	cmp	r3, #5
 8008cec:	d10c      	bne.n	8008d08 <HAL_RCC_OscConfig+0x30c>
 8008cee:	4b5f      	ldr	r3, [pc, #380]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cf2:	4a5e      	ldr	r2, [pc, #376]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008cf4:	f043 0304 	orr.w	r3, r3, #4
 8008cf8:	6713      	str	r3, [r2, #112]	; 0x70
 8008cfa:	4b5c      	ldr	r3, [pc, #368]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cfe:	4a5b      	ldr	r2, [pc, #364]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d00:	f043 0301 	orr.w	r3, r3, #1
 8008d04:	6713      	str	r3, [r2, #112]	; 0x70
 8008d06:	e00b      	b.n	8008d20 <HAL_RCC_OscConfig+0x324>
 8008d08:	4b58      	ldr	r3, [pc, #352]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d0c:	4a57      	ldr	r2, [pc, #348]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d0e:	f023 0301 	bic.w	r3, r3, #1
 8008d12:	6713      	str	r3, [r2, #112]	; 0x70
 8008d14:	4b55      	ldr	r3, [pc, #340]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d18:	4a54      	ldr	r2, [pc, #336]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d1a:	f023 0304 	bic.w	r3, r3, #4
 8008d1e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d015      	beq.n	8008d54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d28:	f7fd fbb4 	bl	8006494 <HAL_GetTick>
 8008d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d2e:	e00a      	b.n	8008d46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008d30:	f7fd fbb0 	bl	8006494 <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d901      	bls.n	8008d46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008d42:	2303      	movs	r3, #3
 8008d44:	e0cb      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d46:	4b49      	ldr	r3, [pc, #292]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d4a:	f003 0302 	and.w	r3, r3, #2
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d0ee      	beq.n	8008d30 <HAL_RCC_OscConfig+0x334>
 8008d52:	e014      	b.n	8008d7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d54:	f7fd fb9e 	bl	8006494 <HAL_GetTick>
 8008d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d5a:	e00a      	b.n	8008d72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008d5c:	f7fd fb9a 	bl	8006494 <HAL_GetTick>
 8008d60:	4602      	mov	r2, r0
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	1ad3      	subs	r3, r2, r3
 8008d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d901      	bls.n	8008d72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008d6e:	2303      	movs	r3, #3
 8008d70:	e0b5      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d72:	4b3e      	ldr	r3, [pc, #248]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d76:	f003 0302 	and.w	r3, r3, #2
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1ee      	bne.n	8008d5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008d7e:	7dfb      	ldrb	r3, [r7, #23]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d105      	bne.n	8008d90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d84:	4b39      	ldr	r3, [pc, #228]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d88:	4a38      	ldr	r2, [pc, #224]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008d8e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	699b      	ldr	r3, [r3, #24]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	f000 80a1 	beq.w	8008edc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d9a:	4b34      	ldr	r3, [pc, #208]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f003 030c 	and.w	r3, r3, #12
 8008da2:	2b08      	cmp	r3, #8
 8008da4:	d05c      	beq.n	8008e60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	699b      	ldr	r3, [r3, #24]
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d141      	bne.n	8008e32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008dae:	4b31      	ldr	r3, [pc, #196]	; (8008e74 <HAL_RCC_OscConfig+0x478>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008db4:	f7fd fb6e 	bl	8006494 <HAL_GetTick>
 8008db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dba:	e008      	b.n	8008dce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008dbc:	f7fd fb6a 	bl	8006494 <HAL_GetTick>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	2b02      	cmp	r3, #2
 8008dc8:	d901      	bls.n	8008dce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	e087      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dce:	4b27      	ldr	r3, [pc, #156]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1f0      	bne.n	8008dbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	69da      	ldr	r2, [r3, #28]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6a1b      	ldr	r3, [r3, #32]
 8008de2:	431a      	orrs	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008de8:	019b      	lsls	r3, r3, #6
 8008dea:	431a      	orrs	r2, r3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df0:	085b      	lsrs	r3, r3, #1
 8008df2:	3b01      	subs	r3, #1
 8008df4:	041b      	lsls	r3, r3, #16
 8008df6:	431a      	orrs	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dfc:	061b      	lsls	r3, r3, #24
 8008dfe:	491b      	ldr	r1, [pc, #108]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008e00:	4313      	orrs	r3, r2
 8008e02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008e04:	4b1b      	ldr	r3, [pc, #108]	; (8008e74 <HAL_RCC_OscConfig+0x478>)
 8008e06:	2201      	movs	r2, #1
 8008e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e0a:	f7fd fb43 	bl	8006494 <HAL_GetTick>
 8008e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e10:	e008      	b.n	8008e24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e12:	f7fd fb3f 	bl	8006494 <HAL_GetTick>
 8008e16:	4602      	mov	r2, r0
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	1ad3      	subs	r3, r2, r3
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d901      	bls.n	8008e24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008e20:	2303      	movs	r3, #3
 8008e22:	e05c      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e24:	4b11      	ldr	r3, [pc, #68]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d0f0      	beq.n	8008e12 <HAL_RCC_OscConfig+0x416>
 8008e30:	e054      	b.n	8008edc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e32:	4b10      	ldr	r3, [pc, #64]	; (8008e74 <HAL_RCC_OscConfig+0x478>)
 8008e34:	2200      	movs	r2, #0
 8008e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e38:	f7fd fb2c 	bl	8006494 <HAL_GetTick>
 8008e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e3e:	e008      	b.n	8008e52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e40:	f7fd fb28 	bl	8006494 <HAL_GetTick>
 8008e44:	4602      	mov	r2, r0
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	1ad3      	subs	r3, r2, r3
 8008e4a:	2b02      	cmp	r3, #2
 8008e4c:	d901      	bls.n	8008e52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008e4e:	2303      	movs	r3, #3
 8008e50:	e045      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008e52:	4b06      	ldr	r3, [pc, #24]	; (8008e6c <HAL_RCC_OscConfig+0x470>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1f0      	bne.n	8008e40 <HAL_RCC_OscConfig+0x444>
 8008e5e:	e03d      	b.n	8008edc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d107      	bne.n	8008e78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	e038      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
 8008e6c:	40023800 	.word	0x40023800
 8008e70:	40007000 	.word	0x40007000
 8008e74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008e78:	4b1b      	ldr	r3, [pc, #108]	; (8008ee8 <HAL_RCC_OscConfig+0x4ec>)
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	699b      	ldr	r3, [r3, #24]
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d028      	beq.n	8008ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d121      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d11a      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008eae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d111      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ebe:	085b      	lsrs	r3, r3, #1
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d107      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d001      	beq.n	8008edc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e000      	b.n	8008ede <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008edc:	2300      	movs	r3, #0
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3718      	adds	r7, #24
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	40023800 	.word	0x40023800

08008eec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	e0cc      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008f00:	4b68      	ldr	r3, [pc, #416]	; (80090a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0307 	and.w	r3, r3, #7
 8008f08:	683a      	ldr	r2, [r7, #0]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d90c      	bls.n	8008f28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f0e:	4b65      	ldr	r3, [pc, #404]	; (80090a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	b2d2      	uxtb	r2, r2
 8008f14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f16:	4b63      	ldr	r3, [pc, #396]	; (80090a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f003 0307 	and.w	r3, r3, #7
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d001      	beq.n	8008f28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e0b8      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0302 	and.w	r3, r3, #2
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d020      	beq.n	8008f76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f003 0304 	and.w	r3, r3, #4
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d005      	beq.n	8008f4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008f40:	4b59      	ldr	r3, [pc, #356]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	4a58      	ldr	r2, [pc, #352]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008f4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f003 0308 	and.w	r3, r3, #8
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d005      	beq.n	8008f64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008f58:	4b53      	ldr	r3, [pc, #332]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f5a:	689b      	ldr	r3, [r3, #8]
 8008f5c:	4a52      	ldr	r2, [pc, #328]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008f62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f64:	4b50      	ldr	r3, [pc, #320]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	494d      	ldr	r1, [pc, #308]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f72:	4313      	orrs	r3, r2
 8008f74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 0301 	and.w	r3, r3, #1
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d044      	beq.n	800900c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d107      	bne.n	8008f9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f8a:	4b47      	ldr	r3, [pc, #284]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d119      	bne.n	8008fca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e07f      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	2b02      	cmp	r3, #2
 8008fa0:	d003      	beq.n	8008faa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008fa6:	2b03      	cmp	r3, #3
 8008fa8:	d107      	bne.n	8008fba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008faa:	4b3f      	ldr	r3, [pc, #252]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d109      	bne.n	8008fca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e06f      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008fba:	4b3b      	ldr	r3, [pc, #236]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f003 0302 	and.w	r3, r3, #2
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d101      	bne.n	8008fca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e067      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008fca:	4b37      	ldr	r3, [pc, #220]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f023 0203 	bic.w	r2, r3, #3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	4934      	ldr	r1, [pc, #208]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008fdc:	f7fd fa5a 	bl	8006494 <HAL_GetTick>
 8008fe0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fe2:	e00a      	b.n	8008ffa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fe4:	f7fd fa56 	bl	8006494 <HAL_GetTick>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d901      	bls.n	8008ffa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008ff6:	2303      	movs	r3, #3
 8008ff8:	e04f      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ffa:	4b2b      	ldr	r3, [pc, #172]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f003 020c 	and.w	r2, r3, #12
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	429a      	cmp	r2, r3
 800900a:	d1eb      	bne.n	8008fe4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800900c:	4b25      	ldr	r3, [pc, #148]	; (80090a4 <HAL_RCC_ClockConfig+0x1b8>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f003 0307 	and.w	r3, r3, #7
 8009014:	683a      	ldr	r2, [r7, #0]
 8009016:	429a      	cmp	r2, r3
 8009018:	d20c      	bcs.n	8009034 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800901a:	4b22      	ldr	r3, [pc, #136]	; (80090a4 <HAL_RCC_ClockConfig+0x1b8>)
 800901c:	683a      	ldr	r2, [r7, #0]
 800901e:	b2d2      	uxtb	r2, r2
 8009020:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009022:	4b20      	ldr	r3, [pc, #128]	; (80090a4 <HAL_RCC_ClockConfig+0x1b8>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f003 0307 	and.w	r3, r3, #7
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	429a      	cmp	r2, r3
 800902e:	d001      	beq.n	8009034 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009030:	2301      	movs	r3, #1
 8009032:	e032      	b.n	800909a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f003 0304 	and.w	r3, r3, #4
 800903c:	2b00      	cmp	r3, #0
 800903e:	d008      	beq.n	8009052 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009040:	4b19      	ldr	r3, [pc, #100]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	4916      	ldr	r1, [pc, #88]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 800904e:	4313      	orrs	r3, r2
 8009050:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f003 0308 	and.w	r3, r3, #8
 800905a:	2b00      	cmp	r3, #0
 800905c:	d009      	beq.n	8009072 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800905e:	4b12      	ldr	r3, [pc, #72]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	00db      	lsls	r3, r3, #3
 800906c:	490e      	ldr	r1, [pc, #56]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 800906e:	4313      	orrs	r3, r2
 8009070:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009072:	f000 f821 	bl	80090b8 <HAL_RCC_GetSysClockFreq>
 8009076:	4602      	mov	r2, r0
 8009078:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <HAL_RCC_ClockConfig+0x1bc>)
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	091b      	lsrs	r3, r3, #4
 800907e:	f003 030f 	and.w	r3, r3, #15
 8009082:	490a      	ldr	r1, [pc, #40]	; (80090ac <HAL_RCC_ClockConfig+0x1c0>)
 8009084:	5ccb      	ldrb	r3, [r1, r3]
 8009086:	fa22 f303 	lsr.w	r3, r2, r3
 800908a:	4a09      	ldr	r2, [pc, #36]	; (80090b0 <HAL_RCC_ClockConfig+0x1c4>)
 800908c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800908e:	4b09      	ldr	r3, [pc, #36]	; (80090b4 <HAL_RCC_ClockConfig+0x1c8>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4618      	mov	r0, r3
 8009094:	f7fd f9ba 	bl	800640c <HAL_InitTick>

  return HAL_OK;
 8009098:	2300      	movs	r3, #0
}
 800909a:	4618      	mov	r0, r3
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	40023c00 	.word	0x40023c00
 80090a8:	40023800 	.word	0x40023800
 80090ac:	0801087c 	.word	0x0801087c
 80090b0:	20000010 	.word	0x20000010
 80090b4:	20000014 	.word	0x20000014

080090b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80090b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090bc:	b094      	sub	sp, #80	; 0x50
 80090be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80090c0:	2300      	movs	r3, #0
 80090c2:	647b      	str	r3, [r7, #68]	; 0x44
 80090c4:	2300      	movs	r3, #0
 80090c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090c8:	2300      	movs	r3, #0
 80090ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80090d0:	4b79      	ldr	r3, [pc, #484]	; (80092b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f003 030c 	and.w	r3, r3, #12
 80090d8:	2b08      	cmp	r3, #8
 80090da:	d00d      	beq.n	80090f8 <HAL_RCC_GetSysClockFreq+0x40>
 80090dc:	2b08      	cmp	r3, #8
 80090de:	f200 80e1 	bhi.w	80092a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d002      	beq.n	80090ec <HAL_RCC_GetSysClockFreq+0x34>
 80090e6:	2b04      	cmp	r3, #4
 80090e8:	d003      	beq.n	80090f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80090ea:	e0db      	b.n	80092a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80090ec:	4b73      	ldr	r3, [pc, #460]	; (80092bc <HAL_RCC_GetSysClockFreq+0x204>)
 80090ee:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80090f0:	e0db      	b.n	80092aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80090f2:	4b73      	ldr	r3, [pc, #460]	; (80092c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80090f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80090f6:	e0d8      	b.n	80092aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80090f8:	4b6f      	ldr	r3, [pc, #444]	; (80092b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009100:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009102:	4b6d      	ldr	r3, [pc, #436]	; (80092b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d063      	beq.n	80091d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800910e:	4b6a      	ldr	r3, [pc, #424]	; (80092b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	099b      	lsrs	r3, r3, #6
 8009114:	2200      	movs	r2, #0
 8009116:	63bb      	str	r3, [r7, #56]	; 0x38
 8009118:	63fa      	str	r2, [r7, #60]	; 0x3c
 800911a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800911c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009120:	633b      	str	r3, [r7, #48]	; 0x30
 8009122:	2300      	movs	r3, #0
 8009124:	637b      	str	r3, [r7, #52]	; 0x34
 8009126:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800912a:	4622      	mov	r2, r4
 800912c:	462b      	mov	r3, r5
 800912e:	f04f 0000 	mov.w	r0, #0
 8009132:	f04f 0100 	mov.w	r1, #0
 8009136:	0159      	lsls	r1, r3, #5
 8009138:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800913c:	0150      	lsls	r0, r2, #5
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4621      	mov	r1, r4
 8009144:	1a51      	subs	r1, r2, r1
 8009146:	6139      	str	r1, [r7, #16]
 8009148:	4629      	mov	r1, r5
 800914a:	eb63 0301 	sbc.w	r3, r3, r1
 800914e:	617b      	str	r3, [r7, #20]
 8009150:	f04f 0200 	mov.w	r2, #0
 8009154:	f04f 0300 	mov.w	r3, #0
 8009158:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800915c:	4659      	mov	r1, fp
 800915e:	018b      	lsls	r3, r1, #6
 8009160:	4651      	mov	r1, sl
 8009162:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009166:	4651      	mov	r1, sl
 8009168:	018a      	lsls	r2, r1, #6
 800916a:	4651      	mov	r1, sl
 800916c:	ebb2 0801 	subs.w	r8, r2, r1
 8009170:	4659      	mov	r1, fp
 8009172:	eb63 0901 	sbc.w	r9, r3, r1
 8009176:	f04f 0200 	mov.w	r2, #0
 800917a:	f04f 0300 	mov.w	r3, #0
 800917e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009182:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009186:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800918a:	4690      	mov	r8, r2
 800918c:	4699      	mov	r9, r3
 800918e:	4623      	mov	r3, r4
 8009190:	eb18 0303 	adds.w	r3, r8, r3
 8009194:	60bb      	str	r3, [r7, #8]
 8009196:	462b      	mov	r3, r5
 8009198:	eb49 0303 	adc.w	r3, r9, r3
 800919c:	60fb      	str	r3, [r7, #12]
 800919e:	f04f 0200 	mov.w	r2, #0
 80091a2:	f04f 0300 	mov.w	r3, #0
 80091a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80091aa:	4629      	mov	r1, r5
 80091ac:	024b      	lsls	r3, r1, #9
 80091ae:	4621      	mov	r1, r4
 80091b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80091b4:	4621      	mov	r1, r4
 80091b6:	024a      	lsls	r2, r1, #9
 80091b8:	4610      	mov	r0, r2
 80091ba:	4619      	mov	r1, r3
 80091bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091be:	2200      	movs	r2, #0
 80091c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80091c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80091c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091c8:	f7f7 fd56 	bl	8000c78 <__aeabi_uldivmod>
 80091cc:	4602      	mov	r2, r0
 80091ce:	460b      	mov	r3, r1
 80091d0:	4613      	mov	r3, r2
 80091d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091d4:	e058      	b.n	8009288 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80091d6:	4b38      	ldr	r3, [pc, #224]	; (80092b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	099b      	lsrs	r3, r3, #6
 80091dc:	2200      	movs	r2, #0
 80091de:	4618      	mov	r0, r3
 80091e0:	4611      	mov	r1, r2
 80091e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80091e6:	623b      	str	r3, [r7, #32]
 80091e8:	2300      	movs	r3, #0
 80091ea:	627b      	str	r3, [r7, #36]	; 0x24
 80091ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80091f0:	4642      	mov	r2, r8
 80091f2:	464b      	mov	r3, r9
 80091f4:	f04f 0000 	mov.w	r0, #0
 80091f8:	f04f 0100 	mov.w	r1, #0
 80091fc:	0159      	lsls	r1, r3, #5
 80091fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009202:	0150      	lsls	r0, r2, #5
 8009204:	4602      	mov	r2, r0
 8009206:	460b      	mov	r3, r1
 8009208:	4641      	mov	r1, r8
 800920a:	ebb2 0a01 	subs.w	sl, r2, r1
 800920e:	4649      	mov	r1, r9
 8009210:	eb63 0b01 	sbc.w	fp, r3, r1
 8009214:	f04f 0200 	mov.w	r2, #0
 8009218:	f04f 0300 	mov.w	r3, #0
 800921c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009220:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009224:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009228:	ebb2 040a 	subs.w	r4, r2, sl
 800922c:	eb63 050b 	sbc.w	r5, r3, fp
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	f04f 0300 	mov.w	r3, #0
 8009238:	00eb      	lsls	r3, r5, #3
 800923a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800923e:	00e2      	lsls	r2, r4, #3
 8009240:	4614      	mov	r4, r2
 8009242:	461d      	mov	r5, r3
 8009244:	4643      	mov	r3, r8
 8009246:	18e3      	adds	r3, r4, r3
 8009248:	603b      	str	r3, [r7, #0]
 800924a:	464b      	mov	r3, r9
 800924c:	eb45 0303 	adc.w	r3, r5, r3
 8009250:	607b      	str	r3, [r7, #4]
 8009252:	f04f 0200 	mov.w	r2, #0
 8009256:	f04f 0300 	mov.w	r3, #0
 800925a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800925e:	4629      	mov	r1, r5
 8009260:	028b      	lsls	r3, r1, #10
 8009262:	4621      	mov	r1, r4
 8009264:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009268:	4621      	mov	r1, r4
 800926a:	028a      	lsls	r2, r1, #10
 800926c:	4610      	mov	r0, r2
 800926e:	4619      	mov	r1, r3
 8009270:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009272:	2200      	movs	r2, #0
 8009274:	61bb      	str	r3, [r7, #24]
 8009276:	61fa      	str	r2, [r7, #28]
 8009278:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800927c:	f7f7 fcfc 	bl	8000c78 <__aeabi_uldivmod>
 8009280:	4602      	mov	r2, r0
 8009282:	460b      	mov	r3, r1
 8009284:	4613      	mov	r3, r2
 8009286:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009288:	4b0b      	ldr	r3, [pc, #44]	; (80092b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	0c1b      	lsrs	r3, r3, #16
 800928e:	f003 0303 	and.w	r3, r3, #3
 8009292:	3301      	adds	r3, #1
 8009294:	005b      	lsls	r3, r3, #1
 8009296:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009298:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800929a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800929c:	fbb2 f3f3 	udiv	r3, r2, r3
 80092a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80092a2:	e002      	b.n	80092aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80092a4:	4b05      	ldr	r3, [pc, #20]	; (80092bc <HAL_RCC_GetSysClockFreq+0x204>)
 80092a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80092a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80092aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3750      	adds	r7, #80	; 0x50
 80092b0:	46bd      	mov	sp, r7
 80092b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80092b6:	bf00      	nop
 80092b8:	40023800 	.word	0x40023800
 80092bc:	00f42400 	.word	0x00f42400
 80092c0:	007a1200 	.word	0x007a1200

080092c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80092c4:	b480      	push	{r7}
 80092c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80092c8:	4b03      	ldr	r3, [pc, #12]	; (80092d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80092ca:	681b      	ldr	r3, [r3, #0]
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr
 80092d6:	bf00      	nop
 80092d8:	20000010 	.word	0x20000010

080092dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80092e0:	f7ff fff0 	bl	80092c4 <HAL_RCC_GetHCLKFreq>
 80092e4:	4602      	mov	r2, r0
 80092e6:	4b05      	ldr	r3, [pc, #20]	; (80092fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	0a9b      	lsrs	r3, r3, #10
 80092ec:	f003 0307 	and.w	r3, r3, #7
 80092f0:	4903      	ldr	r1, [pc, #12]	; (8009300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80092f2:	5ccb      	ldrb	r3, [r1, r3]
 80092f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	40023800 	.word	0x40023800
 8009300:	0801088c 	.word	0x0801088c

08009304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009308:	f7ff ffdc 	bl	80092c4 <HAL_RCC_GetHCLKFreq>
 800930c:	4602      	mov	r2, r0
 800930e:	4b05      	ldr	r3, [pc, #20]	; (8009324 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	0b5b      	lsrs	r3, r3, #13
 8009314:	f003 0307 	and.w	r3, r3, #7
 8009318:	4903      	ldr	r1, [pc, #12]	; (8009328 <HAL_RCC_GetPCLK2Freq+0x24>)
 800931a:	5ccb      	ldrb	r3, [r1, r3]
 800931c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009320:	4618      	mov	r0, r3
 8009322:	bd80      	pop	{r7, pc}
 8009324:	40023800 	.word	0x40023800
 8009328:	0801088c 	.word	0x0801088c

0800932c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d101      	bne.n	800933e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e041      	b.n	80093c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009344:	b2db      	uxtb	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d106      	bne.n	8009358 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f7fa f854 	bl	8003400 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2202      	movs	r2, #2
 800935c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	3304      	adds	r3, #4
 8009368:	4619      	mov	r1, r3
 800936a:	4610      	mov	r0, r2
 800936c:	f000 fc0e 	bl	8009b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2201      	movs	r2, #1
 800937c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2201      	movs	r2, #1
 8009384:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2201      	movs	r2, #1
 800938c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2201      	movs	r2, #1
 8009394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2201      	movs	r2, #1
 800939c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2201      	movs	r2, #1
 80093a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2201      	movs	r2, #1
 80093ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2201      	movs	r2, #1
 80093bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3708      	adds	r7, #8
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}
	...

080093cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d109      	bne.n	80093f0 <HAL_TIM_PWM_Start+0x24>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	bf14      	ite	ne
 80093e8:	2301      	movne	r3, #1
 80093ea:	2300      	moveq	r3, #0
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	e022      	b.n	8009436 <HAL_TIM_PWM_Start+0x6a>
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	2b04      	cmp	r3, #4
 80093f4:	d109      	bne.n	800940a <HAL_TIM_PWM_Start+0x3e>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	2b01      	cmp	r3, #1
 8009400:	bf14      	ite	ne
 8009402:	2301      	movne	r3, #1
 8009404:	2300      	moveq	r3, #0
 8009406:	b2db      	uxtb	r3, r3
 8009408:	e015      	b.n	8009436 <HAL_TIM_PWM_Start+0x6a>
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	2b08      	cmp	r3, #8
 800940e:	d109      	bne.n	8009424 <HAL_TIM_PWM_Start+0x58>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2b01      	cmp	r3, #1
 800941a:	bf14      	ite	ne
 800941c:	2301      	movne	r3, #1
 800941e:	2300      	moveq	r3, #0
 8009420:	b2db      	uxtb	r3, r3
 8009422:	e008      	b.n	8009436 <HAL_TIM_PWM_Start+0x6a>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800942a:	b2db      	uxtb	r3, r3
 800942c:	2b01      	cmp	r3, #1
 800942e:	bf14      	ite	ne
 8009430:	2301      	movne	r3, #1
 8009432:	2300      	moveq	r3, #0
 8009434:	b2db      	uxtb	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d001      	beq.n	800943e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800943a:	2301      	movs	r3, #1
 800943c:	e07c      	b.n	8009538 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d104      	bne.n	800944e <HAL_TIM_PWM_Start+0x82>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2202      	movs	r2, #2
 8009448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800944c:	e013      	b.n	8009476 <HAL_TIM_PWM_Start+0xaa>
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	2b04      	cmp	r3, #4
 8009452:	d104      	bne.n	800945e <HAL_TIM_PWM_Start+0x92>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2202      	movs	r2, #2
 8009458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800945c:	e00b      	b.n	8009476 <HAL_TIM_PWM_Start+0xaa>
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	2b08      	cmp	r3, #8
 8009462:	d104      	bne.n	800946e <HAL_TIM_PWM_Start+0xa2>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800946c:	e003      	b.n	8009476 <HAL_TIM_PWM_Start+0xaa>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2202      	movs	r2, #2
 8009472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2201      	movs	r2, #1
 800947c:	6839      	ldr	r1, [r7, #0]
 800947e:	4618      	mov	r0, r3
 8009480:	f000 fde0 	bl	800a044 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a2d      	ldr	r2, [pc, #180]	; (8009540 <HAL_TIM_PWM_Start+0x174>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d004      	beq.n	8009498 <HAL_TIM_PWM_Start+0xcc>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a2c      	ldr	r2, [pc, #176]	; (8009544 <HAL_TIM_PWM_Start+0x178>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d101      	bne.n	800949c <HAL_TIM_PWM_Start+0xd0>
 8009498:	2301      	movs	r3, #1
 800949a:	e000      	b.n	800949e <HAL_TIM_PWM_Start+0xd2>
 800949c:	2300      	movs	r3, #0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d007      	beq.n	80094b2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80094b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a22      	ldr	r2, [pc, #136]	; (8009540 <HAL_TIM_PWM_Start+0x174>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d022      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094c4:	d01d      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a1f      	ldr	r2, [pc, #124]	; (8009548 <HAL_TIM_PWM_Start+0x17c>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d018      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a1d      	ldr	r2, [pc, #116]	; (800954c <HAL_TIM_PWM_Start+0x180>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d013      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a1c      	ldr	r2, [pc, #112]	; (8009550 <HAL_TIM_PWM_Start+0x184>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d00e      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a16      	ldr	r2, [pc, #88]	; (8009544 <HAL_TIM_PWM_Start+0x178>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d009      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a18      	ldr	r2, [pc, #96]	; (8009554 <HAL_TIM_PWM_Start+0x188>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d004      	beq.n	8009502 <HAL_TIM_PWM_Start+0x136>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a16      	ldr	r2, [pc, #88]	; (8009558 <HAL_TIM_PWM_Start+0x18c>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d111      	bne.n	8009526 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	f003 0307 	and.w	r3, r3, #7
 800950c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2b06      	cmp	r3, #6
 8009512:	d010      	beq.n	8009536 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f042 0201 	orr.w	r2, r2, #1
 8009522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009524:	e007      	b.n	8009536 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f042 0201 	orr.w	r2, r2, #1
 8009534:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009536:	2300      	movs	r3, #0
}
 8009538:	4618      	mov	r0, r3
 800953a:	3710      	adds	r7, #16
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}
 8009540:	40010000 	.word	0x40010000
 8009544:	40010400 	.word	0x40010400
 8009548:	40000400 	.word	0x40000400
 800954c:	40000800 	.word	0x40000800
 8009550:	40000c00 	.word	0x40000c00
 8009554:	40014000 	.word	0x40014000
 8009558:	40001800 	.word	0x40001800

0800955c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b086      	sub	sp, #24
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d101      	bne.n	8009570 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	e097      	b.n	80096a0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009576:	b2db      	uxtb	r3, r3
 8009578:	2b00      	cmp	r3, #0
 800957a:	d106      	bne.n	800958a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7f9 ff63 	bl	8003450 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2202      	movs	r2, #2
 800958e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	6812      	ldr	r2, [r2, #0]
 800959c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095a0:	f023 0307 	bic.w	r3, r3, #7
 80095a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	3304      	adds	r3, #4
 80095ae:	4619      	mov	r1, r3
 80095b0:	4610      	mov	r0, r2
 80095b2:	f000 faeb 	bl	8009b8c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	6a1b      	ldr	r3, [r3, #32]
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095de:	f023 0303 	bic.w	r3, r3, #3
 80095e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	689a      	ldr	r2, [r3, #8]
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	699b      	ldr	r3, [r3, #24]
 80095ec:	021b      	lsls	r3, r3, #8
 80095ee:	4313      	orrs	r3, r2
 80095f0:	693a      	ldr	r2, [r7, #16]
 80095f2:	4313      	orrs	r3, r2
 80095f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80095fc:	f023 030c 	bic.w	r3, r3, #12
 8009600:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009608:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800960c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	68da      	ldr	r2, [r3, #12]
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	69db      	ldr	r3, [r3, #28]
 8009616:	021b      	lsls	r3, r3, #8
 8009618:	4313      	orrs	r3, r2
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	4313      	orrs	r3, r2
 800961e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	691b      	ldr	r3, [r3, #16]
 8009624:	011a      	lsls	r2, r3, #4
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	6a1b      	ldr	r3, [r3, #32]
 800962a:	031b      	lsls	r3, r3, #12
 800962c:	4313      	orrs	r3, r2
 800962e:	693a      	ldr	r2, [r7, #16]
 8009630:	4313      	orrs	r3, r2
 8009632:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800963a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009642:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	685a      	ldr	r2, [r3, #4]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	695b      	ldr	r3, [r3, #20]
 800964c:	011b      	lsls	r3, r3, #4
 800964e:	4313      	orrs	r3, r2
 8009650:	68fa      	ldr	r2, [r7, #12]
 8009652:	4313      	orrs	r3, r2
 8009654:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	697a      	ldr	r2, [r7, #20]
 800965c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	693a      	ldr	r2, [r7, #16]
 8009664:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2201      	movs	r2, #1
 800967a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2201      	movs	r2, #1
 8009682:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2201      	movs	r2, #1
 800968a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2201      	movs	r2, #1
 8009692:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2201      	movs	r2, #1
 800969a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80096c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80096c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80096d0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d110      	bne.n	80096fa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d102      	bne.n	80096e4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80096de:	7b7b      	ldrb	r3, [r7, #13]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d001      	beq.n	80096e8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e069      	b.n	80097bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2202      	movs	r2, #2
 80096ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2202      	movs	r2, #2
 80096f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096f8:	e031      	b.n	800975e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	2b04      	cmp	r3, #4
 80096fe:	d110      	bne.n	8009722 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009700:	7bbb      	ldrb	r3, [r7, #14]
 8009702:	2b01      	cmp	r3, #1
 8009704:	d102      	bne.n	800970c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009706:	7b3b      	ldrb	r3, [r7, #12]
 8009708:	2b01      	cmp	r3, #1
 800970a:	d001      	beq.n	8009710 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	e055      	b.n	80097bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2202      	movs	r2, #2
 8009714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2202      	movs	r2, #2
 800971c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009720:	e01d      	b.n	800975e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009722:	7bfb      	ldrb	r3, [r7, #15]
 8009724:	2b01      	cmp	r3, #1
 8009726:	d108      	bne.n	800973a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009728:	7bbb      	ldrb	r3, [r7, #14]
 800972a:	2b01      	cmp	r3, #1
 800972c:	d105      	bne.n	800973a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800972e:	7b7b      	ldrb	r3, [r7, #13]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d102      	bne.n	800973a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009734:	7b3b      	ldrb	r3, [r7, #12]
 8009736:	2b01      	cmp	r3, #1
 8009738:	d001      	beq.n	800973e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	e03e      	b.n	80097bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2202      	movs	r2, #2
 8009742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2202      	movs	r2, #2
 800974a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2202      	movs	r2, #2
 8009752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2202      	movs	r2, #2
 800975a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d003      	beq.n	800976c <HAL_TIM_Encoder_Start+0xc4>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	2b04      	cmp	r3, #4
 8009768:	d008      	beq.n	800977c <HAL_TIM_Encoder_Start+0xd4>
 800976a:	e00f      	b.n	800978c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	2201      	movs	r2, #1
 8009772:	2100      	movs	r1, #0
 8009774:	4618      	mov	r0, r3
 8009776:	f000 fc65 	bl	800a044 <TIM_CCxChannelCmd>
      break;
 800977a:	e016      	b.n	80097aa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2201      	movs	r2, #1
 8009782:	2104      	movs	r1, #4
 8009784:	4618      	mov	r0, r3
 8009786:	f000 fc5d 	bl	800a044 <TIM_CCxChannelCmd>
      break;
 800978a:	e00e      	b.n	80097aa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2201      	movs	r2, #1
 8009792:	2100      	movs	r1, #0
 8009794:	4618      	mov	r0, r3
 8009796:	f000 fc55 	bl	800a044 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2201      	movs	r2, #1
 80097a0:	2104      	movs	r1, #4
 80097a2:	4618      	mov	r0, r3
 80097a4:	f000 fc4e 	bl	800a044 <TIM_CCxChannelCmd>
      break;
 80097a8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681a      	ldr	r2, [r3, #0]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f042 0201 	orr.w	r2, r2, #1
 80097b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3710      	adds	r7, #16
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	f003 0302 	and.w	r3, r3, #2
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d020      	beq.n	8009828 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f003 0302 	and.w	r3, r3, #2
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d01b      	beq.n	8009828 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f06f 0202 	mvn.w	r2, #2
 80097f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2201      	movs	r2, #1
 80097fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	f003 0303 	and.w	r3, r3, #3
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 f99e 	bl	8009b50 <HAL_TIM_IC_CaptureCallback>
 8009814:	e005      	b.n	8009822 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f990 	bl	8009b3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 f9a1 	bl	8009b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	f003 0304 	and.w	r3, r3, #4
 800982e:	2b00      	cmp	r3, #0
 8009830:	d020      	beq.n	8009874 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f003 0304 	and.w	r3, r3, #4
 8009838:	2b00      	cmp	r3, #0
 800983a:	d01b      	beq.n	8009874 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f06f 0204 	mvn.w	r2, #4
 8009844:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2202      	movs	r2, #2
 800984a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	699b      	ldr	r3, [r3, #24]
 8009852:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009856:	2b00      	cmp	r3, #0
 8009858:	d003      	beq.n	8009862 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 f978 	bl	8009b50 <HAL_TIM_IC_CaptureCallback>
 8009860:	e005      	b.n	800986e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 f96a 	bl	8009b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f97b 	bl	8009b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2200      	movs	r2, #0
 8009872:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	f003 0308 	and.w	r3, r3, #8
 800987a:	2b00      	cmp	r3, #0
 800987c:	d020      	beq.n	80098c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f003 0308 	and.w	r3, r3, #8
 8009884:	2b00      	cmp	r3, #0
 8009886:	d01b      	beq.n	80098c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f06f 0208 	mvn.w	r2, #8
 8009890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2204      	movs	r2, #4
 8009896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	69db      	ldr	r3, [r3, #28]
 800989e:	f003 0303 	and.w	r3, r3, #3
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d003      	beq.n	80098ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f952 	bl	8009b50 <HAL_TIM_IC_CaptureCallback>
 80098ac:	e005      	b.n	80098ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 f944 	bl	8009b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f955 	bl	8009b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2200      	movs	r2, #0
 80098be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	f003 0310 	and.w	r3, r3, #16
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d020      	beq.n	800990c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f003 0310 	and.w	r3, r3, #16
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d01b      	beq.n	800990c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f06f 0210 	mvn.w	r2, #16
 80098dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2208      	movs	r2, #8
 80098e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	69db      	ldr	r3, [r3, #28]
 80098ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d003      	beq.n	80098fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 f92c 	bl	8009b50 <HAL_TIM_IC_CaptureCallback>
 80098f8:	e005      	b.n	8009906 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 f91e 	bl	8009b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f92f 	bl	8009b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	f003 0301 	and.w	r3, r3, #1
 8009912:	2b00      	cmp	r3, #0
 8009914:	d00c      	beq.n	8009930 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f003 0301 	and.w	r3, r3, #1
 800991c:	2b00      	cmp	r3, #0
 800991e:	d007      	beq.n	8009930 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f06f 0201 	mvn.w	r2, #1
 8009928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 f8fc 	bl	8009b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009936:	2b00      	cmp	r3, #0
 8009938:	d00c      	beq.n	8009954 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009940:	2b00      	cmp	r3, #0
 8009942:	d007      	beq.n	8009954 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800994c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fc76 	bl	800a240 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00c      	beq.n	8009978 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009964:	2b00      	cmp	r3, #0
 8009966:	d007      	beq.n	8009978 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 f900 	bl	8009b78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	f003 0320 	and.w	r3, r3, #32
 800997e:	2b00      	cmp	r3, #0
 8009980:	d00c      	beq.n	800999c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f003 0320 	and.w	r3, r3, #32
 8009988:	2b00      	cmp	r3, #0
 800998a:	d007      	beq.n	800999c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f06f 0220 	mvn.w	r2, #32
 8009994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fc48 	bl	800a22c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800999c:	bf00      	nop
 800999e:	3710      	adds	r7, #16
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	d101      	bne.n	80099c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80099be:	2302      	movs	r3, #2
 80099c0:	e0ae      	b.n	8009b20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2201      	movs	r2, #1
 80099c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2b0c      	cmp	r3, #12
 80099ce:	f200 809f 	bhi.w	8009b10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80099d2:	a201      	add	r2, pc, #4	; (adr r2, 80099d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80099d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d8:	08009a0d 	.word	0x08009a0d
 80099dc:	08009b11 	.word	0x08009b11
 80099e0:	08009b11 	.word	0x08009b11
 80099e4:	08009b11 	.word	0x08009b11
 80099e8:	08009a4d 	.word	0x08009a4d
 80099ec:	08009b11 	.word	0x08009b11
 80099f0:	08009b11 	.word	0x08009b11
 80099f4:	08009b11 	.word	0x08009b11
 80099f8:	08009a8f 	.word	0x08009a8f
 80099fc:	08009b11 	.word	0x08009b11
 8009a00:	08009b11 	.word	0x08009b11
 8009a04:	08009b11 	.word	0x08009b11
 8009a08:	08009acf 	.word	0x08009acf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	68b9      	ldr	r1, [r7, #8]
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 f966 	bl	8009ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	699a      	ldr	r2, [r3, #24]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f042 0208 	orr.w	r2, r2, #8
 8009a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	699a      	ldr	r2, [r3, #24]
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f022 0204 	bic.w	r2, r2, #4
 8009a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6999      	ldr	r1, [r3, #24]
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	691a      	ldr	r2, [r3, #16]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	430a      	orrs	r2, r1
 8009a48:	619a      	str	r2, [r3, #24]
      break;
 8009a4a:	e064      	b.n	8009b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	68b9      	ldr	r1, [r7, #8]
 8009a52:	4618      	mov	r0, r3
 8009a54:	f000 f9b6 	bl	8009dc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	699a      	ldr	r2, [r3, #24]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	699a      	ldr	r2, [r3, #24]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6999      	ldr	r1, [r3, #24]
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	021a      	lsls	r2, r3, #8
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	430a      	orrs	r2, r1
 8009a8a:	619a      	str	r2, [r3, #24]
      break;
 8009a8c:	e043      	b.n	8009b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68b9      	ldr	r1, [r7, #8]
 8009a94:	4618      	mov	r0, r3
 8009a96:	f000 fa0b 	bl	8009eb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	69da      	ldr	r2, [r3, #28]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f042 0208 	orr.w	r2, r2, #8
 8009aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	69da      	ldr	r2, [r3, #28]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f022 0204 	bic.w	r2, r2, #4
 8009ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	69d9      	ldr	r1, [r3, #28]
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	691a      	ldr	r2, [r3, #16]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	430a      	orrs	r2, r1
 8009aca:	61da      	str	r2, [r3, #28]
      break;
 8009acc:	e023      	b.n	8009b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68b9      	ldr	r1, [r7, #8]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f000 fa5f 	bl	8009f98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	69da      	ldr	r2, [r3, #28]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	69da      	ldr	r2, [r3, #28]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	69d9      	ldr	r1, [r3, #28]
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	021a      	lsls	r2, r3, #8
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	61da      	str	r2, [r3, #28]
      break;
 8009b0e:	e002      	b.n	8009b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009b10:	2301      	movs	r3, #1
 8009b12:	75fb      	strb	r3, [r7, #23]
      break;
 8009b14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3718      	adds	r7, #24
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009b30:	bf00      	nop
 8009b32:	370c      	adds	r7, #12
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b083      	sub	sp, #12
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b44:	bf00      	nop
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4e:	4770      	bx	lr

08009b50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b58:	bf00      	nop
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b083      	sub	sp, #12
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b80:	bf00      	nop
 8009b82:	370c      	adds	r7, #12
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b085      	sub	sp, #20
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a46      	ldr	r2, [pc, #280]	; (8009cb8 <TIM_Base_SetConfig+0x12c>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d013      	beq.n	8009bcc <TIM_Base_SetConfig+0x40>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009baa:	d00f      	beq.n	8009bcc <TIM_Base_SetConfig+0x40>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	4a43      	ldr	r2, [pc, #268]	; (8009cbc <TIM_Base_SetConfig+0x130>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d00b      	beq.n	8009bcc <TIM_Base_SetConfig+0x40>
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	4a42      	ldr	r2, [pc, #264]	; (8009cc0 <TIM_Base_SetConfig+0x134>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d007      	beq.n	8009bcc <TIM_Base_SetConfig+0x40>
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	4a41      	ldr	r2, [pc, #260]	; (8009cc4 <TIM_Base_SetConfig+0x138>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d003      	beq.n	8009bcc <TIM_Base_SetConfig+0x40>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	4a40      	ldr	r2, [pc, #256]	; (8009cc8 <TIM_Base_SetConfig+0x13c>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d108      	bne.n	8009bde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	685b      	ldr	r3, [r3, #4]
 8009bd8:	68fa      	ldr	r2, [r7, #12]
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a35      	ldr	r2, [pc, #212]	; (8009cb8 <TIM_Base_SetConfig+0x12c>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d02b      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bec:	d027      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	4a32      	ldr	r2, [pc, #200]	; (8009cbc <TIM_Base_SetConfig+0x130>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d023      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a31      	ldr	r2, [pc, #196]	; (8009cc0 <TIM_Base_SetConfig+0x134>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d01f      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a30      	ldr	r2, [pc, #192]	; (8009cc4 <TIM_Base_SetConfig+0x138>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d01b      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4a2f      	ldr	r2, [pc, #188]	; (8009cc8 <TIM_Base_SetConfig+0x13c>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d017      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a2e      	ldr	r2, [pc, #184]	; (8009ccc <TIM_Base_SetConfig+0x140>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d013      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a2d      	ldr	r2, [pc, #180]	; (8009cd0 <TIM_Base_SetConfig+0x144>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d00f      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a2c      	ldr	r2, [pc, #176]	; (8009cd4 <TIM_Base_SetConfig+0x148>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d00b      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	4a2b      	ldr	r2, [pc, #172]	; (8009cd8 <TIM_Base_SetConfig+0x14c>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d007      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	4a2a      	ldr	r2, [pc, #168]	; (8009cdc <TIM_Base_SetConfig+0x150>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d003      	beq.n	8009c3e <TIM_Base_SetConfig+0xb2>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	4a29      	ldr	r2, [pc, #164]	; (8009ce0 <TIM_Base_SetConfig+0x154>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d108      	bne.n	8009c50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	695b      	ldr	r3, [r3, #20]
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	689a      	ldr	r2, [r3, #8]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a10      	ldr	r2, [pc, #64]	; (8009cb8 <TIM_Base_SetConfig+0x12c>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d003      	beq.n	8009c84 <TIM_Base_SetConfig+0xf8>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a12      	ldr	r2, [pc, #72]	; (8009cc8 <TIM_Base_SetConfig+0x13c>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d103      	bne.n	8009c8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	691a      	ldr	r2, [r3, #16]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2201      	movs	r2, #1
 8009c90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	691b      	ldr	r3, [r3, #16]
 8009c96:	f003 0301 	and.w	r3, r3, #1
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	d105      	bne.n	8009caa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	f023 0201 	bic.w	r2, r3, #1
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	611a      	str	r2, [r3, #16]
  }
}
 8009caa:	bf00      	nop
 8009cac:	3714      	adds	r7, #20
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr
 8009cb6:	bf00      	nop
 8009cb8:	40010000 	.word	0x40010000
 8009cbc:	40000400 	.word	0x40000400
 8009cc0:	40000800 	.word	0x40000800
 8009cc4:	40000c00 	.word	0x40000c00
 8009cc8:	40010400 	.word	0x40010400
 8009ccc:	40014000 	.word	0x40014000
 8009cd0:	40014400 	.word	0x40014400
 8009cd4:	40014800 	.word	0x40014800
 8009cd8:	40001800 	.word	0x40001800
 8009cdc:	40001c00 	.word	0x40001c00
 8009ce0:	40002000 	.word	0x40002000

08009ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b087      	sub	sp, #28
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a1b      	ldr	r3, [r3, #32]
 8009cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6a1b      	ldr	r3, [r3, #32]
 8009cf8:	f023 0201 	bic.w	r2, r3, #1
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	699b      	ldr	r3, [r3, #24]
 8009d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f023 0303 	bic.w	r3, r3, #3
 8009d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f023 0302 	bic.w	r3, r3, #2
 8009d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	697a      	ldr	r2, [r7, #20]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a20      	ldr	r2, [pc, #128]	; (8009dbc <TIM_OC1_SetConfig+0xd8>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d003      	beq.n	8009d48 <TIM_OC1_SetConfig+0x64>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	4a1f      	ldr	r2, [pc, #124]	; (8009dc0 <TIM_OC1_SetConfig+0xdc>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d10c      	bne.n	8009d62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	f023 0308 	bic.w	r3, r3, #8
 8009d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	697a      	ldr	r2, [r7, #20]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	f023 0304 	bic.w	r3, r3, #4
 8009d60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a15      	ldr	r2, [pc, #84]	; (8009dbc <TIM_OC1_SetConfig+0xd8>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d003      	beq.n	8009d72 <TIM_OC1_SetConfig+0x8e>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a14      	ldr	r2, [pc, #80]	; (8009dc0 <TIM_OC1_SetConfig+0xdc>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d111      	bne.n	8009d96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	695b      	ldr	r3, [r3, #20]
 8009d86:	693a      	ldr	r2, [r7, #16]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	693a      	ldr	r2, [r7, #16]
 8009d92:	4313      	orrs	r3, r2
 8009d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	693a      	ldr	r2, [r7, #16]
 8009d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	68fa      	ldr	r2, [r7, #12]
 8009da0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	685a      	ldr	r2, [r3, #4]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	697a      	ldr	r2, [r7, #20]
 8009dae:	621a      	str	r2, [r3, #32]
}
 8009db0:	bf00      	nop
 8009db2:	371c      	adds	r7, #28
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	40010000 	.word	0x40010000
 8009dc0:	40010400 	.word	0x40010400

08009dc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b087      	sub	sp, #28
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a1b      	ldr	r3, [r3, #32]
 8009dd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6a1b      	ldr	r3, [r3, #32]
 8009dd8:	f023 0210 	bic.w	r2, r3, #16
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	021b      	lsls	r3, r3, #8
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	f023 0320 	bic.w	r3, r3, #32
 8009e0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	011b      	lsls	r3, r3, #4
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a22      	ldr	r2, [pc, #136]	; (8009ea8 <TIM_OC2_SetConfig+0xe4>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d003      	beq.n	8009e2c <TIM_OC2_SetConfig+0x68>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a21      	ldr	r2, [pc, #132]	; (8009eac <TIM_OC2_SetConfig+0xe8>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d10d      	bne.n	8009e48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	011b      	lsls	r3, r3, #4
 8009e3a:	697a      	ldr	r2, [r7, #20]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	4a17      	ldr	r2, [pc, #92]	; (8009ea8 <TIM_OC2_SetConfig+0xe4>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d003      	beq.n	8009e58 <TIM_OC2_SetConfig+0x94>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	4a16      	ldr	r2, [pc, #88]	; (8009eac <TIM_OC2_SetConfig+0xe8>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d113      	bne.n	8009e80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	695b      	ldr	r3, [r3, #20]
 8009e6c:	009b      	lsls	r3, r3, #2
 8009e6e:	693a      	ldr	r2, [r7, #16]
 8009e70:	4313      	orrs	r3, r2
 8009e72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	693a      	ldr	r2, [r7, #16]
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	693a      	ldr	r2, [r7, #16]
 8009e84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	68fa      	ldr	r2, [r7, #12]
 8009e8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	685a      	ldr	r2, [r3, #4]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	621a      	str	r2, [r3, #32]
}
 8009e9a:	bf00      	nop
 8009e9c:	371c      	adds	r7, #28
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr
 8009ea6:	bf00      	nop
 8009ea8:	40010000 	.word	0x40010000
 8009eac:	40010400 	.word	0x40010400

08009eb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b087      	sub	sp, #28
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6a1b      	ldr	r3, [r3, #32]
 8009ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a1b      	ldr	r3, [r3, #32]
 8009ec4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f023 0303 	bic.w	r3, r3, #3
 8009ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	021b      	lsls	r3, r3, #8
 8009f00:	697a      	ldr	r2, [r7, #20]
 8009f02:	4313      	orrs	r3, r2
 8009f04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a21      	ldr	r2, [pc, #132]	; (8009f90 <TIM_OC3_SetConfig+0xe0>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d003      	beq.n	8009f16 <TIM_OC3_SetConfig+0x66>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	4a20      	ldr	r2, [pc, #128]	; (8009f94 <TIM_OC3_SetConfig+0xe4>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d10d      	bne.n	8009f32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009f1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	021b      	lsls	r3, r3, #8
 8009f24:	697a      	ldr	r2, [r7, #20]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4a16      	ldr	r2, [pc, #88]	; (8009f90 <TIM_OC3_SetConfig+0xe0>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d003      	beq.n	8009f42 <TIM_OC3_SetConfig+0x92>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4a15      	ldr	r2, [pc, #84]	; (8009f94 <TIM_OC3_SetConfig+0xe4>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d113      	bne.n	8009f6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	011b      	lsls	r3, r3, #4
 8009f58:	693a      	ldr	r2, [r7, #16]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	699b      	ldr	r3, [r3, #24]
 8009f62:	011b      	lsls	r3, r3, #4
 8009f64:	693a      	ldr	r2, [r7, #16]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	693a      	ldr	r2, [r7, #16]
 8009f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	68fa      	ldr	r2, [r7, #12]
 8009f74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	685a      	ldr	r2, [r3, #4]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	697a      	ldr	r2, [r7, #20]
 8009f82:	621a      	str	r2, [r3, #32]
}
 8009f84:	bf00      	nop
 8009f86:	371c      	adds	r7, #28
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr
 8009f90:	40010000 	.word	0x40010000
 8009f94:	40010400 	.word	0x40010400

08009f98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b087      	sub	sp, #28
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6a1b      	ldr	r3, [r3, #32]
 8009fa6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6a1b      	ldr	r3, [r3, #32]
 8009fac:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	69db      	ldr	r3, [r3, #28]
 8009fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	021b      	lsls	r3, r3, #8
 8009fd6:	68fa      	ldr	r2, [r7, #12]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fe2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	689b      	ldr	r3, [r3, #8]
 8009fe8:	031b      	lsls	r3, r3, #12
 8009fea:	693a      	ldr	r2, [r7, #16]
 8009fec:	4313      	orrs	r3, r2
 8009fee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	4a12      	ldr	r2, [pc, #72]	; (800a03c <TIM_OC4_SetConfig+0xa4>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d003      	beq.n	800a000 <TIM_OC4_SetConfig+0x68>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	4a11      	ldr	r2, [pc, #68]	; (800a040 <TIM_OC4_SetConfig+0xa8>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d109      	bne.n	800a014 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a006:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	695b      	ldr	r3, [r3, #20]
 800a00c:	019b      	lsls	r3, r3, #6
 800a00e:	697a      	ldr	r2, [r7, #20]
 800a010:	4313      	orrs	r3, r2
 800a012:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	697a      	ldr	r2, [r7, #20]
 800a018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	685a      	ldr	r2, [r3, #4]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	693a      	ldr	r2, [r7, #16]
 800a02c:	621a      	str	r2, [r3, #32]
}
 800a02e:	bf00      	nop
 800a030:	371c      	adds	r7, #28
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr
 800a03a:	bf00      	nop
 800a03c:	40010000 	.word	0x40010000
 800a040:	40010400 	.word	0x40010400

0800a044 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a044:	b480      	push	{r7}
 800a046:	b087      	sub	sp, #28
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	f003 031f 	and.w	r3, r3, #31
 800a056:	2201      	movs	r2, #1
 800a058:	fa02 f303 	lsl.w	r3, r2, r3
 800a05c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6a1a      	ldr	r2, [r3, #32]
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	43db      	mvns	r3, r3
 800a066:	401a      	ands	r2, r3
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	6a1a      	ldr	r2, [r3, #32]
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	f003 031f 	and.w	r3, r3, #31
 800a076:	6879      	ldr	r1, [r7, #4]
 800a078:	fa01 f303 	lsl.w	r3, r1, r3
 800a07c:	431a      	orrs	r2, r3
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	621a      	str	r2, [r3, #32]
}
 800a082:	bf00      	nop
 800a084:	371c      	adds	r7, #28
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr
	...

0800a090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d101      	bne.n	800a0a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a0a4:	2302      	movs	r3, #2
 800a0a6:	e05a      	b.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2202      	movs	r2, #2
 800a0b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a21      	ldr	r2, [pc, #132]	; (800a16c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d022      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0f4:	d01d      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a1d      	ldr	r2, [pc, #116]	; (800a170 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d018      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a1b      	ldr	r2, [pc, #108]	; (800a174 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d013      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a1a      	ldr	r2, [pc, #104]	; (800a178 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d00e      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a18      	ldr	r2, [pc, #96]	; (800a17c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d009      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a17      	ldr	r2, [pc, #92]	; (800a180 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d004      	beq.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a15      	ldr	r2, [pc, #84]	; (800a184 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d10c      	bne.n	800a14c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a138:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	68ba      	ldr	r2, [r7, #8]
 800a140:	4313      	orrs	r3, r2
 800a142:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	68ba      	ldr	r2, [r7, #8]
 800a14a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2201      	movs	r2, #1
 800a150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2200      	movs	r2, #0
 800a158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a15c:	2300      	movs	r3, #0
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	40010000 	.word	0x40010000
 800a170:	40000400 	.word	0x40000400
 800a174:	40000800 	.word	0x40000800
 800a178:	40000c00 	.word	0x40000c00
 800a17c:	40010400 	.word	0x40010400
 800a180:	40014000 	.word	0x40014000
 800a184:	40001800 	.word	0x40001800

0800a188 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a192:	2300      	movs	r3, #0
 800a194:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d101      	bne.n	800a1a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	e03d      	b.n	800a220 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	68db      	ldr	r3, [r3, #12]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	691b      	ldr	r3, [r3, #16]
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	695b      	ldr	r3, [r3, #20]
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	69db      	ldr	r3, [r3, #28]
 800a20a:	4313      	orrs	r3, r2
 800a20c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a21e:	2300      	movs	r3, #0
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a234:	bf00      	nop
 800a236:	370c      	adds	r7, #12
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr

0800a240 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a248:	bf00      	nop
 800a24a:	370c      	adds	r7, #12
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr

0800a254 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d101      	bne.n	800a266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a262:	2301      	movs	r3, #1
 800a264:	e042      	b.n	800a2ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d106      	bne.n	800a280 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7f9 f9bc 	bl	80035f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2224      	movs	r2, #36	; 0x24
 800a284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	68da      	ldr	r2, [r3, #12]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a296:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 fdbd 	bl	800ae18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	691a      	ldr	r2, [r3, #16]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a2ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	695a      	ldr	r2, [r3, #20]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a2bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	68da      	ldr	r2, [r3, #12]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a2cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2220      	movs	r2, #32
 800a2d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2220      	movs	r2, #32
 800a2e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3708      	adds	r7, #8
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b08a      	sub	sp, #40	; 0x28
 800a2f8:	af02      	add	r7, sp, #8
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	603b      	str	r3, [r7, #0]
 800a300:	4613      	mov	r3, r2
 800a302:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a304:	2300      	movs	r3, #0
 800a306:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	2b20      	cmp	r3, #32
 800a312:	d175      	bne.n	800a400 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d002      	beq.n	800a320 <HAL_UART_Transmit+0x2c>
 800a31a:	88fb      	ldrh	r3, [r7, #6]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d101      	bne.n	800a324 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a320:	2301      	movs	r3, #1
 800a322:	e06e      	b.n	800a402 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2200      	movs	r2, #0
 800a328:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	2221      	movs	r2, #33	; 0x21
 800a32e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a332:	f7fc f8af 	bl	8006494 <HAL_GetTick>
 800a336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	88fa      	ldrh	r2, [r7, #6]
 800a33c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	88fa      	ldrh	r2, [r7, #6]
 800a342:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a34c:	d108      	bne.n	800a360 <HAL_UART_Transmit+0x6c>
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	691b      	ldr	r3, [r3, #16]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d104      	bne.n	800a360 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a356:	2300      	movs	r3, #0
 800a358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	61bb      	str	r3, [r7, #24]
 800a35e:	e003      	b.n	800a368 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a364:	2300      	movs	r3, #0
 800a366:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a368:	e02e      	b.n	800a3c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	9300      	str	r3, [sp, #0]
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2200      	movs	r2, #0
 800a372:	2180      	movs	r1, #128	; 0x80
 800a374:	68f8      	ldr	r0, [r7, #12]
 800a376:	f000 fb1f 	bl	800a9b8 <UART_WaitOnFlagUntilTimeout>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d005      	beq.n	800a38c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	2220      	movs	r2, #32
 800a384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800a388:	2303      	movs	r3, #3
 800a38a:	e03a      	b.n	800a402 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d10b      	bne.n	800a3aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	881b      	ldrh	r3, [r3, #0]
 800a396:	461a      	mov	r2, r3
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	3302      	adds	r3, #2
 800a3a6:	61bb      	str	r3, [r7, #24]
 800a3a8:	e007      	b.n	800a3ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a3aa:	69fb      	ldr	r3, [r7, #28]
 800a3ac:	781a      	ldrb	r2, [r3, #0]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	b29a      	uxth	r2, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1cb      	bne.n	800a36a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	9300      	str	r3, [sp, #0]
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	2140      	movs	r1, #64	; 0x40
 800a3dc:	68f8      	ldr	r0, [r7, #12]
 800a3de:	f000 faeb 	bl	800a9b8 <UART_WaitOnFlagUntilTimeout>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d005      	beq.n	800a3f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2220      	movs	r2, #32
 800a3ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	e006      	b.n	800a402 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	e000      	b.n	800a402 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a400:	2302      	movs	r3, #2
  }
}
 800a402:	4618      	mov	r0, r3
 800a404:	3720      	adds	r7, #32
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a40a:	b580      	push	{r7, lr}
 800a40c:	b084      	sub	sp, #16
 800a40e:	af00      	add	r7, sp, #0
 800a410:	60f8      	str	r0, [r7, #12]
 800a412:	60b9      	str	r1, [r7, #8]
 800a414:	4613      	mov	r3, r2
 800a416:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	2b20      	cmp	r3, #32
 800a422:	d112      	bne.n	800a44a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d002      	beq.n	800a430 <HAL_UART_Receive_IT+0x26>
 800a42a:	88fb      	ldrh	r3, [r7, #6]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d101      	bne.n	800a434 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	e00b      	b.n	800a44c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2200      	movs	r2, #0
 800a438:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a43a:	88fb      	ldrh	r3, [r7, #6]
 800a43c:	461a      	mov	r2, r3
 800a43e:	68b9      	ldr	r1, [r7, #8]
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f000 fb12 	bl	800aa6a <UART_Start_Receive_IT>
 800a446:	4603      	mov	r3, r0
 800a448:	e000      	b.n	800a44c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a44a:	2302      	movs	r3, #2
  }
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3710      	adds	r7, #16
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}

0800a454 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b0ba      	sub	sp, #232	; 0xe8
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68db      	ldr	r3, [r3, #12]
 800a46c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	695b      	ldr	r3, [r3, #20]
 800a476:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a47a:	2300      	movs	r3, #0
 800a47c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a480:	2300      	movs	r3, #0
 800a482:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a48a:	f003 030f 	and.w	r3, r3, #15
 800a48e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a492:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a496:	2b00      	cmp	r3, #0
 800a498:	d10f      	bne.n	800a4ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a49a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a49e:	f003 0320 	and.w	r3, r3, #32
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d009      	beq.n	800a4ba <HAL_UART_IRQHandler+0x66>
 800a4a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4aa:	f003 0320 	and.w	r3, r3, #32
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d003      	beq.n	800a4ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 fbf2 	bl	800ac9c <UART_Receive_IT>
      return;
 800a4b8:	e25b      	b.n	800a972 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a4ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f000 80de 	beq.w	800a680 <HAL_UART_IRQHandler+0x22c>
 800a4c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4c8:	f003 0301 	and.w	r3, r3, #1
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d106      	bne.n	800a4de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a4d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f000 80d1 	beq.w	800a680 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a4de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00b      	beq.n	800a502 <HAL_UART_IRQHandler+0xae>
 800a4ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d005      	beq.n	800a502 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4fa:	f043 0201 	orr.w	r2, r3, #1
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a506:	f003 0304 	and.w	r3, r3, #4
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00b      	beq.n	800a526 <HAL_UART_IRQHandler+0xd2>
 800a50e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a512:	f003 0301 	and.w	r3, r3, #1
 800a516:	2b00      	cmp	r3, #0
 800a518:	d005      	beq.n	800a526 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a51e:	f043 0202 	orr.w	r2, r3, #2
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a52a:	f003 0302 	and.w	r3, r3, #2
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d00b      	beq.n	800a54a <HAL_UART_IRQHandler+0xf6>
 800a532:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a536:	f003 0301 	and.w	r3, r3, #1
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d005      	beq.n	800a54a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a542:	f043 0204 	orr.w	r2, r3, #4
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a54a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a54e:	f003 0308 	and.w	r3, r3, #8
 800a552:	2b00      	cmp	r3, #0
 800a554:	d011      	beq.n	800a57a <HAL_UART_IRQHandler+0x126>
 800a556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a55a:	f003 0320 	and.w	r3, r3, #32
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d105      	bne.n	800a56e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a562:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a566:	f003 0301 	and.w	r3, r3, #1
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d005      	beq.n	800a57a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a572:	f043 0208 	orr.w	r2, r3, #8
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a57e:	2b00      	cmp	r3, #0
 800a580:	f000 81f2 	beq.w	800a968 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a588:	f003 0320 	and.w	r3, r3, #32
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d008      	beq.n	800a5a2 <HAL_UART_IRQHandler+0x14e>
 800a590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a594:	f003 0320 	and.w	r3, r3, #32
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d002      	beq.n	800a5a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f000 fb7d 	bl	800ac9c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	695b      	ldr	r3, [r3, #20]
 800a5a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ac:	2b40      	cmp	r3, #64	; 0x40
 800a5ae:	bf0c      	ite	eq
 800a5b0:	2301      	moveq	r3, #1
 800a5b2:	2300      	movne	r3, #0
 800a5b4:	b2db      	uxtb	r3, r3
 800a5b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5be:	f003 0308 	and.w	r3, r3, #8
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d103      	bne.n	800a5ce <HAL_UART_IRQHandler+0x17a>
 800a5c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d04f      	beq.n	800a66e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 fa85 	bl	800aade <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5de:	2b40      	cmp	r3, #64	; 0x40
 800a5e0:	d141      	bne.n	800a666 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	3314      	adds	r3, #20
 800a5e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a5f0:	e853 3f00 	ldrex	r3, [r3]
 800a5f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a5f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a5fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a600:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	3314      	adds	r3, #20
 800a60a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a60e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a612:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a616:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a61a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a61e:	e841 2300 	strex	r3, r2, [r1]
 800a622:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a626:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d1d9      	bne.n	800a5e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a632:	2b00      	cmp	r3, #0
 800a634:	d013      	beq.n	800a65e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a63a:	4a7e      	ldr	r2, [pc, #504]	; (800a834 <HAL_UART_IRQHandler+0x3e0>)
 800a63c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a642:	4618      	mov	r0, r3
 800a644:	f7fc fb39 	bl	8006cba <HAL_DMA_Abort_IT>
 800a648:	4603      	mov	r3, r0
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d016      	beq.n	800a67c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a658:	4610      	mov	r0, r2
 800a65a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a65c:	e00e      	b.n	800a67c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 f994 	bl	800a98c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a664:	e00a      	b.n	800a67c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f990 	bl	800a98c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a66c:	e006      	b.n	800a67c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f98c 	bl	800a98c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2200      	movs	r2, #0
 800a678:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800a67a:	e175      	b.n	800a968 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a67c:	bf00      	nop
    return;
 800a67e:	e173      	b.n	800a968 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a684:	2b01      	cmp	r3, #1
 800a686:	f040 814f 	bne.w	800a928 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a68a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a68e:	f003 0310 	and.w	r3, r3, #16
 800a692:	2b00      	cmp	r3, #0
 800a694:	f000 8148 	beq.w	800a928 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a69c:	f003 0310 	and.w	r3, r3, #16
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 8141 	beq.w	800a928 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	60bb      	str	r3, [r7, #8]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	60bb      	str	r3, [r7, #8]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	60bb      	str	r3, [r7, #8]
 800a6ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	695b      	ldr	r3, [r3, #20]
 800a6c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c6:	2b40      	cmp	r3, #64	; 0x40
 800a6c8:	f040 80b6 	bne.w	800a838 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a6d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f000 8145 	beq.w	800a96c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a6e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	f080 813e 	bcs.w	800a96c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a6f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6fc:	69db      	ldr	r3, [r3, #28]
 800a6fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a702:	f000 8088 	beq.w	800a816 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	330c      	adds	r3, #12
 800a70c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a710:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a714:	e853 3f00 	ldrex	r3, [r3]
 800a718:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a71c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a724:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	330c      	adds	r3, #12
 800a72e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a732:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a736:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a73a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a73e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a742:	e841 2300 	strex	r3, r2, [r1]
 800a746:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a74a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1d9      	bne.n	800a706 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	3314      	adds	r3, #20
 800a758:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a75a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a75c:	e853 3f00 	ldrex	r3, [r3]
 800a760:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a762:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a764:	f023 0301 	bic.w	r3, r3, #1
 800a768:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	3314      	adds	r3, #20
 800a772:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a776:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a77a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a77c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a77e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a782:	e841 2300 	strex	r3, r2, [r1]
 800a786:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a788:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d1e1      	bne.n	800a752 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	3314      	adds	r3, #20
 800a794:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a796:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a798:	e853 3f00 	ldrex	r3, [r3]
 800a79c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a79e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a7a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	3314      	adds	r3, #20
 800a7ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a7b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a7b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a7b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a7ba:	e841 2300 	strex	r3, r2, [r1]
 800a7be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a7c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d1e3      	bne.n	800a78e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2220      	movs	r2, #32
 800a7ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	330c      	adds	r3, #12
 800a7da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7de:	e853 3f00 	ldrex	r3, [r3]
 800a7e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a7e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7e6:	f023 0310 	bic.w	r3, r3, #16
 800a7ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	330c      	adds	r3, #12
 800a7f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a7f8:	65ba      	str	r2, [r7, #88]	; 0x58
 800a7fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a7fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a800:	e841 2300 	strex	r3, r2, [r1]
 800a804:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a806:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d1e3      	bne.n	800a7d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a810:	4618      	mov	r0, r3
 800a812:	f7fc f9e2 	bl	8006bda <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2202      	movs	r2, #2
 800a81a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a824:	b29b      	uxth	r3, r3
 800a826:	1ad3      	subs	r3, r2, r3
 800a828:	b29b      	uxth	r3, r3
 800a82a:	4619      	mov	r1, r3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 f8b7 	bl	800a9a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a832:	e09b      	b.n	800a96c <HAL_UART_IRQHandler+0x518>
 800a834:	0800aba5 	.word	0x0800aba5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a840:	b29b      	uxth	r3, r3
 800a842:	1ad3      	subs	r3, r2, r3
 800a844:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	2b00      	cmp	r3, #0
 800a850:	f000 808e 	beq.w	800a970 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a854:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a858:	2b00      	cmp	r3, #0
 800a85a:	f000 8089 	beq.w	800a970 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	330c      	adds	r3, #12
 800a864:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a868:	e853 3f00 	ldrex	r3, [r3]
 800a86c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a86e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a870:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a874:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	330c      	adds	r3, #12
 800a87e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a882:	647a      	str	r2, [r7, #68]	; 0x44
 800a884:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a886:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a888:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a88a:	e841 2300 	strex	r3, r2, [r1]
 800a88e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a892:	2b00      	cmp	r3, #0
 800a894:	d1e3      	bne.n	800a85e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	3314      	adds	r3, #20
 800a89c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a89e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a0:	e853 3f00 	ldrex	r3, [r3]
 800a8a4:	623b      	str	r3, [r7, #32]
   return(result);
 800a8a6:	6a3b      	ldr	r3, [r7, #32]
 800a8a8:	f023 0301 	bic.w	r3, r3, #1
 800a8ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	3314      	adds	r3, #20
 800a8b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a8ba:	633a      	str	r2, [r7, #48]	; 0x30
 800a8bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a8c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8c2:	e841 2300 	strex	r3, r2, [r1]
 800a8c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1e3      	bne.n	800a896 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2220      	movs	r2, #32
 800a8d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	330c      	adds	r3, #12
 800a8e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	e853 3f00 	ldrex	r3, [r3]
 800a8ea:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f023 0310 	bic.w	r3, r3, #16
 800a8f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	330c      	adds	r3, #12
 800a8fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a900:	61fa      	str	r2, [r7, #28]
 800a902:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a904:	69b9      	ldr	r1, [r7, #24]
 800a906:	69fa      	ldr	r2, [r7, #28]
 800a908:	e841 2300 	strex	r3, r2, [r1]
 800a90c:	617b      	str	r3, [r7, #20]
   return(result);
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d1e3      	bne.n	800a8dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2202      	movs	r2, #2
 800a918:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a91a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a91e:	4619      	mov	r1, r3
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 f83d 	bl	800a9a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a926:	e023      	b.n	800a970 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a92c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a930:	2b00      	cmp	r3, #0
 800a932:	d009      	beq.n	800a948 <HAL_UART_IRQHandler+0x4f4>
 800a934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d003      	beq.n	800a948 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 f943 	bl	800abcc <UART_Transmit_IT>
    return;
 800a946:	e014      	b.n	800a972 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a94c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00e      	beq.n	800a972 <HAL_UART_IRQHandler+0x51e>
 800a954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d008      	beq.n	800a972 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f000 f983 	bl	800ac6c <UART_EndTransmit_IT>
    return;
 800a966:	e004      	b.n	800a972 <HAL_UART_IRQHandler+0x51e>
    return;
 800a968:	bf00      	nop
 800a96a:	e002      	b.n	800a972 <HAL_UART_IRQHandler+0x51e>
      return;
 800a96c:	bf00      	nop
 800a96e:	e000      	b.n	800a972 <HAL_UART_IRQHandler+0x51e>
      return;
 800a970:	bf00      	nop
  }
}
 800a972:	37e8      	adds	r7, #232	; 0xe8
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a978:	b480      	push	{r7}
 800a97a:	b083      	sub	sp, #12
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a980:	bf00      	nop
 800a982:	370c      	adds	r7, #12
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a994:	bf00      	nop
 800a996:	370c      	adds	r7, #12
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	460b      	mov	r3, r1
 800a9aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a9ac:	bf00      	nop
 800a9ae:	370c      	adds	r7, #12
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b6:	4770      	bx	lr

0800a9b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b086      	sub	sp, #24
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	60f8      	str	r0, [r7, #12]
 800a9c0:	60b9      	str	r1, [r7, #8]
 800a9c2:	603b      	str	r3, [r7, #0]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9c8:	e03b      	b.n	800aa42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9ca:	6a3b      	ldr	r3, [r7, #32]
 800a9cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d0:	d037      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9d2:	f7fb fd5f 	bl	8006494 <HAL_GetTick>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	6a3a      	ldr	r2, [r7, #32]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d302      	bcc.n	800a9e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a9e2:	6a3b      	ldr	r3, [r7, #32]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d101      	bne.n	800a9ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	e03a      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	f003 0304 	and.w	r3, r3, #4
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d023      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	2b80      	cmp	r3, #128	; 0x80
 800a9fe:	d020      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0x8a>
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	2b40      	cmp	r3, #64	; 0x40
 800aa04:	d01d      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f003 0308 	and.w	r3, r3, #8
 800aa10:	2b08      	cmp	r3, #8
 800aa12:	d116      	bne.n	800aa42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800aa14:	2300      	movs	r3, #0
 800aa16:	617b      	str	r3, [r7, #20]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	617b      	str	r3, [r7, #20]
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	617b      	str	r3, [r7, #20]
 800aa28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa2a:	68f8      	ldr	r0, [r7, #12]
 800aa2c:	f000 f857 	bl	800aade <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2208      	movs	r2, #8
 800aa34:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e00f      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	681a      	ldr	r2, [r3, #0]
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	68ba      	ldr	r2, [r7, #8]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	bf0c      	ite	eq
 800aa52:	2301      	moveq	r3, #1
 800aa54:	2300      	movne	r3, #0
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	461a      	mov	r2, r3
 800aa5a:	79fb      	ldrb	r3, [r7, #7]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	d0b4      	beq.n	800a9ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa60:	2300      	movs	r3, #0
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3718      	adds	r7, #24
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}

0800aa6a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa6a:	b480      	push	{r7}
 800aa6c:	b085      	sub	sp, #20
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	60f8      	str	r0, [r7, #12]
 800aa72:	60b9      	str	r1, [r7, #8]
 800aa74:	4613      	mov	r3, r2
 800aa76:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	88fa      	ldrh	r2, [r7, #6]
 800aa82:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	88fa      	ldrh	r2, [r7, #6]
 800aa88:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2222      	movs	r2, #34	; 0x22
 800aa94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	691b      	ldr	r3, [r3, #16]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d007      	beq.n	800aab0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68da      	ldr	r2, [r3, #12]
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aaae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	695a      	ldr	r2, [r3, #20]
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f042 0201 	orr.w	r2, r2, #1
 800aabe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68da      	ldr	r2, [r3, #12]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f042 0220 	orr.w	r2, r2, #32
 800aace:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aad0:	2300      	movs	r3, #0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3714      	adds	r7, #20
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr

0800aade <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aade:	b480      	push	{r7}
 800aae0:	b095      	sub	sp, #84	; 0x54
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	330c      	adds	r3, #12
 800aaec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aaf0:	e853 3f00 	ldrex	r3, [r3]
 800aaf4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aaf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aafc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	330c      	adds	r3, #12
 800ab04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab06:	643a      	str	r2, [r7, #64]	; 0x40
 800ab08:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab0a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab0c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab0e:	e841 2300 	strex	r3, r2, [r1]
 800ab12:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d1e5      	bne.n	800aae6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	3314      	adds	r3, #20
 800ab20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab22:	6a3b      	ldr	r3, [r7, #32]
 800ab24:	e853 3f00 	ldrex	r3, [r3]
 800ab28:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab2a:	69fb      	ldr	r3, [r7, #28]
 800ab2c:	f023 0301 	bic.w	r3, r3, #1
 800ab30:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3314      	adds	r3, #20
 800ab38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab3c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ab40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab42:	e841 2300 	strex	r3, r2, [r1]
 800ab46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d1e5      	bne.n	800ab1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab52:	2b01      	cmp	r3, #1
 800ab54:	d119      	bne.n	800ab8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	330c      	adds	r3, #12
 800ab5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	e853 3f00 	ldrex	r3, [r3]
 800ab64:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	f023 0310 	bic.w	r3, r3, #16
 800ab6c:	647b      	str	r3, [r7, #68]	; 0x44
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	330c      	adds	r3, #12
 800ab74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab76:	61ba      	str	r2, [r7, #24]
 800ab78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7a:	6979      	ldr	r1, [r7, #20]
 800ab7c:	69ba      	ldr	r2, [r7, #24]
 800ab7e:	e841 2300 	strex	r3, r2, [r1]
 800ab82:	613b      	str	r3, [r7, #16]
   return(result);
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d1e5      	bne.n	800ab56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2220      	movs	r2, #32
 800ab8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2200      	movs	r2, #0
 800ab96:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ab98:	bf00      	nop
 800ab9a:	3754      	adds	r7, #84	; 0x54
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr

0800aba4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2200      	movs	r2, #0
 800abb6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2200      	movs	r2, #0
 800abbc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abbe:	68f8      	ldr	r0, [r7, #12]
 800abc0:	f7ff fee4 	bl	800a98c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abc4:	bf00      	nop
 800abc6:	3710      	adds	r7, #16
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}

0800abcc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800abcc:	b480      	push	{r7}
 800abce:	b085      	sub	sp, #20
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800abda:	b2db      	uxtb	r3, r3
 800abdc:	2b21      	cmp	r3, #33	; 0x21
 800abde:	d13e      	bne.n	800ac5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	689b      	ldr	r3, [r3, #8]
 800abe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abe8:	d114      	bne.n	800ac14 <UART_Transmit_IT+0x48>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	691b      	ldr	r3, [r3, #16]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d110      	bne.n	800ac14 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6a1b      	ldr	r3, [r3, #32]
 800abf6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	881b      	ldrh	r3, [r3, #0]
 800abfc:	461a      	mov	r2, r3
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6a1b      	ldr	r3, [r3, #32]
 800ac0c:	1c9a      	adds	r2, r3, #2
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	621a      	str	r2, [r3, #32]
 800ac12:	e008      	b.n	800ac26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6a1b      	ldr	r3, [r3, #32]
 800ac18:	1c59      	adds	r1, r3, #1
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	6211      	str	r1, [r2, #32]
 800ac1e:	781a      	ldrb	r2, [r3, #0]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac2a:	b29b      	uxth	r3, r3
 800ac2c:	3b01      	subs	r3, #1
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	687a      	ldr	r2, [r7, #4]
 800ac32:	4619      	mov	r1, r3
 800ac34:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10f      	bne.n	800ac5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	68da      	ldr	r2, [r3, #12]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ac48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68da      	ldr	r2, [r3, #12]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	e000      	b.n	800ac60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ac5e:	2302      	movs	r3, #2
  }
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3714      	adds	r7, #20
 800ac64:	46bd      	mov	sp, r7
 800ac66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6a:	4770      	bx	lr

0800ac6c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b082      	sub	sp, #8
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68da      	ldr	r2, [r3, #12]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac82:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2220      	movs	r2, #32
 800ac88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f7ff fe73 	bl	800a978 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ac92:	2300      	movs	r3, #0
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}

0800ac9c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b08c      	sub	sp, #48	; 0x30
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	2b22      	cmp	r3, #34	; 0x22
 800acae:	f040 80ae 	bne.w	800ae0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	689b      	ldr	r3, [r3, #8]
 800acb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acba:	d117      	bne.n	800acec <UART_Receive_IT+0x50>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d113      	bne.n	800acec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800acc4:	2300      	movs	r3, #0
 800acc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800accc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	b29b      	uxth	r3, r3
 800acd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acda:	b29a      	uxth	r2, r3
 800acdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acde:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace4:	1c9a      	adds	r2, r3, #2
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	629a      	str	r2, [r3, #40]	; 0x28
 800acea:	e026      	b.n	800ad3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acf0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800acf2:	2300      	movs	r3, #0
 800acf4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	689b      	ldr	r3, [r3, #8]
 800acfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acfe:	d007      	beq.n	800ad10 <UART_Receive_IT+0x74>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	689b      	ldr	r3, [r3, #8]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d10a      	bne.n	800ad1e <UART_Receive_IT+0x82>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	691b      	ldr	r3, [r3, #16]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d106      	bne.n	800ad1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	b2da      	uxtb	r2, r3
 800ad18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1a:	701a      	strb	r2, [r3, #0]
 800ad1c:	e008      	b.n	800ad30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad2a:	b2da      	uxtb	r2, r3
 800ad2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad34:	1c5a      	adds	r2, r3, #1
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	3b01      	subs	r3, #1
 800ad42:	b29b      	uxth	r3, r3
 800ad44:	687a      	ldr	r2, [r7, #4]
 800ad46:	4619      	mov	r1, r3
 800ad48:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d15d      	bne.n	800ae0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	68da      	ldr	r2, [r3, #12]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f022 0220 	bic.w	r2, r2, #32
 800ad5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	68da      	ldr	r2, [r3, #12]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ad6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	695a      	ldr	r2, [r3, #20]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f022 0201 	bic.w	r2, r2, #1
 800ad7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2220      	movs	r2, #32
 800ad82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	d135      	bne.n	800ae00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2200      	movs	r2, #0
 800ad98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	330c      	adds	r3, #12
 800ada0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	e853 3f00 	ldrex	r3, [r3]
 800ada8:	613b      	str	r3, [r7, #16]
   return(result);
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	f023 0310 	bic.w	r3, r3, #16
 800adb0:	627b      	str	r3, [r7, #36]	; 0x24
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	330c      	adds	r3, #12
 800adb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adba:	623a      	str	r2, [r7, #32]
 800adbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adbe:	69f9      	ldr	r1, [r7, #28]
 800adc0:	6a3a      	ldr	r2, [r7, #32]
 800adc2:	e841 2300 	strex	r3, r2, [r1]
 800adc6:	61bb      	str	r3, [r7, #24]
   return(result);
 800adc8:	69bb      	ldr	r3, [r7, #24]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1e5      	bne.n	800ad9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f003 0310 	and.w	r3, r3, #16
 800add8:	2b10      	cmp	r3, #16
 800adda:	d10a      	bne.n	800adf2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800addc:	2300      	movs	r3, #0
 800adde:	60fb      	str	r3, [r7, #12]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	60fb      	str	r3, [r7, #12]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	60fb      	str	r3, [r7, #12]
 800adf0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800adf6:	4619      	mov	r1, r3
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f7ff fdd1 	bl	800a9a0 <HAL_UARTEx_RxEventCallback>
 800adfe:	e002      	b.n	800ae06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f7f7 ffab 	bl	8002d5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ae06:	2300      	movs	r3, #0
 800ae08:	e002      	b.n	800ae10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	e000      	b.n	800ae10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ae0e:	2302      	movs	r3, #2
  }
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3730      	adds	r7, #48	; 0x30
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae1c:	b0c0      	sub	sp, #256	; 0x100
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ae30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae34:	68d9      	ldr	r1, [r3, #12]
 800ae36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae3a:	681a      	ldr	r2, [r3, #0]
 800ae3c:	ea40 0301 	orr.w	r3, r0, r1
 800ae40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ae42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae46:	689a      	ldr	r2, [r3, #8]
 800ae48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae4c:	691b      	ldr	r3, [r3, #16]
 800ae4e:	431a      	orrs	r2, r3
 800ae50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae54:	695b      	ldr	r3, [r3, #20]
 800ae56:	431a      	orrs	r2, r3
 800ae58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae5c:	69db      	ldr	r3, [r3, #28]
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ae64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ae70:	f021 010c 	bic.w	r1, r1, #12
 800ae74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ae7e:	430b      	orrs	r3, r1
 800ae80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ae82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	695b      	ldr	r3, [r3, #20]
 800ae8a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ae8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae92:	6999      	ldr	r1, [r3, #24]
 800ae94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae98:	681a      	ldr	r2, [r3, #0]
 800ae9a:	ea40 0301 	orr.w	r3, r0, r1
 800ae9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aea4:	681a      	ldr	r2, [r3, #0]
 800aea6:	4b8f      	ldr	r3, [pc, #572]	; (800b0e4 <UART_SetConfig+0x2cc>)
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d005      	beq.n	800aeb8 <UART_SetConfig+0xa0>
 800aeac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeb0:	681a      	ldr	r2, [r3, #0]
 800aeb2:	4b8d      	ldr	r3, [pc, #564]	; (800b0e8 <UART_SetConfig+0x2d0>)
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d104      	bne.n	800aec2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800aeb8:	f7fe fa24 	bl	8009304 <HAL_RCC_GetPCLK2Freq>
 800aebc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800aec0:	e003      	b.n	800aeca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aec2:	f7fe fa0b 	bl	80092dc <HAL_RCC_GetPCLK1Freq>
 800aec6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aeca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aece:	69db      	ldr	r3, [r3, #28]
 800aed0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aed4:	f040 810c 	bne.w	800b0f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aedc:	2200      	movs	r2, #0
 800aede:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800aee2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800aee6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800aeea:	4622      	mov	r2, r4
 800aeec:	462b      	mov	r3, r5
 800aeee:	1891      	adds	r1, r2, r2
 800aef0:	65b9      	str	r1, [r7, #88]	; 0x58
 800aef2:	415b      	adcs	r3, r3
 800aef4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aef6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800aefa:	4621      	mov	r1, r4
 800aefc:	eb12 0801 	adds.w	r8, r2, r1
 800af00:	4629      	mov	r1, r5
 800af02:	eb43 0901 	adc.w	r9, r3, r1
 800af06:	f04f 0200 	mov.w	r2, #0
 800af0a:	f04f 0300 	mov.w	r3, #0
 800af0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800af12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800af16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800af1a:	4690      	mov	r8, r2
 800af1c:	4699      	mov	r9, r3
 800af1e:	4623      	mov	r3, r4
 800af20:	eb18 0303 	adds.w	r3, r8, r3
 800af24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800af28:	462b      	mov	r3, r5
 800af2a:	eb49 0303 	adc.w	r3, r9, r3
 800af2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800af32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af36:	685b      	ldr	r3, [r3, #4]
 800af38:	2200      	movs	r2, #0
 800af3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800af3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800af42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800af46:	460b      	mov	r3, r1
 800af48:	18db      	adds	r3, r3, r3
 800af4a:	653b      	str	r3, [r7, #80]	; 0x50
 800af4c:	4613      	mov	r3, r2
 800af4e:	eb42 0303 	adc.w	r3, r2, r3
 800af52:	657b      	str	r3, [r7, #84]	; 0x54
 800af54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800af58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800af5c:	f7f5 fe8c 	bl	8000c78 <__aeabi_uldivmod>
 800af60:	4602      	mov	r2, r0
 800af62:	460b      	mov	r3, r1
 800af64:	4b61      	ldr	r3, [pc, #388]	; (800b0ec <UART_SetConfig+0x2d4>)
 800af66:	fba3 2302 	umull	r2, r3, r3, r2
 800af6a:	095b      	lsrs	r3, r3, #5
 800af6c:	011c      	lsls	r4, r3, #4
 800af6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af72:	2200      	movs	r2, #0
 800af74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800af78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800af7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800af80:	4642      	mov	r2, r8
 800af82:	464b      	mov	r3, r9
 800af84:	1891      	adds	r1, r2, r2
 800af86:	64b9      	str	r1, [r7, #72]	; 0x48
 800af88:	415b      	adcs	r3, r3
 800af8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800af90:	4641      	mov	r1, r8
 800af92:	eb12 0a01 	adds.w	sl, r2, r1
 800af96:	4649      	mov	r1, r9
 800af98:	eb43 0b01 	adc.w	fp, r3, r1
 800af9c:	f04f 0200 	mov.w	r2, #0
 800afa0:	f04f 0300 	mov.w	r3, #0
 800afa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800afa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800afac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800afb0:	4692      	mov	sl, r2
 800afb2:	469b      	mov	fp, r3
 800afb4:	4643      	mov	r3, r8
 800afb6:	eb1a 0303 	adds.w	r3, sl, r3
 800afba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800afbe:	464b      	mov	r3, r9
 800afc0:	eb4b 0303 	adc.w	r3, fp, r3
 800afc4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800afc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800afd4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800afd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800afdc:	460b      	mov	r3, r1
 800afde:	18db      	adds	r3, r3, r3
 800afe0:	643b      	str	r3, [r7, #64]	; 0x40
 800afe2:	4613      	mov	r3, r2
 800afe4:	eb42 0303 	adc.w	r3, r2, r3
 800afe8:	647b      	str	r3, [r7, #68]	; 0x44
 800afea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800afee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800aff2:	f7f5 fe41 	bl	8000c78 <__aeabi_uldivmod>
 800aff6:	4602      	mov	r2, r0
 800aff8:	460b      	mov	r3, r1
 800affa:	4611      	mov	r1, r2
 800affc:	4b3b      	ldr	r3, [pc, #236]	; (800b0ec <UART_SetConfig+0x2d4>)
 800affe:	fba3 2301 	umull	r2, r3, r3, r1
 800b002:	095b      	lsrs	r3, r3, #5
 800b004:	2264      	movs	r2, #100	; 0x64
 800b006:	fb02 f303 	mul.w	r3, r2, r3
 800b00a:	1acb      	subs	r3, r1, r3
 800b00c:	00db      	lsls	r3, r3, #3
 800b00e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b012:	4b36      	ldr	r3, [pc, #216]	; (800b0ec <UART_SetConfig+0x2d4>)
 800b014:	fba3 2302 	umull	r2, r3, r3, r2
 800b018:	095b      	lsrs	r3, r3, #5
 800b01a:	005b      	lsls	r3, r3, #1
 800b01c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b020:	441c      	add	r4, r3
 800b022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b026:	2200      	movs	r2, #0
 800b028:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b02c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b030:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b034:	4642      	mov	r2, r8
 800b036:	464b      	mov	r3, r9
 800b038:	1891      	adds	r1, r2, r2
 800b03a:	63b9      	str	r1, [r7, #56]	; 0x38
 800b03c:	415b      	adcs	r3, r3
 800b03e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b040:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b044:	4641      	mov	r1, r8
 800b046:	1851      	adds	r1, r2, r1
 800b048:	6339      	str	r1, [r7, #48]	; 0x30
 800b04a:	4649      	mov	r1, r9
 800b04c:	414b      	adcs	r3, r1
 800b04e:	637b      	str	r3, [r7, #52]	; 0x34
 800b050:	f04f 0200 	mov.w	r2, #0
 800b054:	f04f 0300 	mov.w	r3, #0
 800b058:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b05c:	4659      	mov	r1, fp
 800b05e:	00cb      	lsls	r3, r1, #3
 800b060:	4651      	mov	r1, sl
 800b062:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b066:	4651      	mov	r1, sl
 800b068:	00ca      	lsls	r2, r1, #3
 800b06a:	4610      	mov	r0, r2
 800b06c:	4619      	mov	r1, r3
 800b06e:	4603      	mov	r3, r0
 800b070:	4642      	mov	r2, r8
 800b072:	189b      	adds	r3, r3, r2
 800b074:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b078:	464b      	mov	r3, r9
 800b07a:	460a      	mov	r2, r1
 800b07c:	eb42 0303 	adc.w	r3, r2, r3
 800b080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b090:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b094:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b098:	460b      	mov	r3, r1
 800b09a:	18db      	adds	r3, r3, r3
 800b09c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b09e:	4613      	mov	r3, r2
 800b0a0:	eb42 0303 	adc.w	r3, r2, r3
 800b0a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b0a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b0aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b0ae:	f7f5 fde3 	bl	8000c78 <__aeabi_uldivmod>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	460b      	mov	r3, r1
 800b0b6:	4b0d      	ldr	r3, [pc, #52]	; (800b0ec <UART_SetConfig+0x2d4>)
 800b0b8:	fba3 1302 	umull	r1, r3, r3, r2
 800b0bc:	095b      	lsrs	r3, r3, #5
 800b0be:	2164      	movs	r1, #100	; 0x64
 800b0c0:	fb01 f303 	mul.w	r3, r1, r3
 800b0c4:	1ad3      	subs	r3, r2, r3
 800b0c6:	00db      	lsls	r3, r3, #3
 800b0c8:	3332      	adds	r3, #50	; 0x32
 800b0ca:	4a08      	ldr	r2, [pc, #32]	; (800b0ec <UART_SetConfig+0x2d4>)
 800b0cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b0d0:	095b      	lsrs	r3, r3, #5
 800b0d2:	f003 0207 	and.w	r2, r3, #7
 800b0d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4422      	add	r2, r4
 800b0de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b0e0:	e106      	b.n	800b2f0 <UART_SetConfig+0x4d8>
 800b0e2:	bf00      	nop
 800b0e4:	40011000 	.word	0x40011000
 800b0e8:	40011400 	.word	0x40011400
 800b0ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b0f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b0fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b0fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b102:	4642      	mov	r2, r8
 800b104:	464b      	mov	r3, r9
 800b106:	1891      	adds	r1, r2, r2
 800b108:	6239      	str	r1, [r7, #32]
 800b10a:	415b      	adcs	r3, r3
 800b10c:	627b      	str	r3, [r7, #36]	; 0x24
 800b10e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b112:	4641      	mov	r1, r8
 800b114:	1854      	adds	r4, r2, r1
 800b116:	4649      	mov	r1, r9
 800b118:	eb43 0501 	adc.w	r5, r3, r1
 800b11c:	f04f 0200 	mov.w	r2, #0
 800b120:	f04f 0300 	mov.w	r3, #0
 800b124:	00eb      	lsls	r3, r5, #3
 800b126:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b12a:	00e2      	lsls	r2, r4, #3
 800b12c:	4614      	mov	r4, r2
 800b12e:	461d      	mov	r5, r3
 800b130:	4643      	mov	r3, r8
 800b132:	18e3      	adds	r3, r4, r3
 800b134:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b138:	464b      	mov	r3, r9
 800b13a:	eb45 0303 	adc.w	r3, r5, r3
 800b13e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b146:	685b      	ldr	r3, [r3, #4]
 800b148:	2200      	movs	r2, #0
 800b14a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b14e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b152:	f04f 0200 	mov.w	r2, #0
 800b156:	f04f 0300 	mov.w	r3, #0
 800b15a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b15e:	4629      	mov	r1, r5
 800b160:	008b      	lsls	r3, r1, #2
 800b162:	4621      	mov	r1, r4
 800b164:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b168:	4621      	mov	r1, r4
 800b16a:	008a      	lsls	r2, r1, #2
 800b16c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b170:	f7f5 fd82 	bl	8000c78 <__aeabi_uldivmod>
 800b174:	4602      	mov	r2, r0
 800b176:	460b      	mov	r3, r1
 800b178:	4b60      	ldr	r3, [pc, #384]	; (800b2fc <UART_SetConfig+0x4e4>)
 800b17a:	fba3 2302 	umull	r2, r3, r3, r2
 800b17e:	095b      	lsrs	r3, r3, #5
 800b180:	011c      	lsls	r4, r3, #4
 800b182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b186:	2200      	movs	r2, #0
 800b188:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b18c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b190:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b194:	4642      	mov	r2, r8
 800b196:	464b      	mov	r3, r9
 800b198:	1891      	adds	r1, r2, r2
 800b19a:	61b9      	str	r1, [r7, #24]
 800b19c:	415b      	adcs	r3, r3
 800b19e:	61fb      	str	r3, [r7, #28]
 800b1a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b1a4:	4641      	mov	r1, r8
 800b1a6:	1851      	adds	r1, r2, r1
 800b1a8:	6139      	str	r1, [r7, #16]
 800b1aa:	4649      	mov	r1, r9
 800b1ac:	414b      	adcs	r3, r1
 800b1ae:	617b      	str	r3, [r7, #20]
 800b1b0:	f04f 0200 	mov.w	r2, #0
 800b1b4:	f04f 0300 	mov.w	r3, #0
 800b1b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b1bc:	4659      	mov	r1, fp
 800b1be:	00cb      	lsls	r3, r1, #3
 800b1c0:	4651      	mov	r1, sl
 800b1c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b1c6:	4651      	mov	r1, sl
 800b1c8:	00ca      	lsls	r2, r1, #3
 800b1ca:	4610      	mov	r0, r2
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	4642      	mov	r2, r8
 800b1d2:	189b      	adds	r3, r3, r2
 800b1d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b1d8:	464b      	mov	r3, r9
 800b1da:	460a      	mov	r2, r1
 800b1dc:	eb42 0303 	adc.w	r3, r2, r3
 800b1e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b1e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1e8:	685b      	ldr	r3, [r3, #4]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	67bb      	str	r3, [r7, #120]	; 0x78
 800b1ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b1f0:	f04f 0200 	mov.w	r2, #0
 800b1f4:	f04f 0300 	mov.w	r3, #0
 800b1f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b1fc:	4649      	mov	r1, r9
 800b1fe:	008b      	lsls	r3, r1, #2
 800b200:	4641      	mov	r1, r8
 800b202:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b206:	4641      	mov	r1, r8
 800b208:	008a      	lsls	r2, r1, #2
 800b20a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b20e:	f7f5 fd33 	bl	8000c78 <__aeabi_uldivmod>
 800b212:	4602      	mov	r2, r0
 800b214:	460b      	mov	r3, r1
 800b216:	4611      	mov	r1, r2
 800b218:	4b38      	ldr	r3, [pc, #224]	; (800b2fc <UART_SetConfig+0x4e4>)
 800b21a:	fba3 2301 	umull	r2, r3, r3, r1
 800b21e:	095b      	lsrs	r3, r3, #5
 800b220:	2264      	movs	r2, #100	; 0x64
 800b222:	fb02 f303 	mul.w	r3, r2, r3
 800b226:	1acb      	subs	r3, r1, r3
 800b228:	011b      	lsls	r3, r3, #4
 800b22a:	3332      	adds	r3, #50	; 0x32
 800b22c:	4a33      	ldr	r2, [pc, #204]	; (800b2fc <UART_SetConfig+0x4e4>)
 800b22e:	fba2 2303 	umull	r2, r3, r2, r3
 800b232:	095b      	lsrs	r3, r3, #5
 800b234:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b238:	441c      	add	r4, r3
 800b23a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b23e:	2200      	movs	r2, #0
 800b240:	673b      	str	r3, [r7, #112]	; 0x70
 800b242:	677a      	str	r2, [r7, #116]	; 0x74
 800b244:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b248:	4642      	mov	r2, r8
 800b24a:	464b      	mov	r3, r9
 800b24c:	1891      	adds	r1, r2, r2
 800b24e:	60b9      	str	r1, [r7, #8]
 800b250:	415b      	adcs	r3, r3
 800b252:	60fb      	str	r3, [r7, #12]
 800b254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b258:	4641      	mov	r1, r8
 800b25a:	1851      	adds	r1, r2, r1
 800b25c:	6039      	str	r1, [r7, #0]
 800b25e:	4649      	mov	r1, r9
 800b260:	414b      	adcs	r3, r1
 800b262:	607b      	str	r3, [r7, #4]
 800b264:	f04f 0200 	mov.w	r2, #0
 800b268:	f04f 0300 	mov.w	r3, #0
 800b26c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b270:	4659      	mov	r1, fp
 800b272:	00cb      	lsls	r3, r1, #3
 800b274:	4651      	mov	r1, sl
 800b276:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b27a:	4651      	mov	r1, sl
 800b27c:	00ca      	lsls	r2, r1, #3
 800b27e:	4610      	mov	r0, r2
 800b280:	4619      	mov	r1, r3
 800b282:	4603      	mov	r3, r0
 800b284:	4642      	mov	r2, r8
 800b286:	189b      	adds	r3, r3, r2
 800b288:	66bb      	str	r3, [r7, #104]	; 0x68
 800b28a:	464b      	mov	r3, r9
 800b28c:	460a      	mov	r2, r1
 800b28e:	eb42 0303 	adc.w	r3, r2, r3
 800b292:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	2200      	movs	r2, #0
 800b29c:	663b      	str	r3, [r7, #96]	; 0x60
 800b29e:	667a      	str	r2, [r7, #100]	; 0x64
 800b2a0:	f04f 0200 	mov.w	r2, #0
 800b2a4:	f04f 0300 	mov.w	r3, #0
 800b2a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b2ac:	4649      	mov	r1, r9
 800b2ae:	008b      	lsls	r3, r1, #2
 800b2b0:	4641      	mov	r1, r8
 800b2b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b2b6:	4641      	mov	r1, r8
 800b2b8:	008a      	lsls	r2, r1, #2
 800b2ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b2be:	f7f5 fcdb 	bl	8000c78 <__aeabi_uldivmod>
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	4b0d      	ldr	r3, [pc, #52]	; (800b2fc <UART_SetConfig+0x4e4>)
 800b2c8:	fba3 1302 	umull	r1, r3, r3, r2
 800b2cc:	095b      	lsrs	r3, r3, #5
 800b2ce:	2164      	movs	r1, #100	; 0x64
 800b2d0:	fb01 f303 	mul.w	r3, r1, r3
 800b2d4:	1ad3      	subs	r3, r2, r3
 800b2d6:	011b      	lsls	r3, r3, #4
 800b2d8:	3332      	adds	r3, #50	; 0x32
 800b2da:	4a08      	ldr	r2, [pc, #32]	; (800b2fc <UART_SetConfig+0x4e4>)
 800b2dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b2e0:	095b      	lsrs	r3, r3, #5
 800b2e2:	f003 020f 	and.w	r2, r3, #15
 800b2e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4422      	add	r2, r4
 800b2ee:	609a      	str	r2, [r3, #8]
}
 800b2f0:	bf00      	nop
 800b2f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b2fc:	51eb851f 	.word	0x51eb851f

0800b300 <asin>:
 800b300:	b538      	push	{r3, r4, r5, lr}
 800b302:	ed2d 8b02 	vpush	{d8}
 800b306:	ec55 4b10 	vmov	r4, r5, d0
 800b30a:	f000 faa1 	bl	800b850 <__ieee754_asin>
 800b30e:	4622      	mov	r2, r4
 800b310:	462b      	mov	r3, r5
 800b312:	4620      	mov	r0, r4
 800b314:	4629      	mov	r1, r5
 800b316:	eeb0 8a40 	vmov.f32	s16, s0
 800b31a:	eef0 8a60 	vmov.f32	s17, s1
 800b31e:	f7f5 fbfd 	bl	8000b1c <__aeabi_dcmpun>
 800b322:	b9a8      	cbnz	r0, 800b350 <asin+0x50>
 800b324:	ec45 4b10 	vmov	d0, r4, r5
 800b328:	f000 f8ea 	bl	800b500 <fabs>
 800b32c:	4b0c      	ldr	r3, [pc, #48]	; (800b360 <asin+0x60>)
 800b32e:	ec51 0b10 	vmov	r0, r1, d0
 800b332:	2200      	movs	r2, #0
 800b334:	f7f5 fbe8 	bl	8000b08 <__aeabi_dcmpgt>
 800b338:	b150      	cbz	r0, 800b350 <asin+0x50>
 800b33a:	f003 fbd3 	bl	800eae4 <__errno>
 800b33e:	ecbd 8b02 	vpop	{d8}
 800b342:	2321      	movs	r3, #33	; 0x21
 800b344:	6003      	str	r3, [r0, #0]
 800b346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b34a:	4806      	ldr	r0, [pc, #24]	; (800b364 <asin+0x64>)
 800b34c:	f000 b998 	b.w	800b680 <nan>
 800b350:	eeb0 0a48 	vmov.f32	s0, s16
 800b354:	eef0 0a68 	vmov.f32	s1, s17
 800b358:	ecbd 8b02 	vpop	{d8}
 800b35c:	bd38      	pop	{r3, r4, r5, pc}
 800b35e:	bf00      	nop
 800b360:	3ff00000 	.word	0x3ff00000
 800b364:	080110d8 	.word	0x080110d8

0800b368 <atan2>:
 800b368:	f000 bc86 	b.w	800bc78 <__ieee754_atan2>

0800b36c <fmod>:
 800b36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b36e:	ed2d 8b02 	vpush	{d8}
 800b372:	ec57 6b10 	vmov	r6, r7, d0
 800b376:	ec55 4b11 	vmov	r4, r5, d1
 800b37a:	f000 fd43 	bl	800be04 <__ieee754_fmod>
 800b37e:	4622      	mov	r2, r4
 800b380:	462b      	mov	r3, r5
 800b382:	4630      	mov	r0, r6
 800b384:	4639      	mov	r1, r7
 800b386:	eeb0 8a40 	vmov.f32	s16, s0
 800b38a:	eef0 8a60 	vmov.f32	s17, s1
 800b38e:	f7f5 fbc5 	bl	8000b1c <__aeabi_dcmpun>
 800b392:	b990      	cbnz	r0, 800b3ba <fmod+0x4e>
 800b394:	2200      	movs	r2, #0
 800b396:	2300      	movs	r3, #0
 800b398:	4620      	mov	r0, r4
 800b39a:	4629      	mov	r1, r5
 800b39c:	f7f5 fb8c 	bl	8000ab8 <__aeabi_dcmpeq>
 800b3a0:	b158      	cbz	r0, 800b3ba <fmod+0x4e>
 800b3a2:	f003 fb9f 	bl	800eae4 <__errno>
 800b3a6:	2321      	movs	r3, #33	; 0x21
 800b3a8:	6003      	str	r3, [r0, #0]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	4610      	mov	r0, r2
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	f7f5 fa43 	bl	800083c <__aeabi_ddiv>
 800b3b6:	ec41 0b18 	vmov	d8, r0, r1
 800b3ba:	eeb0 0a48 	vmov.f32	s0, s16
 800b3be:	eef0 0a68 	vmov.f32	s1, s17
 800b3c2:	ecbd 8b02 	vpop	{d8}
 800b3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b3c8 <pow>:
 800b3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ca:	ed2d 8b02 	vpush	{d8}
 800b3ce:	eeb0 8a40 	vmov.f32	s16, s0
 800b3d2:	eef0 8a60 	vmov.f32	s17, s1
 800b3d6:	ec55 4b11 	vmov	r4, r5, d1
 800b3da:	f000 fe21 	bl	800c020 <__ieee754_pow>
 800b3de:	4622      	mov	r2, r4
 800b3e0:	462b      	mov	r3, r5
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	4629      	mov	r1, r5
 800b3e6:	ec57 6b10 	vmov	r6, r7, d0
 800b3ea:	f7f5 fb97 	bl	8000b1c <__aeabi_dcmpun>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d13b      	bne.n	800b46a <pow+0xa2>
 800b3f2:	ec51 0b18 	vmov	r0, r1, d8
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	f7f5 fb5d 	bl	8000ab8 <__aeabi_dcmpeq>
 800b3fe:	b1b8      	cbz	r0, 800b430 <pow+0x68>
 800b400:	2200      	movs	r2, #0
 800b402:	2300      	movs	r3, #0
 800b404:	4620      	mov	r0, r4
 800b406:	4629      	mov	r1, r5
 800b408:	f7f5 fb56 	bl	8000ab8 <__aeabi_dcmpeq>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	d146      	bne.n	800b49e <pow+0xd6>
 800b410:	ec45 4b10 	vmov	d0, r4, r5
 800b414:	f000 f928 	bl	800b668 <finite>
 800b418:	b338      	cbz	r0, 800b46a <pow+0xa2>
 800b41a:	2200      	movs	r2, #0
 800b41c:	2300      	movs	r3, #0
 800b41e:	4620      	mov	r0, r4
 800b420:	4629      	mov	r1, r5
 800b422:	f7f5 fb53 	bl	8000acc <__aeabi_dcmplt>
 800b426:	b300      	cbz	r0, 800b46a <pow+0xa2>
 800b428:	f003 fb5c 	bl	800eae4 <__errno>
 800b42c:	2322      	movs	r3, #34	; 0x22
 800b42e:	e01b      	b.n	800b468 <pow+0xa0>
 800b430:	ec47 6b10 	vmov	d0, r6, r7
 800b434:	f000 f918 	bl	800b668 <finite>
 800b438:	b9e0      	cbnz	r0, 800b474 <pow+0xac>
 800b43a:	eeb0 0a48 	vmov.f32	s0, s16
 800b43e:	eef0 0a68 	vmov.f32	s1, s17
 800b442:	f000 f911 	bl	800b668 <finite>
 800b446:	b1a8      	cbz	r0, 800b474 <pow+0xac>
 800b448:	ec45 4b10 	vmov	d0, r4, r5
 800b44c:	f000 f90c 	bl	800b668 <finite>
 800b450:	b180      	cbz	r0, 800b474 <pow+0xac>
 800b452:	4632      	mov	r2, r6
 800b454:	463b      	mov	r3, r7
 800b456:	4630      	mov	r0, r6
 800b458:	4639      	mov	r1, r7
 800b45a:	f7f5 fb5f 	bl	8000b1c <__aeabi_dcmpun>
 800b45e:	2800      	cmp	r0, #0
 800b460:	d0e2      	beq.n	800b428 <pow+0x60>
 800b462:	f003 fb3f 	bl	800eae4 <__errno>
 800b466:	2321      	movs	r3, #33	; 0x21
 800b468:	6003      	str	r3, [r0, #0]
 800b46a:	ecbd 8b02 	vpop	{d8}
 800b46e:	ec47 6b10 	vmov	d0, r6, r7
 800b472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b474:	2200      	movs	r2, #0
 800b476:	2300      	movs	r3, #0
 800b478:	4630      	mov	r0, r6
 800b47a:	4639      	mov	r1, r7
 800b47c:	f7f5 fb1c 	bl	8000ab8 <__aeabi_dcmpeq>
 800b480:	2800      	cmp	r0, #0
 800b482:	d0f2      	beq.n	800b46a <pow+0xa2>
 800b484:	eeb0 0a48 	vmov.f32	s0, s16
 800b488:	eef0 0a68 	vmov.f32	s1, s17
 800b48c:	f000 f8ec 	bl	800b668 <finite>
 800b490:	2800      	cmp	r0, #0
 800b492:	d0ea      	beq.n	800b46a <pow+0xa2>
 800b494:	ec45 4b10 	vmov	d0, r4, r5
 800b498:	f000 f8e6 	bl	800b668 <finite>
 800b49c:	e7c3      	b.n	800b426 <pow+0x5e>
 800b49e:	4f01      	ldr	r7, [pc, #4]	; (800b4a4 <pow+0xdc>)
 800b4a0:	2600      	movs	r6, #0
 800b4a2:	e7e2      	b.n	800b46a <pow+0xa2>
 800b4a4:	3ff00000 	.word	0x3ff00000

0800b4a8 <sqrt>:
 800b4a8:	b538      	push	{r3, r4, r5, lr}
 800b4aa:	ed2d 8b02 	vpush	{d8}
 800b4ae:	ec55 4b10 	vmov	r4, r5, d0
 800b4b2:	f000 f8ed 	bl	800b690 <__ieee754_sqrt>
 800b4b6:	4622      	mov	r2, r4
 800b4b8:	462b      	mov	r3, r5
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	4629      	mov	r1, r5
 800b4be:	eeb0 8a40 	vmov.f32	s16, s0
 800b4c2:	eef0 8a60 	vmov.f32	s17, s1
 800b4c6:	f7f5 fb29 	bl	8000b1c <__aeabi_dcmpun>
 800b4ca:	b990      	cbnz	r0, 800b4f2 <sqrt+0x4a>
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	4629      	mov	r1, r5
 800b4d4:	f7f5 fafa 	bl	8000acc <__aeabi_dcmplt>
 800b4d8:	b158      	cbz	r0, 800b4f2 <sqrt+0x4a>
 800b4da:	f003 fb03 	bl	800eae4 <__errno>
 800b4de:	2321      	movs	r3, #33	; 0x21
 800b4e0:	6003      	str	r3, [r0, #0]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	4610      	mov	r0, r2
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	f7f5 f9a7 	bl	800083c <__aeabi_ddiv>
 800b4ee:	ec41 0b18 	vmov	d8, r0, r1
 800b4f2:	eeb0 0a48 	vmov.f32	s0, s16
 800b4f6:	eef0 0a68 	vmov.f32	s1, s17
 800b4fa:	ecbd 8b02 	vpop	{d8}
 800b4fe:	bd38      	pop	{r3, r4, r5, pc}

0800b500 <fabs>:
 800b500:	ec51 0b10 	vmov	r0, r1, d0
 800b504:	ee10 2a10 	vmov	r2, s0
 800b508:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b50c:	ec43 2b10 	vmov	d0, r2, r3
 800b510:	4770      	bx	lr

0800b512 <atan2f>:
 800b512:	f001 bcf7 	b.w	800cf04 <__ieee754_atan2f>
	...

0800b518 <sqrtf>:
 800b518:	b508      	push	{r3, lr}
 800b51a:	ed2d 8b02 	vpush	{d8}
 800b51e:	eeb0 8a40 	vmov.f32	s16, s0
 800b522:	f000 f98f 	bl	800b844 <__ieee754_sqrtf>
 800b526:	eeb4 8a48 	vcmp.f32	s16, s16
 800b52a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b52e:	d60c      	bvs.n	800b54a <sqrtf+0x32>
 800b530:	eddf 8a07 	vldr	s17, [pc, #28]	; 800b550 <sqrtf+0x38>
 800b534:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b53c:	d505      	bpl.n	800b54a <sqrtf+0x32>
 800b53e:	f003 fad1 	bl	800eae4 <__errno>
 800b542:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b546:	2321      	movs	r3, #33	; 0x21
 800b548:	6003      	str	r3, [r0, #0]
 800b54a:	ecbd 8b02 	vpop	{d8}
 800b54e:	bd08      	pop	{r3, pc}
 800b550:	00000000 	.word	0x00000000

0800b554 <cosf>:
 800b554:	ee10 3a10 	vmov	r3, s0
 800b558:	b507      	push	{r0, r1, r2, lr}
 800b55a:	4a1e      	ldr	r2, [pc, #120]	; (800b5d4 <cosf+0x80>)
 800b55c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b560:	4293      	cmp	r3, r2
 800b562:	dc06      	bgt.n	800b572 <cosf+0x1e>
 800b564:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800b5d8 <cosf+0x84>
 800b568:	b003      	add	sp, #12
 800b56a:	f85d eb04 	ldr.w	lr, [sp], #4
 800b56e:	f001 bc23 	b.w	800cdb8 <__kernel_cosf>
 800b572:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b576:	db04      	blt.n	800b582 <cosf+0x2e>
 800b578:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b57c:	b003      	add	sp, #12
 800b57e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b582:	4668      	mov	r0, sp
 800b584:	f001 fd5e 	bl	800d044 <__ieee754_rem_pio2f>
 800b588:	f000 0003 	and.w	r0, r0, #3
 800b58c:	2801      	cmp	r0, #1
 800b58e:	d009      	beq.n	800b5a4 <cosf+0x50>
 800b590:	2802      	cmp	r0, #2
 800b592:	d010      	beq.n	800b5b6 <cosf+0x62>
 800b594:	b9b0      	cbnz	r0, 800b5c4 <cosf+0x70>
 800b596:	eddd 0a01 	vldr	s1, [sp, #4]
 800b59a:	ed9d 0a00 	vldr	s0, [sp]
 800b59e:	f001 fc0b 	bl	800cdb8 <__kernel_cosf>
 800b5a2:	e7eb      	b.n	800b57c <cosf+0x28>
 800b5a4:	eddd 0a01 	vldr	s1, [sp, #4]
 800b5a8:	ed9d 0a00 	vldr	s0, [sp]
 800b5ac:	f001 fc62 	bl	800ce74 <__kernel_sinf>
 800b5b0:	eeb1 0a40 	vneg.f32	s0, s0
 800b5b4:	e7e2      	b.n	800b57c <cosf+0x28>
 800b5b6:	eddd 0a01 	vldr	s1, [sp, #4]
 800b5ba:	ed9d 0a00 	vldr	s0, [sp]
 800b5be:	f001 fbfb 	bl	800cdb8 <__kernel_cosf>
 800b5c2:	e7f5      	b.n	800b5b0 <cosf+0x5c>
 800b5c4:	eddd 0a01 	vldr	s1, [sp, #4]
 800b5c8:	ed9d 0a00 	vldr	s0, [sp]
 800b5cc:	2001      	movs	r0, #1
 800b5ce:	f001 fc51 	bl	800ce74 <__kernel_sinf>
 800b5d2:	e7d3      	b.n	800b57c <cosf+0x28>
 800b5d4:	3f490fd8 	.word	0x3f490fd8
 800b5d8:	00000000 	.word	0x00000000

0800b5dc <sinf>:
 800b5dc:	ee10 3a10 	vmov	r3, s0
 800b5e0:	b507      	push	{r0, r1, r2, lr}
 800b5e2:	4a1f      	ldr	r2, [pc, #124]	; (800b660 <sinf+0x84>)
 800b5e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	dc07      	bgt.n	800b5fc <sinf+0x20>
 800b5ec:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800b664 <sinf+0x88>
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	b003      	add	sp, #12
 800b5f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5f8:	f001 bc3c 	b.w	800ce74 <__kernel_sinf>
 800b5fc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b600:	db04      	blt.n	800b60c <sinf+0x30>
 800b602:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b606:	b003      	add	sp, #12
 800b608:	f85d fb04 	ldr.w	pc, [sp], #4
 800b60c:	4668      	mov	r0, sp
 800b60e:	f001 fd19 	bl	800d044 <__ieee754_rem_pio2f>
 800b612:	f000 0003 	and.w	r0, r0, #3
 800b616:	2801      	cmp	r0, #1
 800b618:	d00a      	beq.n	800b630 <sinf+0x54>
 800b61a:	2802      	cmp	r0, #2
 800b61c:	d00f      	beq.n	800b63e <sinf+0x62>
 800b61e:	b9c0      	cbnz	r0, 800b652 <sinf+0x76>
 800b620:	eddd 0a01 	vldr	s1, [sp, #4]
 800b624:	ed9d 0a00 	vldr	s0, [sp]
 800b628:	2001      	movs	r0, #1
 800b62a:	f001 fc23 	bl	800ce74 <__kernel_sinf>
 800b62e:	e7ea      	b.n	800b606 <sinf+0x2a>
 800b630:	eddd 0a01 	vldr	s1, [sp, #4]
 800b634:	ed9d 0a00 	vldr	s0, [sp]
 800b638:	f001 fbbe 	bl	800cdb8 <__kernel_cosf>
 800b63c:	e7e3      	b.n	800b606 <sinf+0x2a>
 800b63e:	eddd 0a01 	vldr	s1, [sp, #4]
 800b642:	ed9d 0a00 	vldr	s0, [sp]
 800b646:	2001      	movs	r0, #1
 800b648:	f001 fc14 	bl	800ce74 <__kernel_sinf>
 800b64c:	eeb1 0a40 	vneg.f32	s0, s0
 800b650:	e7d9      	b.n	800b606 <sinf+0x2a>
 800b652:	eddd 0a01 	vldr	s1, [sp, #4]
 800b656:	ed9d 0a00 	vldr	s0, [sp]
 800b65a:	f001 fbad 	bl	800cdb8 <__kernel_cosf>
 800b65e:	e7f5      	b.n	800b64c <sinf+0x70>
 800b660:	3f490fd8 	.word	0x3f490fd8
 800b664:	00000000 	.word	0x00000000

0800b668 <finite>:
 800b668:	b082      	sub	sp, #8
 800b66a:	ed8d 0b00 	vstr	d0, [sp]
 800b66e:	9801      	ldr	r0, [sp, #4]
 800b670:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b674:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b678:	0fc0      	lsrs	r0, r0, #31
 800b67a:	b002      	add	sp, #8
 800b67c:	4770      	bx	lr
	...

0800b680 <nan>:
 800b680:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b688 <nan+0x8>
 800b684:	4770      	bx	lr
 800b686:	bf00      	nop
 800b688:	00000000 	.word	0x00000000
 800b68c:	7ff80000 	.word	0x7ff80000

0800b690 <__ieee754_sqrt>:
 800b690:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b694:	ec55 4b10 	vmov	r4, r5, d0
 800b698:	4e67      	ldr	r6, [pc, #412]	; (800b838 <__ieee754_sqrt+0x1a8>)
 800b69a:	43ae      	bics	r6, r5
 800b69c:	ee10 0a10 	vmov	r0, s0
 800b6a0:	ee10 2a10 	vmov	r2, s0
 800b6a4:	4629      	mov	r1, r5
 800b6a6:	462b      	mov	r3, r5
 800b6a8:	d10d      	bne.n	800b6c6 <__ieee754_sqrt+0x36>
 800b6aa:	f7f4 ff9d 	bl	80005e8 <__aeabi_dmul>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	4620      	mov	r0, r4
 800b6b4:	4629      	mov	r1, r5
 800b6b6:	f7f4 fde1 	bl	800027c <__adddf3>
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	460d      	mov	r5, r1
 800b6be:	ec45 4b10 	vmov	d0, r4, r5
 800b6c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c6:	2d00      	cmp	r5, #0
 800b6c8:	dc0b      	bgt.n	800b6e2 <__ieee754_sqrt+0x52>
 800b6ca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b6ce:	4326      	orrs	r6, r4
 800b6d0:	d0f5      	beq.n	800b6be <__ieee754_sqrt+0x2e>
 800b6d2:	b135      	cbz	r5, 800b6e2 <__ieee754_sqrt+0x52>
 800b6d4:	f7f4 fdd0 	bl	8000278 <__aeabi_dsub>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	460b      	mov	r3, r1
 800b6dc:	f7f5 f8ae 	bl	800083c <__aeabi_ddiv>
 800b6e0:	e7eb      	b.n	800b6ba <__ieee754_sqrt+0x2a>
 800b6e2:	1509      	asrs	r1, r1, #20
 800b6e4:	f000 808d 	beq.w	800b802 <__ieee754_sqrt+0x172>
 800b6e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6ec:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b6f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6f4:	07c9      	lsls	r1, r1, #31
 800b6f6:	bf5c      	itt	pl
 800b6f8:	005b      	lslpl	r3, r3, #1
 800b6fa:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b6fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b702:	bf58      	it	pl
 800b704:	0052      	lslpl	r2, r2, #1
 800b706:	2500      	movs	r5, #0
 800b708:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b70c:	1076      	asrs	r6, r6, #1
 800b70e:	0052      	lsls	r2, r2, #1
 800b710:	f04f 0e16 	mov.w	lr, #22
 800b714:	46ac      	mov	ip, r5
 800b716:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b71a:	eb0c 0001 	add.w	r0, ip, r1
 800b71e:	4298      	cmp	r0, r3
 800b720:	bfde      	ittt	le
 800b722:	1a1b      	suble	r3, r3, r0
 800b724:	eb00 0c01 	addle.w	ip, r0, r1
 800b728:	186d      	addle	r5, r5, r1
 800b72a:	005b      	lsls	r3, r3, #1
 800b72c:	f1be 0e01 	subs.w	lr, lr, #1
 800b730:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b734:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b738:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b73c:	d1ed      	bne.n	800b71a <__ieee754_sqrt+0x8a>
 800b73e:	4674      	mov	r4, lr
 800b740:	2720      	movs	r7, #32
 800b742:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b746:	4563      	cmp	r3, ip
 800b748:	eb01 000e 	add.w	r0, r1, lr
 800b74c:	dc02      	bgt.n	800b754 <__ieee754_sqrt+0xc4>
 800b74e:	d113      	bne.n	800b778 <__ieee754_sqrt+0xe8>
 800b750:	4290      	cmp	r0, r2
 800b752:	d811      	bhi.n	800b778 <__ieee754_sqrt+0xe8>
 800b754:	2800      	cmp	r0, #0
 800b756:	eb00 0e01 	add.w	lr, r0, r1
 800b75a:	da57      	bge.n	800b80c <__ieee754_sqrt+0x17c>
 800b75c:	f1be 0f00 	cmp.w	lr, #0
 800b760:	db54      	blt.n	800b80c <__ieee754_sqrt+0x17c>
 800b762:	f10c 0801 	add.w	r8, ip, #1
 800b766:	eba3 030c 	sub.w	r3, r3, ip
 800b76a:	4290      	cmp	r0, r2
 800b76c:	bf88      	it	hi
 800b76e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b772:	1a12      	subs	r2, r2, r0
 800b774:	440c      	add	r4, r1
 800b776:	46c4      	mov	ip, r8
 800b778:	005b      	lsls	r3, r3, #1
 800b77a:	3f01      	subs	r7, #1
 800b77c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b780:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b784:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b788:	d1dd      	bne.n	800b746 <__ieee754_sqrt+0xb6>
 800b78a:	4313      	orrs	r3, r2
 800b78c:	d01b      	beq.n	800b7c6 <__ieee754_sqrt+0x136>
 800b78e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b83c <__ieee754_sqrt+0x1ac>
 800b792:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b840 <__ieee754_sqrt+0x1b0>
 800b796:	e9da 0100 	ldrd	r0, r1, [sl]
 800b79a:	e9db 2300 	ldrd	r2, r3, [fp]
 800b79e:	f7f4 fd6b 	bl	8000278 <__aeabi_dsub>
 800b7a2:	e9da 8900 	ldrd	r8, r9, [sl]
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	4640      	mov	r0, r8
 800b7ac:	4649      	mov	r1, r9
 800b7ae:	f7f5 f997 	bl	8000ae0 <__aeabi_dcmple>
 800b7b2:	b140      	cbz	r0, 800b7c6 <__ieee754_sqrt+0x136>
 800b7b4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b7b8:	e9da 0100 	ldrd	r0, r1, [sl]
 800b7bc:	e9db 2300 	ldrd	r2, r3, [fp]
 800b7c0:	d126      	bne.n	800b810 <__ieee754_sqrt+0x180>
 800b7c2:	3501      	adds	r5, #1
 800b7c4:	463c      	mov	r4, r7
 800b7c6:	106a      	asrs	r2, r5, #1
 800b7c8:	0863      	lsrs	r3, r4, #1
 800b7ca:	07e9      	lsls	r1, r5, #31
 800b7cc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b7d0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b7d4:	bf48      	it	mi
 800b7d6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b7da:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b7de:	461c      	mov	r4, r3
 800b7e0:	e76d      	b.n	800b6be <__ieee754_sqrt+0x2e>
 800b7e2:	0ad3      	lsrs	r3, r2, #11
 800b7e4:	3815      	subs	r0, #21
 800b7e6:	0552      	lsls	r2, r2, #21
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d0fa      	beq.n	800b7e2 <__ieee754_sqrt+0x152>
 800b7ec:	02dc      	lsls	r4, r3, #11
 800b7ee:	d50a      	bpl.n	800b806 <__ieee754_sqrt+0x176>
 800b7f0:	f1c1 0420 	rsb	r4, r1, #32
 800b7f4:	fa22 f404 	lsr.w	r4, r2, r4
 800b7f8:	1e4d      	subs	r5, r1, #1
 800b7fa:	408a      	lsls	r2, r1
 800b7fc:	4323      	orrs	r3, r4
 800b7fe:	1b41      	subs	r1, r0, r5
 800b800:	e772      	b.n	800b6e8 <__ieee754_sqrt+0x58>
 800b802:	4608      	mov	r0, r1
 800b804:	e7f0      	b.n	800b7e8 <__ieee754_sqrt+0x158>
 800b806:	005b      	lsls	r3, r3, #1
 800b808:	3101      	adds	r1, #1
 800b80a:	e7ef      	b.n	800b7ec <__ieee754_sqrt+0x15c>
 800b80c:	46e0      	mov	r8, ip
 800b80e:	e7aa      	b.n	800b766 <__ieee754_sqrt+0xd6>
 800b810:	f7f4 fd34 	bl	800027c <__adddf3>
 800b814:	e9da 8900 	ldrd	r8, r9, [sl]
 800b818:	4602      	mov	r2, r0
 800b81a:	460b      	mov	r3, r1
 800b81c:	4640      	mov	r0, r8
 800b81e:	4649      	mov	r1, r9
 800b820:	f7f5 f954 	bl	8000acc <__aeabi_dcmplt>
 800b824:	b120      	cbz	r0, 800b830 <__ieee754_sqrt+0x1a0>
 800b826:	1ca0      	adds	r0, r4, #2
 800b828:	bf08      	it	eq
 800b82a:	3501      	addeq	r5, #1
 800b82c:	3402      	adds	r4, #2
 800b82e:	e7ca      	b.n	800b7c6 <__ieee754_sqrt+0x136>
 800b830:	3401      	adds	r4, #1
 800b832:	f024 0401 	bic.w	r4, r4, #1
 800b836:	e7c6      	b.n	800b7c6 <__ieee754_sqrt+0x136>
 800b838:	7ff00000 	.word	0x7ff00000
 800b83c:	20000020 	.word	0x20000020
 800b840:	20000028 	.word	0x20000028

0800b844 <__ieee754_sqrtf>:
 800b844:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b848:	4770      	bx	lr
 800b84a:	0000      	movs	r0, r0
 800b84c:	0000      	movs	r0, r0
	...

0800b850 <__ieee754_asin>:
 800b850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b854:	ed2d 8b04 	vpush	{d8-d9}
 800b858:	ec55 4b10 	vmov	r4, r5, d0
 800b85c:	4bcc      	ldr	r3, [pc, #816]	; (800bb90 <__ieee754_asin+0x340>)
 800b85e:	b083      	sub	sp, #12
 800b860:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b864:	4598      	cmp	r8, r3
 800b866:	9501      	str	r5, [sp, #4]
 800b868:	dd33      	ble.n	800b8d2 <__ieee754_asin+0x82>
 800b86a:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800b86e:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800b872:	ea58 0804 	orrs.w	r8, r8, r4
 800b876:	d117      	bne.n	800b8a8 <__ieee754_asin+0x58>
 800b878:	a3ab      	add	r3, pc, #684	; (adr r3, 800bb28 <__ieee754_asin+0x2d8>)
 800b87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87e:	ee10 0a10 	vmov	r0, s0
 800b882:	4629      	mov	r1, r5
 800b884:	f7f4 feb0 	bl	80005e8 <__aeabi_dmul>
 800b888:	a3a9      	add	r3, pc, #676	; (adr r3, 800bb30 <__ieee754_asin+0x2e0>)
 800b88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88e:	4606      	mov	r6, r0
 800b890:	460f      	mov	r7, r1
 800b892:	4620      	mov	r0, r4
 800b894:	4629      	mov	r1, r5
 800b896:	f7f4 fea7 	bl	80005e8 <__aeabi_dmul>
 800b89a:	4602      	mov	r2, r0
 800b89c:	460b      	mov	r3, r1
 800b89e:	4630      	mov	r0, r6
 800b8a0:	4639      	mov	r1, r7
 800b8a2:	f7f4 fceb 	bl	800027c <__adddf3>
 800b8a6:	e00b      	b.n	800b8c0 <__ieee754_asin+0x70>
 800b8a8:	ee10 2a10 	vmov	r2, s0
 800b8ac:	462b      	mov	r3, r5
 800b8ae:	ee10 0a10 	vmov	r0, s0
 800b8b2:	4629      	mov	r1, r5
 800b8b4:	f7f4 fce0 	bl	8000278 <__aeabi_dsub>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	f7f4 ffbe 	bl	800083c <__aeabi_ddiv>
 800b8c0:	4604      	mov	r4, r0
 800b8c2:	460d      	mov	r5, r1
 800b8c4:	ec45 4b10 	vmov	d0, r4, r5
 800b8c8:	b003      	add	sp, #12
 800b8ca:	ecbd 8b04 	vpop	{d8-d9}
 800b8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8d2:	4bb0      	ldr	r3, [pc, #704]	; (800bb94 <__ieee754_asin+0x344>)
 800b8d4:	4598      	cmp	r8, r3
 800b8d6:	dc11      	bgt.n	800b8fc <__ieee754_asin+0xac>
 800b8d8:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b8dc:	f280 80ae 	bge.w	800ba3c <__ieee754_asin+0x1ec>
 800b8e0:	a395      	add	r3, pc, #596	; (adr r3, 800bb38 <__ieee754_asin+0x2e8>)
 800b8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e6:	ee10 0a10 	vmov	r0, s0
 800b8ea:	4629      	mov	r1, r5
 800b8ec:	f7f4 fcc6 	bl	800027c <__adddf3>
 800b8f0:	4ba9      	ldr	r3, [pc, #676]	; (800bb98 <__ieee754_asin+0x348>)
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f7f5 f908 	bl	8000b08 <__aeabi_dcmpgt>
 800b8f8:	2800      	cmp	r0, #0
 800b8fa:	d1e3      	bne.n	800b8c4 <__ieee754_asin+0x74>
 800b8fc:	ec45 4b10 	vmov	d0, r4, r5
 800b900:	f7ff fdfe 	bl	800b500 <fabs>
 800b904:	49a4      	ldr	r1, [pc, #656]	; (800bb98 <__ieee754_asin+0x348>)
 800b906:	ec53 2b10 	vmov	r2, r3, d0
 800b90a:	2000      	movs	r0, #0
 800b90c:	f7f4 fcb4 	bl	8000278 <__aeabi_dsub>
 800b910:	4ba2      	ldr	r3, [pc, #648]	; (800bb9c <__ieee754_asin+0x34c>)
 800b912:	2200      	movs	r2, #0
 800b914:	f7f4 fe68 	bl	80005e8 <__aeabi_dmul>
 800b918:	a389      	add	r3, pc, #548	; (adr r3, 800bb40 <__ieee754_asin+0x2f0>)
 800b91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91e:	4604      	mov	r4, r0
 800b920:	460d      	mov	r5, r1
 800b922:	f7f4 fe61 	bl	80005e8 <__aeabi_dmul>
 800b926:	a388      	add	r3, pc, #544	; (adr r3, 800bb48 <__ieee754_asin+0x2f8>)
 800b928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92c:	f7f4 fca6 	bl	800027c <__adddf3>
 800b930:	4622      	mov	r2, r4
 800b932:	462b      	mov	r3, r5
 800b934:	f7f4 fe58 	bl	80005e8 <__aeabi_dmul>
 800b938:	a385      	add	r3, pc, #532	; (adr r3, 800bb50 <__ieee754_asin+0x300>)
 800b93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93e:	f7f4 fc9b 	bl	8000278 <__aeabi_dsub>
 800b942:	4622      	mov	r2, r4
 800b944:	462b      	mov	r3, r5
 800b946:	f7f4 fe4f 	bl	80005e8 <__aeabi_dmul>
 800b94a:	a383      	add	r3, pc, #524	; (adr r3, 800bb58 <__ieee754_asin+0x308>)
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f7f4 fc94 	bl	800027c <__adddf3>
 800b954:	4622      	mov	r2, r4
 800b956:	462b      	mov	r3, r5
 800b958:	f7f4 fe46 	bl	80005e8 <__aeabi_dmul>
 800b95c:	a380      	add	r3, pc, #512	; (adr r3, 800bb60 <__ieee754_asin+0x310>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	f7f4 fc89 	bl	8000278 <__aeabi_dsub>
 800b966:	4622      	mov	r2, r4
 800b968:	462b      	mov	r3, r5
 800b96a:	f7f4 fe3d 	bl	80005e8 <__aeabi_dmul>
 800b96e:	a37e      	add	r3, pc, #504	; (adr r3, 800bb68 <__ieee754_asin+0x318>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fc82 	bl	800027c <__adddf3>
 800b978:	4622      	mov	r2, r4
 800b97a:	462b      	mov	r3, r5
 800b97c:	f7f4 fe34 	bl	80005e8 <__aeabi_dmul>
 800b980:	a37b      	add	r3, pc, #492	; (adr r3, 800bb70 <__ieee754_asin+0x320>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	ec41 0b18 	vmov	d8, r0, r1
 800b98a:	4620      	mov	r0, r4
 800b98c:	4629      	mov	r1, r5
 800b98e:	f7f4 fe2b 	bl	80005e8 <__aeabi_dmul>
 800b992:	a379      	add	r3, pc, #484	; (adr r3, 800bb78 <__ieee754_asin+0x328>)
 800b994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b998:	f7f4 fc6e 	bl	8000278 <__aeabi_dsub>
 800b99c:	4622      	mov	r2, r4
 800b99e:	462b      	mov	r3, r5
 800b9a0:	f7f4 fe22 	bl	80005e8 <__aeabi_dmul>
 800b9a4:	a376      	add	r3, pc, #472	; (adr r3, 800bb80 <__ieee754_asin+0x330>)
 800b9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9aa:	f7f4 fc67 	bl	800027c <__adddf3>
 800b9ae:	4622      	mov	r2, r4
 800b9b0:	462b      	mov	r3, r5
 800b9b2:	f7f4 fe19 	bl	80005e8 <__aeabi_dmul>
 800b9b6:	a374      	add	r3, pc, #464	; (adr r3, 800bb88 <__ieee754_asin+0x338>)
 800b9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9bc:	f7f4 fc5c 	bl	8000278 <__aeabi_dsub>
 800b9c0:	4622      	mov	r2, r4
 800b9c2:	462b      	mov	r3, r5
 800b9c4:	f7f4 fe10 	bl	80005e8 <__aeabi_dmul>
 800b9c8:	4b73      	ldr	r3, [pc, #460]	; (800bb98 <__ieee754_asin+0x348>)
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	f7f4 fc56 	bl	800027c <__adddf3>
 800b9d0:	ec45 4b10 	vmov	d0, r4, r5
 800b9d4:	4606      	mov	r6, r0
 800b9d6:	460f      	mov	r7, r1
 800b9d8:	f7ff fe5a 	bl	800b690 <__ieee754_sqrt>
 800b9dc:	4b70      	ldr	r3, [pc, #448]	; (800bba0 <__ieee754_asin+0x350>)
 800b9de:	4598      	cmp	r8, r3
 800b9e0:	ec5b ab10 	vmov	sl, fp, d0
 800b9e4:	f340 80de 	ble.w	800bba4 <__ieee754_asin+0x354>
 800b9e8:	4632      	mov	r2, r6
 800b9ea:	463b      	mov	r3, r7
 800b9ec:	ec51 0b18 	vmov	r0, r1, d8
 800b9f0:	f7f4 ff24 	bl	800083c <__aeabi_ddiv>
 800b9f4:	4652      	mov	r2, sl
 800b9f6:	465b      	mov	r3, fp
 800b9f8:	f7f4 fdf6 	bl	80005e8 <__aeabi_dmul>
 800b9fc:	4652      	mov	r2, sl
 800b9fe:	465b      	mov	r3, fp
 800ba00:	f7f4 fc3c 	bl	800027c <__adddf3>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	f7f4 fc38 	bl	800027c <__adddf3>
 800ba0c:	a348      	add	r3, pc, #288	; (adr r3, 800bb30 <__ieee754_asin+0x2e0>)
 800ba0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba12:	f7f4 fc31 	bl	8000278 <__aeabi_dsub>
 800ba16:	4602      	mov	r2, r0
 800ba18:	460b      	mov	r3, r1
 800ba1a:	a143      	add	r1, pc, #268	; (adr r1, 800bb28 <__ieee754_asin+0x2d8>)
 800ba1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba20:	f7f4 fc2a 	bl	8000278 <__aeabi_dsub>
 800ba24:	9b01      	ldr	r3, [sp, #4]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	bfdc      	itt	le
 800ba2a:	4602      	movle	r2, r0
 800ba2c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800ba30:	4604      	mov	r4, r0
 800ba32:	460d      	mov	r5, r1
 800ba34:	bfdc      	itt	le
 800ba36:	4614      	movle	r4, r2
 800ba38:	461d      	movle	r5, r3
 800ba3a:	e743      	b.n	800b8c4 <__ieee754_asin+0x74>
 800ba3c:	ee10 2a10 	vmov	r2, s0
 800ba40:	ee10 0a10 	vmov	r0, s0
 800ba44:	462b      	mov	r3, r5
 800ba46:	4629      	mov	r1, r5
 800ba48:	f7f4 fdce 	bl	80005e8 <__aeabi_dmul>
 800ba4c:	a33c      	add	r3, pc, #240	; (adr r3, 800bb40 <__ieee754_asin+0x2f0>)
 800ba4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba52:	4606      	mov	r6, r0
 800ba54:	460f      	mov	r7, r1
 800ba56:	f7f4 fdc7 	bl	80005e8 <__aeabi_dmul>
 800ba5a:	a33b      	add	r3, pc, #236	; (adr r3, 800bb48 <__ieee754_asin+0x2f8>)
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	f7f4 fc0c 	bl	800027c <__adddf3>
 800ba64:	4632      	mov	r2, r6
 800ba66:	463b      	mov	r3, r7
 800ba68:	f7f4 fdbe 	bl	80005e8 <__aeabi_dmul>
 800ba6c:	a338      	add	r3, pc, #224	; (adr r3, 800bb50 <__ieee754_asin+0x300>)
 800ba6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba72:	f7f4 fc01 	bl	8000278 <__aeabi_dsub>
 800ba76:	4632      	mov	r2, r6
 800ba78:	463b      	mov	r3, r7
 800ba7a:	f7f4 fdb5 	bl	80005e8 <__aeabi_dmul>
 800ba7e:	a336      	add	r3, pc, #216	; (adr r3, 800bb58 <__ieee754_asin+0x308>)
 800ba80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba84:	f7f4 fbfa 	bl	800027c <__adddf3>
 800ba88:	4632      	mov	r2, r6
 800ba8a:	463b      	mov	r3, r7
 800ba8c:	f7f4 fdac 	bl	80005e8 <__aeabi_dmul>
 800ba90:	a333      	add	r3, pc, #204	; (adr r3, 800bb60 <__ieee754_asin+0x310>)
 800ba92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba96:	f7f4 fbef 	bl	8000278 <__aeabi_dsub>
 800ba9a:	4632      	mov	r2, r6
 800ba9c:	463b      	mov	r3, r7
 800ba9e:	f7f4 fda3 	bl	80005e8 <__aeabi_dmul>
 800baa2:	a331      	add	r3, pc, #196	; (adr r3, 800bb68 <__ieee754_asin+0x318>)
 800baa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa8:	f7f4 fbe8 	bl	800027c <__adddf3>
 800baac:	4632      	mov	r2, r6
 800baae:	463b      	mov	r3, r7
 800bab0:	f7f4 fd9a 	bl	80005e8 <__aeabi_dmul>
 800bab4:	a32e      	add	r3, pc, #184	; (adr r3, 800bb70 <__ieee754_asin+0x320>)
 800bab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baba:	4680      	mov	r8, r0
 800babc:	4689      	mov	r9, r1
 800babe:	4630      	mov	r0, r6
 800bac0:	4639      	mov	r1, r7
 800bac2:	f7f4 fd91 	bl	80005e8 <__aeabi_dmul>
 800bac6:	a32c      	add	r3, pc, #176	; (adr r3, 800bb78 <__ieee754_asin+0x328>)
 800bac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bacc:	f7f4 fbd4 	bl	8000278 <__aeabi_dsub>
 800bad0:	4632      	mov	r2, r6
 800bad2:	463b      	mov	r3, r7
 800bad4:	f7f4 fd88 	bl	80005e8 <__aeabi_dmul>
 800bad8:	a329      	add	r3, pc, #164	; (adr r3, 800bb80 <__ieee754_asin+0x330>)
 800bada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bade:	f7f4 fbcd 	bl	800027c <__adddf3>
 800bae2:	4632      	mov	r2, r6
 800bae4:	463b      	mov	r3, r7
 800bae6:	f7f4 fd7f 	bl	80005e8 <__aeabi_dmul>
 800baea:	a327      	add	r3, pc, #156	; (adr r3, 800bb88 <__ieee754_asin+0x338>)
 800baec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf0:	f7f4 fbc2 	bl	8000278 <__aeabi_dsub>
 800baf4:	4632      	mov	r2, r6
 800baf6:	463b      	mov	r3, r7
 800baf8:	f7f4 fd76 	bl	80005e8 <__aeabi_dmul>
 800bafc:	4b26      	ldr	r3, [pc, #152]	; (800bb98 <__ieee754_asin+0x348>)
 800bafe:	2200      	movs	r2, #0
 800bb00:	f7f4 fbbc 	bl	800027c <__adddf3>
 800bb04:	4602      	mov	r2, r0
 800bb06:	460b      	mov	r3, r1
 800bb08:	4640      	mov	r0, r8
 800bb0a:	4649      	mov	r1, r9
 800bb0c:	f7f4 fe96 	bl	800083c <__aeabi_ddiv>
 800bb10:	4622      	mov	r2, r4
 800bb12:	462b      	mov	r3, r5
 800bb14:	f7f4 fd68 	bl	80005e8 <__aeabi_dmul>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	4629      	mov	r1, r5
 800bb20:	e6bf      	b.n	800b8a2 <__ieee754_asin+0x52>
 800bb22:	bf00      	nop
 800bb24:	f3af 8000 	nop.w
 800bb28:	54442d18 	.word	0x54442d18
 800bb2c:	3ff921fb 	.word	0x3ff921fb
 800bb30:	33145c07 	.word	0x33145c07
 800bb34:	3c91a626 	.word	0x3c91a626
 800bb38:	8800759c 	.word	0x8800759c
 800bb3c:	7e37e43c 	.word	0x7e37e43c
 800bb40:	0dfdf709 	.word	0x0dfdf709
 800bb44:	3f023de1 	.word	0x3f023de1
 800bb48:	7501b288 	.word	0x7501b288
 800bb4c:	3f49efe0 	.word	0x3f49efe0
 800bb50:	b5688f3b 	.word	0xb5688f3b
 800bb54:	3fa48228 	.word	0x3fa48228
 800bb58:	0e884455 	.word	0x0e884455
 800bb5c:	3fc9c155 	.word	0x3fc9c155
 800bb60:	03eb6f7d 	.word	0x03eb6f7d
 800bb64:	3fd4d612 	.word	0x3fd4d612
 800bb68:	55555555 	.word	0x55555555
 800bb6c:	3fc55555 	.word	0x3fc55555
 800bb70:	b12e9282 	.word	0xb12e9282
 800bb74:	3fb3b8c5 	.word	0x3fb3b8c5
 800bb78:	1b8d0159 	.word	0x1b8d0159
 800bb7c:	3fe6066c 	.word	0x3fe6066c
 800bb80:	9c598ac8 	.word	0x9c598ac8
 800bb84:	40002ae5 	.word	0x40002ae5
 800bb88:	1c8a2d4b 	.word	0x1c8a2d4b
 800bb8c:	40033a27 	.word	0x40033a27
 800bb90:	3fefffff 	.word	0x3fefffff
 800bb94:	3fdfffff 	.word	0x3fdfffff
 800bb98:	3ff00000 	.word	0x3ff00000
 800bb9c:	3fe00000 	.word	0x3fe00000
 800bba0:	3fef3332 	.word	0x3fef3332
 800bba4:	ee10 2a10 	vmov	r2, s0
 800bba8:	ee10 0a10 	vmov	r0, s0
 800bbac:	465b      	mov	r3, fp
 800bbae:	4659      	mov	r1, fp
 800bbb0:	f7f4 fb64 	bl	800027c <__adddf3>
 800bbb4:	4632      	mov	r2, r6
 800bbb6:	463b      	mov	r3, r7
 800bbb8:	ec41 0b19 	vmov	d9, r0, r1
 800bbbc:	ec51 0b18 	vmov	r0, r1, d8
 800bbc0:	f7f4 fe3c 	bl	800083c <__aeabi_ddiv>
 800bbc4:	4602      	mov	r2, r0
 800bbc6:	460b      	mov	r3, r1
 800bbc8:	ec51 0b19 	vmov	r0, r1, d9
 800bbcc:	f7f4 fd0c 	bl	80005e8 <__aeabi_dmul>
 800bbd0:	f04f 0800 	mov.w	r8, #0
 800bbd4:	4606      	mov	r6, r0
 800bbd6:	460f      	mov	r7, r1
 800bbd8:	4642      	mov	r2, r8
 800bbda:	465b      	mov	r3, fp
 800bbdc:	4640      	mov	r0, r8
 800bbde:	4659      	mov	r1, fp
 800bbe0:	f7f4 fd02 	bl	80005e8 <__aeabi_dmul>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	4620      	mov	r0, r4
 800bbea:	4629      	mov	r1, r5
 800bbec:	f7f4 fb44 	bl	8000278 <__aeabi_dsub>
 800bbf0:	4642      	mov	r2, r8
 800bbf2:	4604      	mov	r4, r0
 800bbf4:	460d      	mov	r5, r1
 800bbf6:	465b      	mov	r3, fp
 800bbf8:	4650      	mov	r0, sl
 800bbfa:	4659      	mov	r1, fp
 800bbfc:	f7f4 fb3e 	bl	800027c <__adddf3>
 800bc00:	4602      	mov	r2, r0
 800bc02:	460b      	mov	r3, r1
 800bc04:	4620      	mov	r0, r4
 800bc06:	4629      	mov	r1, r5
 800bc08:	f7f4 fe18 	bl	800083c <__aeabi_ddiv>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	f7f4 fb34 	bl	800027c <__adddf3>
 800bc14:	4602      	mov	r2, r0
 800bc16:	460b      	mov	r3, r1
 800bc18:	a113      	add	r1, pc, #76	; (adr r1, 800bc68 <__ieee754_asin+0x418>)
 800bc1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc1e:	f7f4 fb2b 	bl	8000278 <__aeabi_dsub>
 800bc22:	4602      	mov	r2, r0
 800bc24:	460b      	mov	r3, r1
 800bc26:	4630      	mov	r0, r6
 800bc28:	4639      	mov	r1, r7
 800bc2a:	f7f4 fb25 	bl	8000278 <__aeabi_dsub>
 800bc2e:	4642      	mov	r2, r8
 800bc30:	4604      	mov	r4, r0
 800bc32:	460d      	mov	r5, r1
 800bc34:	465b      	mov	r3, fp
 800bc36:	4640      	mov	r0, r8
 800bc38:	4659      	mov	r1, fp
 800bc3a:	f7f4 fb1f 	bl	800027c <__adddf3>
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	a10b      	add	r1, pc, #44	; (adr r1, 800bc70 <__ieee754_asin+0x420>)
 800bc44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc48:	f7f4 fb16 	bl	8000278 <__aeabi_dsub>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	460b      	mov	r3, r1
 800bc50:	4620      	mov	r0, r4
 800bc52:	4629      	mov	r1, r5
 800bc54:	f7f4 fb10 	bl	8000278 <__aeabi_dsub>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	a104      	add	r1, pc, #16	; (adr r1, 800bc70 <__ieee754_asin+0x420>)
 800bc5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc62:	e6dd      	b.n	800ba20 <__ieee754_asin+0x1d0>
 800bc64:	f3af 8000 	nop.w
 800bc68:	33145c07 	.word	0x33145c07
 800bc6c:	3c91a626 	.word	0x3c91a626
 800bc70:	54442d18 	.word	0x54442d18
 800bc74:	3fe921fb 	.word	0x3fe921fb

0800bc78 <__ieee754_atan2>:
 800bc78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc7c:	ec57 6b11 	vmov	r6, r7, d1
 800bc80:	4273      	negs	r3, r6
 800bc82:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800be00 <__ieee754_atan2+0x188>
 800bc86:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800bc8a:	4333      	orrs	r3, r6
 800bc8c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bc90:	4543      	cmp	r3, r8
 800bc92:	ec51 0b10 	vmov	r0, r1, d0
 800bc96:	ee11 5a10 	vmov	r5, s2
 800bc9a:	d80a      	bhi.n	800bcb2 <__ieee754_atan2+0x3a>
 800bc9c:	4244      	negs	r4, r0
 800bc9e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bca2:	4304      	orrs	r4, r0
 800bca4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bca8:	4544      	cmp	r4, r8
 800bcaa:	ee10 9a10 	vmov	r9, s0
 800bcae:	468e      	mov	lr, r1
 800bcb0:	d907      	bls.n	800bcc2 <__ieee754_atan2+0x4a>
 800bcb2:	4632      	mov	r2, r6
 800bcb4:	463b      	mov	r3, r7
 800bcb6:	f7f4 fae1 	bl	800027c <__adddf3>
 800bcba:	ec41 0b10 	vmov	d0, r0, r1
 800bcbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcc2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800bcc6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bcca:	4334      	orrs	r4, r6
 800bccc:	d103      	bne.n	800bcd6 <__ieee754_atan2+0x5e>
 800bcce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcd2:	f000 bed1 	b.w	800ca78 <atan>
 800bcd6:	17bc      	asrs	r4, r7, #30
 800bcd8:	f004 0402 	and.w	r4, r4, #2
 800bcdc:	ea53 0909 	orrs.w	r9, r3, r9
 800bce0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bce4:	d107      	bne.n	800bcf6 <__ieee754_atan2+0x7e>
 800bce6:	2c02      	cmp	r4, #2
 800bce8:	d05f      	beq.n	800bdaa <__ieee754_atan2+0x132>
 800bcea:	2c03      	cmp	r4, #3
 800bcec:	d1e5      	bne.n	800bcba <__ieee754_atan2+0x42>
 800bcee:	a140      	add	r1, pc, #256	; (adr r1, 800bdf0 <__ieee754_atan2+0x178>)
 800bcf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcf4:	e7e1      	b.n	800bcba <__ieee754_atan2+0x42>
 800bcf6:	4315      	orrs	r5, r2
 800bcf8:	d106      	bne.n	800bd08 <__ieee754_atan2+0x90>
 800bcfa:	f1be 0f00 	cmp.w	lr, #0
 800bcfe:	da5f      	bge.n	800bdc0 <__ieee754_atan2+0x148>
 800bd00:	a13d      	add	r1, pc, #244	; (adr r1, 800bdf8 <__ieee754_atan2+0x180>)
 800bd02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd06:	e7d8      	b.n	800bcba <__ieee754_atan2+0x42>
 800bd08:	4542      	cmp	r2, r8
 800bd0a:	d10f      	bne.n	800bd2c <__ieee754_atan2+0xb4>
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	f104 34ff 	add.w	r4, r4, #4294967295
 800bd12:	d107      	bne.n	800bd24 <__ieee754_atan2+0xac>
 800bd14:	2c02      	cmp	r4, #2
 800bd16:	d84c      	bhi.n	800bdb2 <__ieee754_atan2+0x13a>
 800bd18:	4b33      	ldr	r3, [pc, #204]	; (800bde8 <__ieee754_atan2+0x170>)
 800bd1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bd22:	e7ca      	b.n	800bcba <__ieee754_atan2+0x42>
 800bd24:	2c02      	cmp	r4, #2
 800bd26:	d848      	bhi.n	800bdba <__ieee754_atan2+0x142>
 800bd28:	4b30      	ldr	r3, [pc, #192]	; (800bdec <__ieee754_atan2+0x174>)
 800bd2a:	e7f6      	b.n	800bd1a <__ieee754_atan2+0xa2>
 800bd2c:	4543      	cmp	r3, r8
 800bd2e:	d0e4      	beq.n	800bcfa <__ieee754_atan2+0x82>
 800bd30:	1a9b      	subs	r3, r3, r2
 800bd32:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800bd36:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bd3a:	da1e      	bge.n	800bd7a <__ieee754_atan2+0x102>
 800bd3c:	2f00      	cmp	r7, #0
 800bd3e:	da01      	bge.n	800bd44 <__ieee754_atan2+0xcc>
 800bd40:	323c      	adds	r2, #60	; 0x3c
 800bd42:	db1e      	blt.n	800bd82 <__ieee754_atan2+0x10a>
 800bd44:	4632      	mov	r2, r6
 800bd46:	463b      	mov	r3, r7
 800bd48:	f7f4 fd78 	bl	800083c <__aeabi_ddiv>
 800bd4c:	ec41 0b10 	vmov	d0, r0, r1
 800bd50:	f7ff fbd6 	bl	800b500 <fabs>
 800bd54:	f000 fe90 	bl	800ca78 <atan>
 800bd58:	ec51 0b10 	vmov	r0, r1, d0
 800bd5c:	2c01      	cmp	r4, #1
 800bd5e:	d013      	beq.n	800bd88 <__ieee754_atan2+0x110>
 800bd60:	2c02      	cmp	r4, #2
 800bd62:	d015      	beq.n	800bd90 <__ieee754_atan2+0x118>
 800bd64:	2c00      	cmp	r4, #0
 800bd66:	d0a8      	beq.n	800bcba <__ieee754_atan2+0x42>
 800bd68:	a317      	add	r3, pc, #92	; (adr r3, 800bdc8 <__ieee754_atan2+0x150>)
 800bd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd6e:	f7f4 fa83 	bl	8000278 <__aeabi_dsub>
 800bd72:	a317      	add	r3, pc, #92	; (adr r3, 800bdd0 <__ieee754_atan2+0x158>)
 800bd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd78:	e014      	b.n	800bda4 <__ieee754_atan2+0x12c>
 800bd7a:	a117      	add	r1, pc, #92	; (adr r1, 800bdd8 <__ieee754_atan2+0x160>)
 800bd7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd80:	e7ec      	b.n	800bd5c <__ieee754_atan2+0xe4>
 800bd82:	2000      	movs	r0, #0
 800bd84:	2100      	movs	r1, #0
 800bd86:	e7e9      	b.n	800bd5c <__ieee754_atan2+0xe4>
 800bd88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd8c:	4619      	mov	r1, r3
 800bd8e:	e794      	b.n	800bcba <__ieee754_atan2+0x42>
 800bd90:	a30d      	add	r3, pc, #52	; (adr r3, 800bdc8 <__ieee754_atan2+0x150>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	f7f4 fa6f 	bl	8000278 <__aeabi_dsub>
 800bd9a:	4602      	mov	r2, r0
 800bd9c:	460b      	mov	r3, r1
 800bd9e:	a10c      	add	r1, pc, #48	; (adr r1, 800bdd0 <__ieee754_atan2+0x158>)
 800bda0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bda4:	f7f4 fa68 	bl	8000278 <__aeabi_dsub>
 800bda8:	e787      	b.n	800bcba <__ieee754_atan2+0x42>
 800bdaa:	a109      	add	r1, pc, #36	; (adr r1, 800bdd0 <__ieee754_atan2+0x158>)
 800bdac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdb0:	e783      	b.n	800bcba <__ieee754_atan2+0x42>
 800bdb2:	a10b      	add	r1, pc, #44	; (adr r1, 800bde0 <__ieee754_atan2+0x168>)
 800bdb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdb8:	e77f      	b.n	800bcba <__ieee754_atan2+0x42>
 800bdba:	2000      	movs	r0, #0
 800bdbc:	2100      	movs	r1, #0
 800bdbe:	e77c      	b.n	800bcba <__ieee754_atan2+0x42>
 800bdc0:	a105      	add	r1, pc, #20	; (adr r1, 800bdd8 <__ieee754_atan2+0x160>)
 800bdc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdc6:	e778      	b.n	800bcba <__ieee754_atan2+0x42>
 800bdc8:	33145c07 	.word	0x33145c07
 800bdcc:	3ca1a626 	.word	0x3ca1a626
 800bdd0:	54442d18 	.word	0x54442d18
 800bdd4:	400921fb 	.word	0x400921fb
 800bdd8:	54442d18 	.word	0x54442d18
 800bddc:	3ff921fb 	.word	0x3ff921fb
 800bde0:	54442d18 	.word	0x54442d18
 800bde4:	3fe921fb 	.word	0x3fe921fb
 800bde8:	08010898 	.word	0x08010898
 800bdec:	080108b0 	.word	0x080108b0
 800bdf0:	54442d18 	.word	0x54442d18
 800bdf4:	c00921fb 	.word	0xc00921fb
 800bdf8:	54442d18 	.word	0x54442d18
 800bdfc:	bff921fb 	.word	0xbff921fb
 800be00:	7ff00000 	.word	0x7ff00000

0800be04 <__ieee754_fmod>:
 800be04:	ec53 2b11 	vmov	r2, r3, d1
 800be08:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800be0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be10:	ea5c 0402 	orrs.w	r4, ip, r2
 800be14:	ec51 0b10 	vmov	r0, r1, d0
 800be18:	ee11 7a10 	vmov	r7, s2
 800be1c:	ee11 ea10 	vmov	lr, s2
 800be20:	461e      	mov	r6, r3
 800be22:	d00c      	beq.n	800be3e <__ieee754_fmod+0x3a>
 800be24:	4c78      	ldr	r4, [pc, #480]	; (800c008 <__ieee754_fmod+0x204>)
 800be26:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800be2a:	45a0      	cmp	r8, r4
 800be2c:	4689      	mov	r9, r1
 800be2e:	dc06      	bgt.n	800be3e <__ieee754_fmod+0x3a>
 800be30:	4254      	negs	r4, r2
 800be32:	4d76      	ldr	r5, [pc, #472]	; (800c00c <__ieee754_fmod+0x208>)
 800be34:	4314      	orrs	r4, r2
 800be36:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800be3a:	42ac      	cmp	r4, r5
 800be3c:	d909      	bls.n	800be52 <__ieee754_fmod+0x4e>
 800be3e:	f7f4 fbd3 	bl	80005e8 <__aeabi_dmul>
 800be42:	4602      	mov	r2, r0
 800be44:	460b      	mov	r3, r1
 800be46:	f7f4 fcf9 	bl	800083c <__aeabi_ddiv>
 800be4a:	ec41 0b10 	vmov	d0, r0, r1
 800be4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be52:	45e0      	cmp	r8, ip
 800be54:	ee10 aa10 	vmov	sl, s0
 800be58:	ee10 4a10 	vmov	r4, s0
 800be5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800be60:	dc09      	bgt.n	800be76 <__ieee754_fmod+0x72>
 800be62:	dbf2      	blt.n	800be4a <__ieee754_fmod+0x46>
 800be64:	4290      	cmp	r0, r2
 800be66:	d3f0      	bcc.n	800be4a <__ieee754_fmod+0x46>
 800be68:	d105      	bne.n	800be76 <__ieee754_fmod+0x72>
 800be6a:	4b69      	ldr	r3, [pc, #420]	; (800c010 <__ieee754_fmod+0x20c>)
 800be6c:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800be70:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be74:	e7e9      	b.n	800be4a <__ieee754_fmod+0x46>
 800be76:	4a65      	ldr	r2, [pc, #404]	; (800c00c <__ieee754_fmod+0x208>)
 800be78:	ea19 0f02 	tst.w	r9, r2
 800be7c:	d148      	bne.n	800bf10 <__ieee754_fmod+0x10c>
 800be7e:	f1b8 0f00 	cmp.w	r8, #0
 800be82:	d13d      	bne.n	800bf00 <__ieee754_fmod+0xfc>
 800be84:	4963      	ldr	r1, [pc, #396]	; (800c014 <__ieee754_fmod+0x210>)
 800be86:	4653      	mov	r3, sl
 800be88:	2b00      	cmp	r3, #0
 800be8a:	dc36      	bgt.n	800befa <__ieee754_fmod+0xf6>
 800be8c:	4216      	tst	r6, r2
 800be8e:	d14f      	bne.n	800bf30 <__ieee754_fmod+0x12c>
 800be90:	f1bc 0f00 	cmp.w	ip, #0
 800be94:	d144      	bne.n	800bf20 <__ieee754_fmod+0x11c>
 800be96:	4a5f      	ldr	r2, [pc, #380]	; (800c014 <__ieee754_fmod+0x210>)
 800be98:	463b      	mov	r3, r7
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	dc3d      	bgt.n	800bf1a <__ieee754_fmod+0x116>
 800be9e:	485e      	ldr	r0, [pc, #376]	; (800c018 <__ieee754_fmod+0x214>)
 800bea0:	4281      	cmp	r1, r0
 800bea2:	db4a      	blt.n	800bf3a <__ieee754_fmod+0x136>
 800bea4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bea8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800beac:	485a      	ldr	r0, [pc, #360]	; (800c018 <__ieee754_fmod+0x214>)
 800beae:	4282      	cmp	r2, r0
 800beb0:	db57      	blt.n	800bf62 <__ieee754_fmod+0x15e>
 800beb2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800beb6:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800beba:	1a89      	subs	r1, r1, r2
 800bebc:	1b98      	subs	r0, r3, r6
 800bebe:	eba4 070e 	sub.w	r7, r4, lr
 800bec2:	2900      	cmp	r1, #0
 800bec4:	d162      	bne.n	800bf8c <__ieee754_fmod+0x188>
 800bec6:	4574      	cmp	r4, lr
 800bec8:	bf38      	it	cc
 800beca:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800bece:	2800      	cmp	r0, #0
 800bed0:	bfa4      	itt	ge
 800bed2:	463c      	movge	r4, r7
 800bed4:	4603      	movge	r3, r0
 800bed6:	ea53 0104 	orrs.w	r1, r3, r4
 800beda:	d0c6      	beq.n	800be6a <__ieee754_fmod+0x66>
 800bedc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bee0:	db69      	blt.n	800bfb6 <__ieee754_fmod+0x1b2>
 800bee2:	494d      	ldr	r1, [pc, #308]	; (800c018 <__ieee754_fmod+0x214>)
 800bee4:	428a      	cmp	r2, r1
 800bee6:	db6c      	blt.n	800bfc2 <__ieee754_fmod+0x1be>
 800bee8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800beec:	432b      	orrs	r3, r5
 800beee:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800bef2:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800bef6:	4620      	mov	r0, r4
 800bef8:	e7a7      	b.n	800be4a <__ieee754_fmod+0x46>
 800befa:	3901      	subs	r1, #1
 800befc:	005b      	lsls	r3, r3, #1
 800befe:	e7c3      	b.n	800be88 <__ieee754_fmod+0x84>
 800bf00:	4945      	ldr	r1, [pc, #276]	; (800c018 <__ieee754_fmod+0x214>)
 800bf02:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	ddc0      	ble.n	800be8c <__ieee754_fmod+0x88>
 800bf0a:	3901      	subs	r1, #1
 800bf0c:	005b      	lsls	r3, r3, #1
 800bf0e:	e7fa      	b.n	800bf06 <__ieee754_fmod+0x102>
 800bf10:	ea4f 5128 	mov.w	r1, r8, asr #20
 800bf14:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800bf18:	e7b8      	b.n	800be8c <__ieee754_fmod+0x88>
 800bf1a:	3a01      	subs	r2, #1
 800bf1c:	005b      	lsls	r3, r3, #1
 800bf1e:	e7bc      	b.n	800be9a <__ieee754_fmod+0x96>
 800bf20:	4a3d      	ldr	r2, [pc, #244]	; (800c018 <__ieee754_fmod+0x214>)
 800bf22:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	ddb9      	ble.n	800be9e <__ieee754_fmod+0x9a>
 800bf2a:	3a01      	subs	r2, #1
 800bf2c:	005b      	lsls	r3, r3, #1
 800bf2e:	e7fa      	b.n	800bf26 <__ieee754_fmod+0x122>
 800bf30:	ea4f 522c 	mov.w	r2, ip, asr #20
 800bf34:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800bf38:	e7b1      	b.n	800be9e <__ieee754_fmod+0x9a>
 800bf3a:	1a40      	subs	r0, r0, r1
 800bf3c:	281f      	cmp	r0, #31
 800bf3e:	dc0a      	bgt.n	800bf56 <__ieee754_fmod+0x152>
 800bf40:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800bf44:	fa08 f800 	lsl.w	r8, r8, r0
 800bf48:	fa2a f303 	lsr.w	r3, sl, r3
 800bf4c:	ea43 0308 	orr.w	r3, r3, r8
 800bf50:	fa0a f400 	lsl.w	r4, sl, r0
 800bf54:	e7aa      	b.n	800beac <__ieee754_fmod+0xa8>
 800bf56:	4b31      	ldr	r3, [pc, #196]	; (800c01c <__ieee754_fmod+0x218>)
 800bf58:	1a5b      	subs	r3, r3, r1
 800bf5a:	fa0a f303 	lsl.w	r3, sl, r3
 800bf5e:	2400      	movs	r4, #0
 800bf60:	e7a4      	b.n	800beac <__ieee754_fmod+0xa8>
 800bf62:	1a80      	subs	r0, r0, r2
 800bf64:	281f      	cmp	r0, #31
 800bf66:	dc0a      	bgt.n	800bf7e <__ieee754_fmod+0x17a>
 800bf68:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800bf6c:	fa0c fc00 	lsl.w	ip, ip, r0
 800bf70:	fa27 f606 	lsr.w	r6, r7, r6
 800bf74:	ea46 060c 	orr.w	r6, r6, ip
 800bf78:	fa07 fe00 	lsl.w	lr, r7, r0
 800bf7c:	e79d      	b.n	800beba <__ieee754_fmod+0xb6>
 800bf7e:	4e27      	ldr	r6, [pc, #156]	; (800c01c <__ieee754_fmod+0x218>)
 800bf80:	1ab6      	subs	r6, r6, r2
 800bf82:	fa07 f606 	lsl.w	r6, r7, r6
 800bf86:	f04f 0e00 	mov.w	lr, #0
 800bf8a:	e796      	b.n	800beba <__ieee754_fmod+0xb6>
 800bf8c:	4574      	cmp	r4, lr
 800bf8e:	bf38      	it	cc
 800bf90:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800bf94:	2800      	cmp	r0, #0
 800bf96:	da05      	bge.n	800bfa4 <__ieee754_fmod+0x1a0>
 800bf98:	0fe0      	lsrs	r0, r4, #31
 800bf9a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800bf9e:	0064      	lsls	r4, r4, #1
 800bfa0:	3901      	subs	r1, #1
 800bfa2:	e78b      	b.n	800bebc <__ieee754_fmod+0xb8>
 800bfa4:	ea50 0307 	orrs.w	r3, r0, r7
 800bfa8:	f43f af5f 	beq.w	800be6a <__ieee754_fmod+0x66>
 800bfac:	0ffb      	lsrs	r3, r7, #31
 800bfae:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800bfb2:	007c      	lsls	r4, r7, #1
 800bfb4:	e7f4      	b.n	800bfa0 <__ieee754_fmod+0x19c>
 800bfb6:	0fe1      	lsrs	r1, r4, #31
 800bfb8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800bfbc:	0064      	lsls	r4, r4, #1
 800bfbe:	3a01      	subs	r2, #1
 800bfc0:	e78c      	b.n	800bedc <__ieee754_fmod+0xd8>
 800bfc2:	1a89      	subs	r1, r1, r2
 800bfc4:	2914      	cmp	r1, #20
 800bfc6:	dc0a      	bgt.n	800bfde <__ieee754_fmod+0x1da>
 800bfc8:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800bfcc:	fa03 f202 	lsl.w	r2, r3, r2
 800bfd0:	40cc      	lsrs	r4, r1
 800bfd2:	4322      	orrs	r2, r4
 800bfd4:	410b      	asrs	r3, r1
 800bfd6:	ea43 0105 	orr.w	r1, r3, r5
 800bfda:	4610      	mov	r0, r2
 800bfdc:	e735      	b.n	800be4a <__ieee754_fmod+0x46>
 800bfde:	291f      	cmp	r1, #31
 800bfe0:	dc07      	bgt.n	800bff2 <__ieee754_fmod+0x1ee>
 800bfe2:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800bfe6:	40cc      	lsrs	r4, r1
 800bfe8:	fa03 f202 	lsl.w	r2, r3, r2
 800bfec:	4322      	orrs	r2, r4
 800bfee:	462b      	mov	r3, r5
 800bff0:	e7f1      	b.n	800bfd6 <__ieee754_fmod+0x1d2>
 800bff2:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800bff6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bffa:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800bffe:	32e2      	adds	r2, #226	; 0xe2
 800c000:	fa43 f202 	asr.w	r2, r3, r2
 800c004:	e7f3      	b.n	800bfee <__ieee754_fmod+0x1ea>
 800c006:	bf00      	nop
 800c008:	7fefffff 	.word	0x7fefffff
 800c00c:	7ff00000 	.word	0x7ff00000
 800c010:	080108c8 	.word	0x080108c8
 800c014:	fffffbed 	.word	0xfffffbed
 800c018:	fffffc02 	.word	0xfffffc02
 800c01c:	fffffbe2 	.word	0xfffffbe2

0800c020 <__ieee754_pow>:
 800c020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c024:	ed2d 8b06 	vpush	{d8-d10}
 800c028:	b089      	sub	sp, #36	; 0x24
 800c02a:	ed8d 1b00 	vstr	d1, [sp]
 800c02e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c032:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c036:	ea58 0102 	orrs.w	r1, r8, r2
 800c03a:	ec57 6b10 	vmov	r6, r7, d0
 800c03e:	d115      	bne.n	800c06c <__ieee754_pow+0x4c>
 800c040:	19b3      	adds	r3, r6, r6
 800c042:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c046:	4152      	adcs	r2, r2
 800c048:	4299      	cmp	r1, r3
 800c04a:	4b89      	ldr	r3, [pc, #548]	; (800c270 <__ieee754_pow+0x250>)
 800c04c:	4193      	sbcs	r3, r2
 800c04e:	f080 84d1 	bcs.w	800c9f4 <__ieee754_pow+0x9d4>
 800c052:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c056:	4630      	mov	r0, r6
 800c058:	4639      	mov	r1, r7
 800c05a:	f7f4 f90f 	bl	800027c <__adddf3>
 800c05e:	ec41 0b10 	vmov	d0, r0, r1
 800c062:	b009      	add	sp, #36	; 0x24
 800c064:	ecbd 8b06 	vpop	{d8-d10}
 800c068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c06c:	4b81      	ldr	r3, [pc, #516]	; (800c274 <__ieee754_pow+0x254>)
 800c06e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c072:	429c      	cmp	r4, r3
 800c074:	ee10 aa10 	vmov	sl, s0
 800c078:	463d      	mov	r5, r7
 800c07a:	dc06      	bgt.n	800c08a <__ieee754_pow+0x6a>
 800c07c:	d101      	bne.n	800c082 <__ieee754_pow+0x62>
 800c07e:	2e00      	cmp	r6, #0
 800c080:	d1e7      	bne.n	800c052 <__ieee754_pow+0x32>
 800c082:	4598      	cmp	r8, r3
 800c084:	dc01      	bgt.n	800c08a <__ieee754_pow+0x6a>
 800c086:	d10f      	bne.n	800c0a8 <__ieee754_pow+0x88>
 800c088:	b172      	cbz	r2, 800c0a8 <__ieee754_pow+0x88>
 800c08a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c08e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c092:	ea55 050a 	orrs.w	r5, r5, sl
 800c096:	d1dc      	bne.n	800c052 <__ieee754_pow+0x32>
 800c098:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c09c:	18db      	adds	r3, r3, r3
 800c09e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c0a2:	4152      	adcs	r2, r2
 800c0a4:	429d      	cmp	r5, r3
 800c0a6:	e7d0      	b.n	800c04a <__ieee754_pow+0x2a>
 800c0a8:	2d00      	cmp	r5, #0
 800c0aa:	da3b      	bge.n	800c124 <__ieee754_pow+0x104>
 800c0ac:	4b72      	ldr	r3, [pc, #456]	; (800c278 <__ieee754_pow+0x258>)
 800c0ae:	4598      	cmp	r8, r3
 800c0b0:	dc51      	bgt.n	800c156 <__ieee754_pow+0x136>
 800c0b2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c0b6:	4598      	cmp	r8, r3
 800c0b8:	f340 84ab 	ble.w	800ca12 <__ieee754_pow+0x9f2>
 800c0bc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c0c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c0c4:	2b14      	cmp	r3, #20
 800c0c6:	dd0f      	ble.n	800c0e8 <__ieee754_pow+0xc8>
 800c0c8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c0cc:	fa22 f103 	lsr.w	r1, r2, r3
 800c0d0:	fa01 f303 	lsl.w	r3, r1, r3
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	f040 849c 	bne.w	800ca12 <__ieee754_pow+0x9f2>
 800c0da:	f001 0101 	and.w	r1, r1, #1
 800c0de:	f1c1 0302 	rsb	r3, r1, #2
 800c0e2:	9304      	str	r3, [sp, #16]
 800c0e4:	b182      	cbz	r2, 800c108 <__ieee754_pow+0xe8>
 800c0e6:	e05f      	b.n	800c1a8 <__ieee754_pow+0x188>
 800c0e8:	2a00      	cmp	r2, #0
 800c0ea:	d15b      	bne.n	800c1a4 <__ieee754_pow+0x184>
 800c0ec:	f1c3 0314 	rsb	r3, r3, #20
 800c0f0:	fa48 f103 	asr.w	r1, r8, r3
 800c0f4:	fa01 f303 	lsl.w	r3, r1, r3
 800c0f8:	4543      	cmp	r3, r8
 800c0fa:	f040 8487 	bne.w	800ca0c <__ieee754_pow+0x9ec>
 800c0fe:	f001 0101 	and.w	r1, r1, #1
 800c102:	f1c1 0302 	rsb	r3, r1, #2
 800c106:	9304      	str	r3, [sp, #16]
 800c108:	4b5c      	ldr	r3, [pc, #368]	; (800c27c <__ieee754_pow+0x25c>)
 800c10a:	4598      	cmp	r8, r3
 800c10c:	d132      	bne.n	800c174 <__ieee754_pow+0x154>
 800c10e:	f1b9 0f00 	cmp.w	r9, #0
 800c112:	f280 8477 	bge.w	800ca04 <__ieee754_pow+0x9e4>
 800c116:	4959      	ldr	r1, [pc, #356]	; (800c27c <__ieee754_pow+0x25c>)
 800c118:	4632      	mov	r2, r6
 800c11a:	463b      	mov	r3, r7
 800c11c:	2000      	movs	r0, #0
 800c11e:	f7f4 fb8d 	bl	800083c <__aeabi_ddiv>
 800c122:	e79c      	b.n	800c05e <__ieee754_pow+0x3e>
 800c124:	2300      	movs	r3, #0
 800c126:	9304      	str	r3, [sp, #16]
 800c128:	2a00      	cmp	r2, #0
 800c12a:	d13d      	bne.n	800c1a8 <__ieee754_pow+0x188>
 800c12c:	4b51      	ldr	r3, [pc, #324]	; (800c274 <__ieee754_pow+0x254>)
 800c12e:	4598      	cmp	r8, r3
 800c130:	d1ea      	bne.n	800c108 <__ieee754_pow+0xe8>
 800c132:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c136:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c13a:	ea53 030a 	orrs.w	r3, r3, sl
 800c13e:	f000 8459 	beq.w	800c9f4 <__ieee754_pow+0x9d4>
 800c142:	4b4f      	ldr	r3, [pc, #316]	; (800c280 <__ieee754_pow+0x260>)
 800c144:	429c      	cmp	r4, r3
 800c146:	dd08      	ble.n	800c15a <__ieee754_pow+0x13a>
 800c148:	f1b9 0f00 	cmp.w	r9, #0
 800c14c:	f2c0 8456 	blt.w	800c9fc <__ieee754_pow+0x9dc>
 800c150:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c154:	e783      	b.n	800c05e <__ieee754_pow+0x3e>
 800c156:	2302      	movs	r3, #2
 800c158:	e7e5      	b.n	800c126 <__ieee754_pow+0x106>
 800c15a:	f1b9 0f00 	cmp.w	r9, #0
 800c15e:	f04f 0000 	mov.w	r0, #0
 800c162:	f04f 0100 	mov.w	r1, #0
 800c166:	f6bf af7a 	bge.w	800c05e <__ieee754_pow+0x3e>
 800c16a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c16e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c172:	e774      	b.n	800c05e <__ieee754_pow+0x3e>
 800c174:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c178:	d106      	bne.n	800c188 <__ieee754_pow+0x168>
 800c17a:	4632      	mov	r2, r6
 800c17c:	463b      	mov	r3, r7
 800c17e:	4630      	mov	r0, r6
 800c180:	4639      	mov	r1, r7
 800c182:	f7f4 fa31 	bl	80005e8 <__aeabi_dmul>
 800c186:	e76a      	b.n	800c05e <__ieee754_pow+0x3e>
 800c188:	4b3e      	ldr	r3, [pc, #248]	; (800c284 <__ieee754_pow+0x264>)
 800c18a:	4599      	cmp	r9, r3
 800c18c:	d10c      	bne.n	800c1a8 <__ieee754_pow+0x188>
 800c18e:	2d00      	cmp	r5, #0
 800c190:	db0a      	blt.n	800c1a8 <__ieee754_pow+0x188>
 800c192:	ec47 6b10 	vmov	d0, r6, r7
 800c196:	b009      	add	sp, #36	; 0x24
 800c198:	ecbd 8b06 	vpop	{d8-d10}
 800c19c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a0:	f7ff ba76 	b.w	800b690 <__ieee754_sqrt>
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	9304      	str	r3, [sp, #16]
 800c1a8:	ec47 6b10 	vmov	d0, r6, r7
 800c1ac:	f7ff f9a8 	bl	800b500 <fabs>
 800c1b0:	ec51 0b10 	vmov	r0, r1, d0
 800c1b4:	f1ba 0f00 	cmp.w	sl, #0
 800c1b8:	d129      	bne.n	800c20e <__ieee754_pow+0x1ee>
 800c1ba:	b124      	cbz	r4, 800c1c6 <__ieee754_pow+0x1a6>
 800c1bc:	4b2f      	ldr	r3, [pc, #188]	; (800c27c <__ieee754_pow+0x25c>)
 800c1be:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	d123      	bne.n	800c20e <__ieee754_pow+0x1ee>
 800c1c6:	f1b9 0f00 	cmp.w	r9, #0
 800c1ca:	da05      	bge.n	800c1d8 <__ieee754_pow+0x1b8>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	460b      	mov	r3, r1
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	492a      	ldr	r1, [pc, #168]	; (800c27c <__ieee754_pow+0x25c>)
 800c1d4:	f7f4 fb32 	bl	800083c <__aeabi_ddiv>
 800c1d8:	2d00      	cmp	r5, #0
 800c1da:	f6bf af40 	bge.w	800c05e <__ieee754_pow+0x3e>
 800c1de:	9b04      	ldr	r3, [sp, #16]
 800c1e0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c1e4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c1e8:	431c      	orrs	r4, r3
 800c1ea:	d108      	bne.n	800c1fe <__ieee754_pow+0x1de>
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	460b      	mov	r3, r1
 800c1f0:	4610      	mov	r0, r2
 800c1f2:	4619      	mov	r1, r3
 800c1f4:	f7f4 f840 	bl	8000278 <__aeabi_dsub>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	460b      	mov	r3, r1
 800c1fc:	e78f      	b.n	800c11e <__ieee754_pow+0xfe>
 800c1fe:	9b04      	ldr	r3, [sp, #16]
 800c200:	2b01      	cmp	r3, #1
 800c202:	f47f af2c 	bne.w	800c05e <__ieee754_pow+0x3e>
 800c206:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c20a:	4619      	mov	r1, r3
 800c20c:	e727      	b.n	800c05e <__ieee754_pow+0x3e>
 800c20e:	0feb      	lsrs	r3, r5, #31
 800c210:	3b01      	subs	r3, #1
 800c212:	9306      	str	r3, [sp, #24]
 800c214:	9a06      	ldr	r2, [sp, #24]
 800c216:	9b04      	ldr	r3, [sp, #16]
 800c218:	4313      	orrs	r3, r2
 800c21a:	d102      	bne.n	800c222 <__ieee754_pow+0x202>
 800c21c:	4632      	mov	r2, r6
 800c21e:	463b      	mov	r3, r7
 800c220:	e7e6      	b.n	800c1f0 <__ieee754_pow+0x1d0>
 800c222:	4b19      	ldr	r3, [pc, #100]	; (800c288 <__ieee754_pow+0x268>)
 800c224:	4598      	cmp	r8, r3
 800c226:	f340 80fb 	ble.w	800c420 <__ieee754_pow+0x400>
 800c22a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c22e:	4598      	cmp	r8, r3
 800c230:	4b13      	ldr	r3, [pc, #76]	; (800c280 <__ieee754_pow+0x260>)
 800c232:	dd0c      	ble.n	800c24e <__ieee754_pow+0x22e>
 800c234:	429c      	cmp	r4, r3
 800c236:	dc0f      	bgt.n	800c258 <__ieee754_pow+0x238>
 800c238:	f1b9 0f00 	cmp.w	r9, #0
 800c23c:	da0f      	bge.n	800c25e <__ieee754_pow+0x23e>
 800c23e:	2000      	movs	r0, #0
 800c240:	b009      	add	sp, #36	; 0x24
 800c242:	ecbd 8b06 	vpop	{d8-d10}
 800c246:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c24a:	f001 b9aa 	b.w	800d5a2 <__math_oflow>
 800c24e:	429c      	cmp	r4, r3
 800c250:	dbf2      	blt.n	800c238 <__ieee754_pow+0x218>
 800c252:	4b0a      	ldr	r3, [pc, #40]	; (800c27c <__ieee754_pow+0x25c>)
 800c254:	429c      	cmp	r4, r3
 800c256:	dd19      	ble.n	800c28c <__ieee754_pow+0x26c>
 800c258:	f1b9 0f00 	cmp.w	r9, #0
 800c25c:	dcef      	bgt.n	800c23e <__ieee754_pow+0x21e>
 800c25e:	2000      	movs	r0, #0
 800c260:	b009      	add	sp, #36	; 0x24
 800c262:	ecbd 8b06 	vpop	{d8-d10}
 800c266:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c26a:	f001 b991 	b.w	800d590 <__math_uflow>
 800c26e:	bf00      	nop
 800c270:	fff00000 	.word	0xfff00000
 800c274:	7ff00000 	.word	0x7ff00000
 800c278:	433fffff 	.word	0x433fffff
 800c27c:	3ff00000 	.word	0x3ff00000
 800c280:	3fefffff 	.word	0x3fefffff
 800c284:	3fe00000 	.word	0x3fe00000
 800c288:	41e00000 	.word	0x41e00000
 800c28c:	4b60      	ldr	r3, [pc, #384]	; (800c410 <__ieee754_pow+0x3f0>)
 800c28e:	2200      	movs	r2, #0
 800c290:	f7f3 fff2 	bl	8000278 <__aeabi_dsub>
 800c294:	a354      	add	r3, pc, #336	; (adr r3, 800c3e8 <__ieee754_pow+0x3c8>)
 800c296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29a:	4604      	mov	r4, r0
 800c29c:	460d      	mov	r5, r1
 800c29e:	f7f4 f9a3 	bl	80005e8 <__aeabi_dmul>
 800c2a2:	a353      	add	r3, pc, #332	; (adr r3, 800c3f0 <__ieee754_pow+0x3d0>)
 800c2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a8:	4606      	mov	r6, r0
 800c2aa:	460f      	mov	r7, r1
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	4629      	mov	r1, r5
 800c2b0:	f7f4 f99a 	bl	80005e8 <__aeabi_dmul>
 800c2b4:	4b57      	ldr	r3, [pc, #348]	; (800c414 <__ieee754_pow+0x3f4>)
 800c2b6:	4682      	mov	sl, r0
 800c2b8:	468b      	mov	fp, r1
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	4620      	mov	r0, r4
 800c2be:	4629      	mov	r1, r5
 800c2c0:	f7f4 f992 	bl	80005e8 <__aeabi_dmul>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	a14b      	add	r1, pc, #300	; (adr r1, 800c3f8 <__ieee754_pow+0x3d8>)
 800c2ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ce:	f7f3 ffd3 	bl	8000278 <__aeabi_dsub>
 800c2d2:	4622      	mov	r2, r4
 800c2d4:	462b      	mov	r3, r5
 800c2d6:	f7f4 f987 	bl	80005e8 <__aeabi_dmul>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	2000      	movs	r0, #0
 800c2e0:	494d      	ldr	r1, [pc, #308]	; (800c418 <__ieee754_pow+0x3f8>)
 800c2e2:	f7f3 ffc9 	bl	8000278 <__aeabi_dsub>
 800c2e6:	4622      	mov	r2, r4
 800c2e8:	4680      	mov	r8, r0
 800c2ea:	4689      	mov	r9, r1
 800c2ec:	462b      	mov	r3, r5
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	f7f4 f979 	bl	80005e8 <__aeabi_dmul>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	4640      	mov	r0, r8
 800c2fc:	4649      	mov	r1, r9
 800c2fe:	f7f4 f973 	bl	80005e8 <__aeabi_dmul>
 800c302:	a33f      	add	r3, pc, #252	; (adr r3, 800c400 <__ieee754_pow+0x3e0>)
 800c304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c308:	f7f4 f96e 	bl	80005e8 <__aeabi_dmul>
 800c30c:	4602      	mov	r2, r0
 800c30e:	460b      	mov	r3, r1
 800c310:	4650      	mov	r0, sl
 800c312:	4659      	mov	r1, fp
 800c314:	f7f3 ffb0 	bl	8000278 <__aeabi_dsub>
 800c318:	4602      	mov	r2, r0
 800c31a:	460b      	mov	r3, r1
 800c31c:	4680      	mov	r8, r0
 800c31e:	4689      	mov	r9, r1
 800c320:	4630      	mov	r0, r6
 800c322:	4639      	mov	r1, r7
 800c324:	f7f3 ffaa 	bl	800027c <__adddf3>
 800c328:	2000      	movs	r0, #0
 800c32a:	4632      	mov	r2, r6
 800c32c:	463b      	mov	r3, r7
 800c32e:	4604      	mov	r4, r0
 800c330:	460d      	mov	r5, r1
 800c332:	f7f3 ffa1 	bl	8000278 <__aeabi_dsub>
 800c336:	4602      	mov	r2, r0
 800c338:	460b      	mov	r3, r1
 800c33a:	4640      	mov	r0, r8
 800c33c:	4649      	mov	r1, r9
 800c33e:	f7f3 ff9b 	bl	8000278 <__aeabi_dsub>
 800c342:	9b04      	ldr	r3, [sp, #16]
 800c344:	9a06      	ldr	r2, [sp, #24]
 800c346:	3b01      	subs	r3, #1
 800c348:	4313      	orrs	r3, r2
 800c34a:	4682      	mov	sl, r0
 800c34c:	468b      	mov	fp, r1
 800c34e:	f040 81e7 	bne.w	800c720 <__ieee754_pow+0x700>
 800c352:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c408 <__ieee754_pow+0x3e8>
 800c356:	eeb0 8a47 	vmov.f32	s16, s14
 800c35a:	eef0 8a67 	vmov.f32	s17, s15
 800c35e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c362:	2600      	movs	r6, #0
 800c364:	4632      	mov	r2, r6
 800c366:	463b      	mov	r3, r7
 800c368:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c36c:	f7f3 ff84 	bl	8000278 <__aeabi_dsub>
 800c370:	4622      	mov	r2, r4
 800c372:	462b      	mov	r3, r5
 800c374:	f7f4 f938 	bl	80005e8 <__aeabi_dmul>
 800c378:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c37c:	4680      	mov	r8, r0
 800c37e:	4689      	mov	r9, r1
 800c380:	4650      	mov	r0, sl
 800c382:	4659      	mov	r1, fp
 800c384:	f7f4 f930 	bl	80005e8 <__aeabi_dmul>
 800c388:	4602      	mov	r2, r0
 800c38a:	460b      	mov	r3, r1
 800c38c:	4640      	mov	r0, r8
 800c38e:	4649      	mov	r1, r9
 800c390:	f7f3 ff74 	bl	800027c <__adddf3>
 800c394:	4632      	mov	r2, r6
 800c396:	463b      	mov	r3, r7
 800c398:	4680      	mov	r8, r0
 800c39a:	4689      	mov	r9, r1
 800c39c:	4620      	mov	r0, r4
 800c39e:	4629      	mov	r1, r5
 800c3a0:	f7f4 f922 	bl	80005e8 <__aeabi_dmul>
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	460d      	mov	r5, r1
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	4649      	mov	r1, r9
 800c3ae:	4640      	mov	r0, r8
 800c3b0:	f7f3 ff64 	bl	800027c <__adddf3>
 800c3b4:	4b19      	ldr	r3, [pc, #100]	; (800c41c <__ieee754_pow+0x3fc>)
 800c3b6:	4299      	cmp	r1, r3
 800c3b8:	ec45 4b19 	vmov	d9, r4, r5
 800c3bc:	4606      	mov	r6, r0
 800c3be:	460f      	mov	r7, r1
 800c3c0:	468b      	mov	fp, r1
 800c3c2:	f340 82f0 	ble.w	800c9a6 <__ieee754_pow+0x986>
 800c3c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c3ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c3ce:	4303      	orrs	r3, r0
 800c3d0:	f000 81e4 	beq.w	800c79c <__ieee754_pow+0x77c>
 800c3d4:	ec51 0b18 	vmov	r0, r1, d8
 800c3d8:	2200      	movs	r2, #0
 800c3da:	2300      	movs	r3, #0
 800c3dc:	f7f4 fb76 	bl	8000acc <__aeabi_dcmplt>
 800c3e0:	3800      	subs	r0, #0
 800c3e2:	bf18      	it	ne
 800c3e4:	2001      	movne	r0, #1
 800c3e6:	e72b      	b.n	800c240 <__ieee754_pow+0x220>
 800c3e8:	60000000 	.word	0x60000000
 800c3ec:	3ff71547 	.word	0x3ff71547
 800c3f0:	f85ddf44 	.word	0xf85ddf44
 800c3f4:	3e54ae0b 	.word	0x3e54ae0b
 800c3f8:	55555555 	.word	0x55555555
 800c3fc:	3fd55555 	.word	0x3fd55555
 800c400:	652b82fe 	.word	0x652b82fe
 800c404:	3ff71547 	.word	0x3ff71547
 800c408:	00000000 	.word	0x00000000
 800c40c:	bff00000 	.word	0xbff00000
 800c410:	3ff00000 	.word	0x3ff00000
 800c414:	3fd00000 	.word	0x3fd00000
 800c418:	3fe00000 	.word	0x3fe00000
 800c41c:	408fffff 	.word	0x408fffff
 800c420:	4bd5      	ldr	r3, [pc, #852]	; (800c778 <__ieee754_pow+0x758>)
 800c422:	402b      	ands	r3, r5
 800c424:	2200      	movs	r2, #0
 800c426:	b92b      	cbnz	r3, 800c434 <__ieee754_pow+0x414>
 800c428:	4bd4      	ldr	r3, [pc, #848]	; (800c77c <__ieee754_pow+0x75c>)
 800c42a:	f7f4 f8dd 	bl	80005e8 <__aeabi_dmul>
 800c42e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c432:	460c      	mov	r4, r1
 800c434:	1523      	asrs	r3, r4, #20
 800c436:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c43a:	4413      	add	r3, r2
 800c43c:	9305      	str	r3, [sp, #20]
 800c43e:	4bd0      	ldr	r3, [pc, #832]	; (800c780 <__ieee754_pow+0x760>)
 800c440:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c444:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c448:	429c      	cmp	r4, r3
 800c44a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c44e:	dd08      	ble.n	800c462 <__ieee754_pow+0x442>
 800c450:	4bcc      	ldr	r3, [pc, #816]	; (800c784 <__ieee754_pow+0x764>)
 800c452:	429c      	cmp	r4, r3
 800c454:	f340 8162 	ble.w	800c71c <__ieee754_pow+0x6fc>
 800c458:	9b05      	ldr	r3, [sp, #20]
 800c45a:	3301      	adds	r3, #1
 800c45c:	9305      	str	r3, [sp, #20]
 800c45e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c462:	2400      	movs	r4, #0
 800c464:	00e3      	lsls	r3, r4, #3
 800c466:	9307      	str	r3, [sp, #28]
 800c468:	4bc7      	ldr	r3, [pc, #796]	; (800c788 <__ieee754_pow+0x768>)
 800c46a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c46e:	ed93 7b00 	vldr	d7, [r3]
 800c472:	4629      	mov	r1, r5
 800c474:	ec53 2b17 	vmov	r2, r3, d7
 800c478:	eeb0 9a47 	vmov.f32	s18, s14
 800c47c:	eef0 9a67 	vmov.f32	s19, s15
 800c480:	4682      	mov	sl, r0
 800c482:	f7f3 fef9 	bl	8000278 <__aeabi_dsub>
 800c486:	4652      	mov	r2, sl
 800c488:	4606      	mov	r6, r0
 800c48a:	460f      	mov	r7, r1
 800c48c:	462b      	mov	r3, r5
 800c48e:	ec51 0b19 	vmov	r0, r1, d9
 800c492:	f7f3 fef3 	bl	800027c <__adddf3>
 800c496:	4602      	mov	r2, r0
 800c498:	460b      	mov	r3, r1
 800c49a:	2000      	movs	r0, #0
 800c49c:	49bb      	ldr	r1, [pc, #748]	; (800c78c <__ieee754_pow+0x76c>)
 800c49e:	f7f4 f9cd 	bl	800083c <__aeabi_ddiv>
 800c4a2:	ec41 0b1a 	vmov	d10, r0, r1
 800c4a6:	4602      	mov	r2, r0
 800c4a8:	460b      	mov	r3, r1
 800c4aa:	4630      	mov	r0, r6
 800c4ac:	4639      	mov	r1, r7
 800c4ae:	f7f4 f89b 	bl	80005e8 <__aeabi_dmul>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4b8:	9302      	str	r3, [sp, #8]
 800c4ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c4be:	46ab      	mov	fp, r5
 800c4c0:	106d      	asrs	r5, r5, #1
 800c4c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c4c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c4ca:	ec41 0b18 	vmov	d8, r0, r1
 800c4ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	4640      	mov	r0, r8
 800c4d6:	4649      	mov	r1, r9
 800c4d8:	4614      	mov	r4, r2
 800c4da:	461d      	mov	r5, r3
 800c4dc:	f7f4 f884 	bl	80005e8 <__aeabi_dmul>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	4630      	mov	r0, r6
 800c4e6:	4639      	mov	r1, r7
 800c4e8:	f7f3 fec6 	bl	8000278 <__aeabi_dsub>
 800c4ec:	ec53 2b19 	vmov	r2, r3, d9
 800c4f0:	4606      	mov	r6, r0
 800c4f2:	460f      	mov	r7, r1
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	4629      	mov	r1, r5
 800c4f8:	f7f3 febe 	bl	8000278 <__aeabi_dsub>
 800c4fc:	4602      	mov	r2, r0
 800c4fe:	460b      	mov	r3, r1
 800c500:	4650      	mov	r0, sl
 800c502:	4659      	mov	r1, fp
 800c504:	f7f3 feb8 	bl	8000278 <__aeabi_dsub>
 800c508:	4642      	mov	r2, r8
 800c50a:	464b      	mov	r3, r9
 800c50c:	f7f4 f86c 	bl	80005e8 <__aeabi_dmul>
 800c510:	4602      	mov	r2, r0
 800c512:	460b      	mov	r3, r1
 800c514:	4630      	mov	r0, r6
 800c516:	4639      	mov	r1, r7
 800c518:	f7f3 feae 	bl	8000278 <__aeabi_dsub>
 800c51c:	ec53 2b1a 	vmov	r2, r3, d10
 800c520:	f7f4 f862 	bl	80005e8 <__aeabi_dmul>
 800c524:	ec53 2b18 	vmov	r2, r3, d8
 800c528:	ec41 0b19 	vmov	d9, r0, r1
 800c52c:	ec51 0b18 	vmov	r0, r1, d8
 800c530:	f7f4 f85a 	bl	80005e8 <__aeabi_dmul>
 800c534:	a37c      	add	r3, pc, #496	; (adr r3, 800c728 <__ieee754_pow+0x708>)
 800c536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53a:	4604      	mov	r4, r0
 800c53c:	460d      	mov	r5, r1
 800c53e:	f7f4 f853 	bl	80005e8 <__aeabi_dmul>
 800c542:	a37b      	add	r3, pc, #492	; (adr r3, 800c730 <__ieee754_pow+0x710>)
 800c544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c548:	f7f3 fe98 	bl	800027c <__adddf3>
 800c54c:	4622      	mov	r2, r4
 800c54e:	462b      	mov	r3, r5
 800c550:	f7f4 f84a 	bl	80005e8 <__aeabi_dmul>
 800c554:	a378      	add	r3, pc, #480	; (adr r3, 800c738 <__ieee754_pow+0x718>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	f7f3 fe8f 	bl	800027c <__adddf3>
 800c55e:	4622      	mov	r2, r4
 800c560:	462b      	mov	r3, r5
 800c562:	f7f4 f841 	bl	80005e8 <__aeabi_dmul>
 800c566:	a376      	add	r3, pc, #472	; (adr r3, 800c740 <__ieee754_pow+0x720>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	f7f3 fe86 	bl	800027c <__adddf3>
 800c570:	4622      	mov	r2, r4
 800c572:	462b      	mov	r3, r5
 800c574:	f7f4 f838 	bl	80005e8 <__aeabi_dmul>
 800c578:	a373      	add	r3, pc, #460	; (adr r3, 800c748 <__ieee754_pow+0x728>)
 800c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57e:	f7f3 fe7d 	bl	800027c <__adddf3>
 800c582:	4622      	mov	r2, r4
 800c584:	462b      	mov	r3, r5
 800c586:	f7f4 f82f 	bl	80005e8 <__aeabi_dmul>
 800c58a:	a371      	add	r3, pc, #452	; (adr r3, 800c750 <__ieee754_pow+0x730>)
 800c58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c590:	f7f3 fe74 	bl	800027c <__adddf3>
 800c594:	4622      	mov	r2, r4
 800c596:	4606      	mov	r6, r0
 800c598:	460f      	mov	r7, r1
 800c59a:	462b      	mov	r3, r5
 800c59c:	4620      	mov	r0, r4
 800c59e:	4629      	mov	r1, r5
 800c5a0:	f7f4 f822 	bl	80005e8 <__aeabi_dmul>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	4630      	mov	r0, r6
 800c5aa:	4639      	mov	r1, r7
 800c5ac:	f7f4 f81c 	bl	80005e8 <__aeabi_dmul>
 800c5b0:	4642      	mov	r2, r8
 800c5b2:	4604      	mov	r4, r0
 800c5b4:	460d      	mov	r5, r1
 800c5b6:	464b      	mov	r3, r9
 800c5b8:	ec51 0b18 	vmov	r0, r1, d8
 800c5bc:	f7f3 fe5e 	bl	800027c <__adddf3>
 800c5c0:	ec53 2b19 	vmov	r2, r3, d9
 800c5c4:	f7f4 f810 	bl	80005e8 <__aeabi_dmul>
 800c5c8:	4622      	mov	r2, r4
 800c5ca:	462b      	mov	r3, r5
 800c5cc:	f7f3 fe56 	bl	800027c <__adddf3>
 800c5d0:	4642      	mov	r2, r8
 800c5d2:	4682      	mov	sl, r0
 800c5d4:	468b      	mov	fp, r1
 800c5d6:	464b      	mov	r3, r9
 800c5d8:	4640      	mov	r0, r8
 800c5da:	4649      	mov	r1, r9
 800c5dc:	f7f4 f804 	bl	80005e8 <__aeabi_dmul>
 800c5e0:	4b6b      	ldr	r3, [pc, #428]	; (800c790 <__ieee754_pow+0x770>)
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	4606      	mov	r6, r0
 800c5e6:	460f      	mov	r7, r1
 800c5e8:	f7f3 fe48 	bl	800027c <__adddf3>
 800c5ec:	4652      	mov	r2, sl
 800c5ee:	465b      	mov	r3, fp
 800c5f0:	f7f3 fe44 	bl	800027c <__adddf3>
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	4604      	mov	r4, r0
 800c5f8:	460d      	mov	r5, r1
 800c5fa:	4602      	mov	r2, r0
 800c5fc:	460b      	mov	r3, r1
 800c5fe:	4640      	mov	r0, r8
 800c600:	4649      	mov	r1, r9
 800c602:	f7f3 fff1 	bl	80005e8 <__aeabi_dmul>
 800c606:	4b62      	ldr	r3, [pc, #392]	; (800c790 <__ieee754_pow+0x770>)
 800c608:	4680      	mov	r8, r0
 800c60a:	4689      	mov	r9, r1
 800c60c:	2200      	movs	r2, #0
 800c60e:	4620      	mov	r0, r4
 800c610:	4629      	mov	r1, r5
 800c612:	f7f3 fe31 	bl	8000278 <__aeabi_dsub>
 800c616:	4632      	mov	r2, r6
 800c618:	463b      	mov	r3, r7
 800c61a:	f7f3 fe2d 	bl	8000278 <__aeabi_dsub>
 800c61e:	4602      	mov	r2, r0
 800c620:	460b      	mov	r3, r1
 800c622:	4650      	mov	r0, sl
 800c624:	4659      	mov	r1, fp
 800c626:	f7f3 fe27 	bl	8000278 <__aeabi_dsub>
 800c62a:	ec53 2b18 	vmov	r2, r3, d8
 800c62e:	f7f3 ffdb 	bl	80005e8 <__aeabi_dmul>
 800c632:	4622      	mov	r2, r4
 800c634:	4606      	mov	r6, r0
 800c636:	460f      	mov	r7, r1
 800c638:	462b      	mov	r3, r5
 800c63a:	ec51 0b19 	vmov	r0, r1, d9
 800c63e:	f7f3 ffd3 	bl	80005e8 <__aeabi_dmul>
 800c642:	4602      	mov	r2, r0
 800c644:	460b      	mov	r3, r1
 800c646:	4630      	mov	r0, r6
 800c648:	4639      	mov	r1, r7
 800c64a:	f7f3 fe17 	bl	800027c <__adddf3>
 800c64e:	4606      	mov	r6, r0
 800c650:	460f      	mov	r7, r1
 800c652:	4602      	mov	r2, r0
 800c654:	460b      	mov	r3, r1
 800c656:	4640      	mov	r0, r8
 800c658:	4649      	mov	r1, r9
 800c65a:	f7f3 fe0f 	bl	800027c <__adddf3>
 800c65e:	a33e      	add	r3, pc, #248	; (adr r3, 800c758 <__ieee754_pow+0x738>)
 800c660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c664:	2000      	movs	r0, #0
 800c666:	4604      	mov	r4, r0
 800c668:	460d      	mov	r5, r1
 800c66a:	f7f3 ffbd 	bl	80005e8 <__aeabi_dmul>
 800c66e:	4642      	mov	r2, r8
 800c670:	ec41 0b18 	vmov	d8, r0, r1
 800c674:	464b      	mov	r3, r9
 800c676:	4620      	mov	r0, r4
 800c678:	4629      	mov	r1, r5
 800c67a:	f7f3 fdfd 	bl	8000278 <__aeabi_dsub>
 800c67e:	4602      	mov	r2, r0
 800c680:	460b      	mov	r3, r1
 800c682:	4630      	mov	r0, r6
 800c684:	4639      	mov	r1, r7
 800c686:	f7f3 fdf7 	bl	8000278 <__aeabi_dsub>
 800c68a:	a335      	add	r3, pc, #212	; (adr r3, 800c760 <__ieee754_pow+0x740>)
 800c68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c690:	f7f3 ffaa 	bl	80005e8 <__aeabi_dmul>
 800c694:	a334      	add	r3, pc, #208	; (adr r3, 800c768 <__ieee754_pow+0x748>)
 800c696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c69a:	4606      	mov	r6, r0
 800c69c:	460f      	mov	r7, r1
 800c69e:	4620      	mov	r0, r4
 800c6a0:	4629      	mov	r1, r5
 800c6a2:	f7f3 ffa1 	bl	80005e8 <__aeabi_dmul>
 800c6a6:	4602      	mov	r2, r0
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	4639      	mov	r1, r7
 800c6ae:	f7f3 fde5 	bl	800027c <__adddf3>
 800c6b2:	9a07      	ldr	r2, [sp, #28]
 800c6b4:	4b37      	ldr	r3, [pc, #220]	; (800c794 <__ieee754_pow+0x774>)
 800c6b6:	4413      	add	r3, r2
 800c6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6bc:	f7f3 fdde 	bl	800027c <__adddf3>
 800c6c0:	4682      	mov	sl, r0
 800c6c2:	9805      	ldr	r0, [sp, #20]
 800c6c4:	468b      	mov	fp, r1
 800c6c6:	f7f3 ff25 	bl	8000514 <__aeabi_i2d>
 800c6ca:	9a07      	ldr	r2, [sp, #28]
 800c6cc:	4b32      	ldr	r3, [pc, #200]	; (800c798 <__ieee754_pow+0x778>)
 800c6ce:	4413      	add	r3, r2
 800c6d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6d4:	4606      	mov	r6, r0
 800c6d6:	460f      	mov	r7, r1
 800c6d8:	4652      	mov	r2, sl
 800c6da:	465b      	mov	r3, fp
 800c6dc:	ec51 0b18 	vmov	r0, r1, d8
 800c6e0:	f7f3 fdcc 	bl	800027c <__adddf3>
 800c6e4:	4642      	mov	r2, r8
 800c6e6:	464b      	mov	r3, r9
 800c6e8:	f7f3 fdc8 	bl	800027c <__adddf3>
 800c6ec:	4632      	mov	r2, r6
 800c6ee:	463b      	mov	r3, r7
 800c6f0:	f7f3 fdc4 	bl	800027c <__adddf3>
 800c6f4:	2000      	movs	r0, #0
 800c6f6:	4632      	mov	r2, r6
 800c6f8:	463b      	mov	r3, r7
 800c6fa:	4604      	mov	r4, r0
 800c6fc:	460d      	mov	r5, r1
 800c6fe:	f7f3 fdbb 	bl	8000278 <__aeabi_dsub>
 800c702:	4642      	mov	r2, r8
 800c704:	464b      	mov	r3, r9
 800c706:	f7f3 fdb7 	bl	8000278 <__aeabi_dsub>
 800c70a:	ec53 2b18 	vmov	r2, r3, d8
 800c70e:	f7f3 fdb3 	bl	8000278 <__aeabi_dsub>
 800c712:	4602      	mov	r2, r0
 800c714:	460b      	mov	r3, r1
 800c716:	4650      	mov	r0, sl
 800c718:	4659      	mov	r1, fp
 800c71a:	e610      	b.n	800c33e <__ieee754_pow+0x31e>
 800c71c:	2401      	movs	r4, #1
 800c71e:	e6a1      	b.n	800c464 <__ieee754_pow+0x444>
 800c720:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c770 <__ieee754_pow+0x750>
 800c724:	e617      	b.n	800c356 <__ieee754_pow+0x336>
 800c726:	bf00      	nop
 800c728:	4a454eef 	.word	0x4a454eef
 800c72c:	3fca7e28 	.word	0x3fca7e28
 800c730:	93c9db65 	.word	0x93c9db65
 800c734:	3fcd864a 	.word	0x3fcd864a
 800c738:	a91d4101 	.word	0xa91d4101
 800c73c:	3fd17460 	.word	0x3fd17460
 800c740:	518f264d 	.word	0x518f264d
 800c744:	3fd55555 	.word	0x3fd55555
 800c748:	db6fabff 	.word	0xdb6fabff
 800c74c:	3fdb6db6 	.word	0x3fdb6db6
 800c750:	33333303 	.word	0x33333303
 800c754:	3fe33333 	.word	0x3fe33333
 800c758:	e0000000 	.word	0xe0000000
 800c75c:	3feec709 	.word	0x3feec709
 800c760:	dc3a03fd 	.word	0xdc3a03fd
 800c764:	3feec709 	.word	0x3feec709
 800c768:	145b01f5 	.word	0x145b01f5
 800c76c:	be3e2fe0 	.word	0xbe3e2fe0
 800c770:	00000000 	.word	0x00000000
 800c774:	3ff00000 	.word	0x3ff00000
 800c778:	7ff00000 	.word	0x7ff00000
 800c77c:	43400000 	.word	0x43400000
 800c780:	0003988e 	.word	0x0003988e
 800c784:	000bb679 	.word	0x000bb679
 800c788:	080108d8 	.word	0x080108d8
 800c78c:	3ff00000 	.word	0x3ff00000
 800c790:	40080000 	.word	0x40080000
 800c794:	080108f8 	.word	0x080108f8
 800c798:	080108e8 	.word	0x080108e8
 800c79c:	a3b3      	add	r3, pc, #716	; (adr r3, 800ca6c <__ieee754_pow+0xa4c>)
 800c79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a2:	4640      	mov	r0, r8
 800c7a4:	4649      	mov	r1, r9
 800c7a6:	f7f3 fd69 	bl	800027c <__adddf3>
 800c7aa:	4622      	mov	r2, r4
 800c7ac:	ec41 0b1a 	vmov	d10, r0, r1
 800c7b0:	462b      	mov	r3, r5
 800c7b2:	4630      	mov	r0, r6
 800c7b4:	4639      	mov	r1, r7
 800c7b6:	f7f3 fd5f 	bl	8000278 <__aeabi_dsub>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	460b      	mov	r3, r1
 800c7be:	ec51 0b1a 	vmov	r0, r1, d10
 800c7c2:	f7f4 f9a1 	bl	8000b08 <__aeabi_dcmpgt>
 800c7c6:	2800      	cmp	r0, #0
 800c7c8:	f47f ae04 	bne.w	800c3d4 <__ieee754_pow+0x3b4>
 800c7cc:	4aa2      	ldr	r2, [pc, #648]	; (800ca58 <__ieee754_pow+0xa38>)
 800c7ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c7d2:	4293      	cmp	r3, r2
 800c7d4:	f340 8107 	ble.w	800c9e6 <__ieee754_pow+0x9c6>
 800c7d8:	151b      	asrs	r3, r3, #20
 800c7da:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c7de:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c7e2:	fa4a fa03 	asr.w	sl, sl, r3
 800c7e6:	44da      	add	sl, fp
 800c7e8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c7ec:	489b      	ldr	r0, [pc, #620]	; (800ca5c <__ieee754_pow+0xa3c>)
 800c7ee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c7f2:	4108      	asrs	r0, r1
 800c7f4:	ea00 030a 	and.w	r3, r0, sl
 800c7f8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c7fc:	f1c1 0114 	rsb	r1, r1, #20
 800c800:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c804:	fa4a fa01 	asr.w	sl, sl, r1
 800c808:	f1bb 0f00 	cmp.w	fp, #0
 800c80c:	f04f 0200 	mov.w	r2, #0
 800c810:	4620      	mov	r0, r4
 800c812:	4629      	mov	r1, r5
 800c814:	bfb8      	it	lt
 800c816:	f1ca 0a00 	rsblt	sl, sl, #0
 800c81a:	f7f3 fd2d 	bl	8000278 <__aeabi_dsub>
 800c81e:	ec41 0b19 	vmov	d9, r0, r1
 800c822:	4642      	mov	r2, r8
 800c824:	464b      	mov	r3, r9
 800c826:	ec51 0b19 	vmov	r0, r1, d9
 800c82a:	f7f3 fd27 	bl	800027c <__adddf3>
 800c82e:	a37a      	add	r3, pc, #488	; (adr r3, 800ca18 <__ieee754_pow+0x9f8>)
 800c830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c834:	2000      	movs	r0, #0
 800c836:	4604      	mov	r4, r0
 800c838:	460d      	mov	r5, r1
 800c83a:	f7f3 fed5 	bl	80005e8 <__aeabi_dmul>
 800c83e:	ec53 2b19 	vmov	r2, r3, d9
 800c842:	4606      	mov	r6, r0
 800c844:	460f      	mov	r7, r1
 800c846:	4620      	mov	r0, r4
 800c848:	4629      	mov	r1, r5
 800c84a:	f7f3 fd15 	bl	8000278 <__aeabi_dsub>
 800c84e:	4602      	mov	r2, r0
 800c850:	460b      	mov	r3, r1
 800c852:	4640      	mov	r0, r8
 800c854:	4649      	mov	r1, r9
 800c856:	f7f3 fd0f 	bl	8000278 <__aeabi_dsub>
 800c85a:	a371      	add	r3, pc, #452	; (adr r3, 800ca20 <__ieee754_pow+0xa00>)
 800c85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c860:	f7f3 fec2 	bl	80005e8 <__aeabi_dmul>
 800c864:	a370      	add	r3, pc, #448	; (adr r3, 800ca28 <__ieee754_pow+0xa08>)
 800c866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86a:	4680      	mov	r8, r0
 800c86c:	4689      	mov	r9, r1
 800c86e:	4620      	mov	r0, r4
 800c870:	4629      	mov	r1, r5
 800c872:	f7f3 feb9 	bl	80005e8 <__aeabi_dmul>
 800c876:	4602      	mov	r2, r0
 800c878:	460b      	mov	r3, r1
 800c87a:	4640      	mov	r0, r8
 800c87c:	4649      	mov	r1, r9
 800c87e:	f7f3 fcfd 	bl	800027c <__adddf3>
 800c882:	4604      	mov	r4, r0
 800c884:	460d      	mov	r5, r1
 800c886:	4602      	mov	r2, r0
 800c888:	460b      	mov	r3, r1
 800c88a:	4630      	mov	r0, r6
 800c88c:	4639      	mov	r1, r7
 800c88e:	f7f3 fcf5 	bl	800027c <__adddf3>
 800c892:	4632      	mov	r2, r6
 800c894:	463b      	mov	r3, r7
 800c896:	4680      	mov	r8, r0
 800c898:	4689      	mov	r9, r1
 800c89a:	f7f3 fced 	bl	8000278 <__aeabi_dsub>
 800c89e:	4602      	mov	r2, r0
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	4629      	mov	r1, r5
 800c8a6:	f7f3 fce7 	bl	8000278 <__aeabi_dsub>
 800c8aa:	4642      	mov	r2, r8
 800c8ac:	4606      	mov	r6, r0
 800c8ae:	460f      	mov	r7, r1
 800c8b0:	464b      	mov	r3, r9
 800c8b2:	4640      	mov	r0, r8
 800c8b4:	4649      	mov	r1, r9
 800c8b6:	f7f3 fe97 	bl	80005e8 <__aeabi_dmul>
 800c8ba:	a35d      	add	r3, pc, #372	; (adr r3, 800ca30 <__ieee754_pow+0xa10>)
 800c8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c0:	4604      	mov	r4, r0
 800c8c2:	460d      	mov	r5, r1
 800c8c4:	f7f3 fe90 	bl	80005e8 <__aeabi_dmul>
 800c8c8:	a35b      	add	r3, pc, #364	; (adr r3, 800ca38 <__ieee754_pow+0xa18>)
 800c8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ce:	f7f3 fcd3 	bl	8000278 <__aeabi_dsub>
 800c8d2:	4622      	mov	r2, r4
 800c8d4:	462b      	mov	r3, r5
 800c8d6:	f7f3 fe87 	bl	80005e8 <__aeabi_dmul>
 800c8da:	a359      	add	r3, pc, #356	; (adr r3, 800ca40 <__ieee754_pow+0xa20>)
 800c8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e0:	f7f3 fccc 	bl	800027c <__adddf3>
 800c8e4:	4622      	mov	r2, r4
 800c8e6:	462b      	mov	r3, r5
 800c8e8:	f7f3 fe7e 	bl	80005e8 <__aeabi_dmul>
 800c8ec:	a356      	add	r3, pc, #344	; (adr r3, 800ca48 <__ieee754_pow+0xa28>)
 800c8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f2:	f7f3 fcc1 	bl	8000278 <__aeabi_dsub>
 800c8f6:	4622      	mov	r2, r4
 800c8f8:	462b      	mov	r3, r5
 800c8fa:	f7f3 fe75 	bl	80005e8 <__aeabi_dmul>
 800c8fe:	a354      	add	r3, pc, #336	; (adr r3, 800ca50 <__ieee754_pow+0xa30>)
 800c900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c904:	f7f3 fcba 	bl	800027c <__adddf3>
 800c908:	4622      	mov	r2, r4
 800c90a:	462b      	mov	r3, r5
 800c90c:	f7f3 fe6c 	bl	80005e8 <__aeabi_dmul>
 800c910:	4602      	mov	r2, r0
 800c912:	460b      	mov	r3, r1
 800c914:	4640      	mov	r0, r8
 800c916:	4649      	mov	r1, r9
 800c918:	f7f3 fcae 	bl	8000278 <__aeabi_dsub>
 800c91c:	4604      	mov	r4, r0
 800c91e:	460d      	mov	r5, r1
 800c920:	4602      	mov	r2, r0
 800c922:	460b      	mov	r3, r1
 800c924:	4640      	mov	r0, r8
 800c926:	4649      	mov	r1, r9
 800c928:	f7f3 fe5e 	bl	80005e8 <__aeabi_dmul>
 800c92c:	2200      	movs	r2, #0
 800c92e:	ec41 0b19 	vmov	d9, r0, r1
 800c932:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c936:	4620      	mov	r0, r4
 800c938:	4629      	mov	r1, r5
 800c93a:	f7f3 fc9d 	bl	8000278 <__aeabi_dsub>
 800c93e:	4602      	mov	r2, r0
 800c940:	460b      	mov	r3, r1
 800c942:	ec51 0b19 	vmov	r0, r1, d9
 800c946:	f7f3 ff79 	bl	800083c <__aeabi_ddiv>
 800c94a:	4632      	mov	r2, r6
 800c94c:	4604      	mov	r4, r0
 800c94e:	460d      	mov	r5, r1
 800c950:	463b      	mov	r3, r7
 800c952:	4640      	mov	r0, r8
 800c954:	4649      	mov	r1, r9
 800c956:	f7f3 fe47 	bl	80005e8 <__aeabi_dmul>
 800c95a:	4632      	mov	r2, r6
 800c95c:	463b      	mov	r3, r7
 800c95e:	f7f3 fc8d 	bl	800027c <__adddf3>
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	4620      	mov	r0, r4
 800c968:	4629      	mov	r1, r5
 800c96a:	f7f3 fc85 	bl	8000278 <__aeabi_dsub>
 800c96e:	4642      	mov	r2, r8
 800c970:	464b      	mov	r3, r9
 800c972:	f7f3 fc81 	bl	8000278 <__aeabi_dsub>
 800c976:	460b      	mov	r3, r1
 800c978:	4602      	mov	r2, r0
 800c97a:	4939      	ldr	r1, [pc, #228]	; (800ca60 <__ieee754_pow+0xa40>)
 800c97c:	2000      	movs	r0, #0
 800c97e:	f7f3 fc7b 	bl	8000278 <__aeabi_dsub>
 800c982:	ec41 0b10 	vmov	d0, r0, r1
 800c986:	ee10 3a90 	vmov	r3, s1
 800c98a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c98e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c992:	da2b      	bge.n	800c9ec <__ieee754_pow+0x9cc>
 800c994:	4650      	mov	r0, sl
 800c996:	f000 fd5f 	bl	800d458 <scalbn>
 800c99a:	ec51 0b10 	vmov	r0, r1, d0
 800c99e:	ec53 2b18 	vmov	r2, r3, d8
 800c9a2:	f7ff bbee 	b.w	800c182 <__ieee754_pow+0x162>
 800c9a6:	4b2f      	ldr	r3, [pc, #188]	; (800ca64 <__ieee754_pow+0xa44>)
 800c9a8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c9ac:	429e      	cmp	r6, r3
 800c9ae:	f77f af0d 	ble.w	800c7cc <__ieee754_pow+0x7ac>
 800c9b2:	4b2d      	ldr	r3, [pc, #180]	; (800ca68 <__ieee754_pow+0xa48>)
 800c9b4:	440b      	add	r3, r1
 800c9b6:	4303      	orrs	r3, r0
 800c9b8:	d009      	beq.n	800c9ce <__ieee754_pow+0x9ae>
 800c9ba:	ec51 0b18 	vmov	r0, r1, d8
 800c9be:	2200      	movs	r2, #0
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	f7f4 f883 	bl	8000acc <__aeabi_dcmplt>
 800c9c6:	3800      	subs	r0, #0
 800c9c8:	bf18      	it	ne
 800c9ca:	2001      	movne	r0, #1
 800c9cc:	e448      	b.n	800c260 <__ieee754_pow+0x240>
 800c9ce:	4622      	mov	r2, r4
 800c9d0:	462b      	mov	r3, r5
 800c9d2:	f7f3 fc51 	bl	8000278 <__aeabi_dsub>
 800c9d6:	4642      	mov	r2, r8
 800c9d8:	464b      	mov	r3, r9
 800c9da:	f7f4 f88b 	bl	8000af4 <__aeabi_dcmpge>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f43f aef4 	beq.w	800c7cc <__ieee754_pow+0x7ac>
 800c9e4:	e7e9      	b.n	800c9ba <__ieee754_pow+0x99a>
 800c9e6:	f04f 0a00 	mov.w	sl, #0
 800c9ea:	e71a      	b.n	800c822 <__ieee754_pow+0x802>
 800c9ec:	ec51 0b10 	vmov	r0, r1, d0
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	e7d4      	b.n	800c99e <__ieee754_pow+0x97e>
 800c9f4:	491a      	ldr	r1, [pc, #104]	; (800ca60 <__ieee754_pow+0xa40>)
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	f7ff bb31 	b.w	800c05e <__ieee754_pow+0x3e>
 800c9fc:	2000      	movs	r0, #0
 800c9fe:	2100      	movs	r1, #0
 800ca00:	f7ff bb2d 	b.w	800c05e <__ieee754_pow+0x3e>
 800ca04:	4630      	mov	r0, r6
 800ca06:	4639      	mov	r1, r7
 800ca08:	f7ff bb29 	b.w	800c05e <__ieee754_pow+0x3e>
 800ca0c:	9204      	str	r2, [sp, #16]
 800ca0e:	f7ff bb7b 	b.w	800c108 <__ieee754_pow+0xe8>
 800ca12:	2300      	movs	r3, #0
 800ca14:	f7ff bb65 	b.w	800c0e2 <__ieee754_pow+0xc2>
 800ca18:	00000000 	.word	0x00000000
 800ca1c:	3fe62e43 	.word	0x3fe62e43
 800ca20:	fefa39ef 	.word	0xfefa39ef
 800ca24:	3fe62e42 	.word	0x3fe62e42
 800ca28:	0ca86c39 	.word	0x0ca86c39
 800ca2c:	be205c61 	.word	0xbe205c61
 800ca30:	72bea4d0 	.word	0x72bea4d0
 800ca34:	3e663769 	.word	0x3e663769
 800ca38:	c5d26bf1 	.word	0xc5d26bf1
 800ca3c:	3ebbbd41 	.word	0x3ebbbd41
 800ca40:	af25de2c 	.word	0xaf25de2c
 800ca44:	3f11566a 	.word	0x3f11566a
 800ca48:	16bebd93 	.word	0x16bebd93
 800ca4c:	3f66c16c 	.word	0x3f66c16c
 800ca50:	5555553e 	.word	0x5555553e
 800ca54:	3fc55555 	.word	0x3fc55555
 800ca58:	3fe00000 	.word	0x3fe00000
 800ca5c:	fff00000 	.word	0xfff00000
 800ca60:	3ff00000 	.word	0x3ff00000
 800ca64:	4090cbff 	.word	0x4090cbff
 800ca68:	3f6f3400 	.word	0x3f6f3400
 800ca6c:	652b82fe 	.word	0x652b82fe
 800ca70:	3c971547 	.word	0x3c971547
 800ca74:	00000000 	.word	0x00000000

0800ca78 <atan>:
 800ca78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7c:	ec55 4b10 	vmov	r4, r5, d0
 800ca80:	4bc3      	ldr	r3, [pc, #780]	; (800cd90 <atan+0x318>)
 800ca82:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ca86:	429e      	cmp	r6, r3
 800ca88:	46ab      	mov	fp, r5
 800ca8a:	dd18      	ble.n	800cabe <atan+0x46>
 800ca8c:	4bc1      	ldr	r3, [pc, #772]	; (800cd94 <atan+0x31c>)
 800ca8e:	429e      	cmp	r6, r3
 800ca90:	dc01      	bgt.n	800ca96 <atan+0x1e>
 800ca92:	d109      	bne.n	800caa8 <atan+0x30>
 800ca94:	b144      	cbz	r4, 800caa8 <atan+0x30>
 800ca96:	4622      	mov	r2, r4
 800ca98:	462b      	mov	r3, r5
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	4629      	mov	r1, r5
 800ca9e:	f7f3 fbed 	bl	800027c <__adddf3>
 800caa2:	4604      	mov	r4, r0
 800caa4:	460d      	mov	r5, r1
 800caa6:	e006      	b.n	800cab6 <atan+0x3e>
 800caa8:	f1bb 0f00 	cmp.w	fp, #0
 800caac:	f300 8131 	bgt.w	800cd12 <atan+0x29a>
 800cab0:	a59b      	add	r5, pc, #620	; (adr r5, 800cd20 <atan+0x2a8>)
 800cab2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cab6:	ec45 4b10 	vmov	d0, r4, r5
 800caba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cabe:	4bb6      	ldr	r3, [pc, #728]	; (800cd98 <atan+0x320>)
 800cac0:	429e      	cmp	r6, r3
 800cac2:	dc14      	bgt.n	800caee <atan+0x76>
 800cac4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cac8:	429e      	cmp	r6, r3
 800caca:	dc0d      	bgt.n	800cae8 <atan+0x70>
 800cacc:	a396      	add	r3, pc, #600	; (adr r3, 800cd28 <atan+0x2b0>)
 800cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad2:	ee10 0a10 	vmov	r0, s0
 800cad6:	4629      	mov	r1, r5
 800cad8:	f7f3 fbd0 	bl	800027c <__adddf3>
 800cadc:	4baf      	ldr	r3, [pc, #700]	; (800cd9c <atan+0x324>)
 800cade:	2200      	movs	r2, #0
 800cae0:	f7f4 f812 	bl	8000b08 <__aeabi_dcmpgt>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	d1e6      	bne.n	800cab6 <atan+0x3e>
 800cae8:	f04f 3aff 	mov.w	sl, #4294967295
 800caec:	e02b      	b.n	800cb46 <atan+0xce>
 800caee:	f7fe fd07 	bl	800b500 <fabs>
 800caf2:	4bab      	ldr	r3, [pc, #684]	; (800cda0 <atan+0x328>)
 800caf4:	429e      	cmp	r6, r3
 800caf6:	ec55 4b10 	vmov	r4, r5, d0
 800cafa:	f300 80bf 	bgt.w	800cc7c <atan+0x204>
 800cafe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cb02:	429e      	cmp	r6, r3
 800cb04:	f300 80a0 	bgt.w	800cc48 <atan+0x1d0>
 800cb08:	ee10 2a10 	vmov	r2, s0
 800cb0c:	ee10 0a10 	vmov	r0, s0
 800cb10:	462b      	mov	r3, r5
 800cb12:	4629      	mov	r1, r5
 800cb14:	f7f3 fbb2 	bl	800027c <__adddf3>
 800cb18:	4ba0      	ldr	r3, [pc, #640]	; (800cd9c <atan+0x324>)
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	f7f3 fbac 	bl	8000278 <__aeabi_dsub>
 800cb20:	2200      	movs	r2, #0
 800cb22:	4606      	mov	r6, r0
 800cb24:	460f      	mov	r7, r1
 800cb26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	4629      	mov	r1, r5
 800cb2e:	f7f3 fba5 	bl	800027c <__adddf3>
 800cb32:	4602      	mov	r2, r0
 800cb34:	460b      	mov	r3, r1
 800cb36:	4630      	mov	r0, r6
 800cb38:	4639      	mov	r1, r7
 800cb3a:	f7f3 fe7f 	bl	800083c <__aeabi_ddiv>
 800cb3e:	f04f 0a00 	mov.w	sl, #0
 800cb42:	4604      	mov	r4, r0
 800cb44:	460d      	mov	r5, r1
 800cb46:	4622      	mov	r2, r4
 800cb48:	462b      	mov	r3, r5
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	4629      	mov	r1, r5
 800cb4e:	f7f3 fd4b 	bl	80005e8 <__aeabi_dmul>
 800cb52:	4602      	mov	r2, r0
 800cb54:	460b      	mov	r3, r1
 800cb56:	4680      	mov	r8, r0
 800cb58:	4689      	mov	r9, r1
 800cb5a:	f7f3 fd45 	bl	80005e8 <__aeabi_dmul>
 800cb5e:	a374      	add	r3, pc, #464	; (adr r3, 800cd30 <atan+0x2b8>)
 800cb60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb64:	4606      	mov	r6, r0
 800cb66:	460f      	mov	r7, r1
 800cb68:	f7f3 fd3e 	bl	80005e8 <__aeabi_dmul>
 800cb6c:	a372      	add	r3, pc, #456	; (adr r3, 800cd38 <atan+0x2c0>)
 800cb6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb72:	f7f3 fb83 	bl	800027c <__adddf3>
 800cb76:	4632      	mov	r2, r6
 800cb78:	463b      	mov	r3, r7
 800cb7a:	f7f3 fd35 	bl	80005e8 <__aeabi_dmul>
 800cb7e:	a370      	add	r3, pc, #448	; (adr r3, 800cd40 <atan+0x2c8>)
 800cb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb84:	f7f3 fb7a 	bl	800027c <__adddf3>
 800cb88:	4632      	mov	r2, r6
 800cb8a:	463b      	mov	r3, r7
 800cb8c:	f7f3 fd2c 	bl	80005e8 <__aeabi_dmul>
 800cb90:	a36d      	add	r3, pc, #436	; (adr r3, 800cd48 <atan+0x2d0>)
 800cb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb96:	f7f3 fb71 	bl	800027c <__adddf3>
 800cb9a:	4632      	mov	r2, r6
 800cb9c:	463b      	mov	r3, r7
 800cb9e:	f7f3 fd23 	bl	80005e8 <__aeabi_dmul>
 800cba2:	a36b      	add	r3, pc, #428	; (adr r3, 800cd50 <atan+0x2d8>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	f7f3 fb68 	bl	800027c <__adddf3>
 800cbac:	4632      	mov	r2, r6
 800cbae:	463b      	mov	r3, r7
 800cbb0:	f7f3 fd1a 	bl	80005e8 <__aeabi_dmul>
 800cbb4:	a368      	add	r3, pc, #416	; (adr r3, 800cd58 <atan+0x2e0>)
 800cbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbba:	f7f3 fb5f 	bl	800027c <__adddf3>
 800cbbe:	4642      	mov	r2, r8
 800cbc0:	464b      	mov	r3, r9
 800cbc2:	f7f3 fd11 	bl	80005e8 <__aeabi_dmul>
 800cbc6:	a366      	add	r3, pc, #408	; (adr r3, 800cd60 <atan+0x2e8>)
 800cbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbcc:	4680      	mov	r8, r0
 800cbce:	4689      	mov	r9, r1
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	4639      	mov	r1, r7
 800cbd4:	f7f3 fd08 	bl	80005e8 <__aeabi_dmul>
 800cbd8:	a363      	add	r3, pc, #396	; (adr r3, 800cd68 <atan+0x2f0>)
 800cbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbde:	f7f3 fb4b 	bl	8000278 <__aeabi_dsub>
 800cbe2:	4632      	mov	r2, r6
 800cbe4:	463b      	mov	r3, r7
 800cbe6:	f7f3 fcff 	bl	80005e8 <__aeabi_dmul>
 800cbea:	a361      	add	r3, pc, #388	; (adr r3, 800cd70 <atan+0x2f8>)
 800cbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf0:	f7f3 fb42 	bl	8000278 <__aeabi_dsub>
 800cbf4:	4632      	mov	r2, r6
 800cbf6:	463b      	mov	r3, r7
 800cbf8:	f7f3 fcf6 	bl	80005e8 <__aeabi_dmul>
 800cbfc:	a35e      	add	r3, pc, #376	; (adr r3, 800cd78 <atan+0x300>)
 800cbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc02:	f7f3 fb39 	bl	8000278 <__aeabi_dsub>
 800cc06:	4632      	mov	r2, r6
 800cc08:	463b      	mov	r3, r7
 800cc0a:	f7f3 fced 	bl	80005e8 <__aeabi_dmul>
 800cc0e:	a35c      	add	r3, pc, #368	; (adr r3, 800cd80 <atan+0x308>)
 800cc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc14:	f7f3 fb30 	bl	8000278 <__aeabi_dsub>
 800cc18:	4632      	mov	r2, r6
 800cc1a:	463b      	mov	r3, r7
 800cc1c:	f7f3 fce4 	bl	80005e8 <__aeabi_dmul>
 800cc20:	4602      	mov	r2, r0
 800cc22:	460b      	mov	r3, r1
 800cc24:	4640      	mov	r0, r8
 800cc26:	4649      	mov	r1, r9
 800cc28:	f7f3 fb28 	bl	800027c <__adddf3>
 800cc2c:	4622      	mov	r2, r4
 800cc2e:	462b      	mov	r3, r5
 800cc30:	f7f3 fcda 	bl	80005e8 <__aeabi_dmul>
 800cc34:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cc38:	4602      	mov	r2, r0
 800cc3a:	460b      	mov	r3, r1
 800cc3c:	d14b      	bne.n	800ccd6 <atan+0x25e>
 800cc3e:	4620      	mov	r0, r4
 800cc40:	4629      	mov	r1, r5
 800cc42:	f7f3 fb19 	bl	8000278 <__aeabi_dsub>
 800cc46:	e72c      	b.n	800caa2 <atan+0x2a>
 800cc48:	ee10 0a10 	vmov	r0, s0
 800cc4c:	4b53      	ldr	r3, [pc, #332]	; (800cd9c <atan+0x324>)
 800cc4e:	2200      	movs	r2, #0
 800cc50:	4629      	mov	r1, r5
 800cc52:	f7f3 fb11 	bl	8000278 <__aeabi_dsub>
 800cc56:	4b51      	ldr	r3, [pc, #324]	; (800cd9c <atan+0x324>)
 800cc58:	4606      	mov	r6, r0
 800cc5a:	460f      	mov	r7, r1
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	4620      	mov	r0, r4
 800cc60:	4629      	mov	r1, r5
 800cc62:	f7f3 fb0b 	bl	800027c <__adddf3>
 800cc66:	4602      	mov	r2, r0
 800cc68:	460b      	mov	r3, r1
 800cc6a:	4630      	mov	r0, r6
 800cc6c:	4639      	mov	r1, r7
 800cc6e:	f7f3 fde5 	bl	800083c <__aeabi_ddiv>
 800cc72:	f04f 0a01 	mov.w	sl, #1
 800cc76:	4604      	mov	r4, r0
 800cc78:	460d      	mov	r5, r1
 800cc7a:	e764      	b.n	800cb46 <atan+0xce>
 800cc7c:	4b49      	ldr	r3, [pc, #292]	; (800cda4 <atan+0x32c>)
 800cc7e:	429e      	cmp	r6, r3
 800cc80:	da1d      	bge.n	800ccbe <atan+0x246>
 800cc82:	ee10 0a10 	vmov	r0, s0
 800cc86:	4b48      	ldr	r3, [pc, #288]	; (800cda8 <atan+0x330>)
 800cc88:	2200      	movs	r2, #0
 800cc8a:	4629      	mov	r1, r5
 800cc8c:	f7f3 faf4 	bl	8000278 <__aeabi_dsub>
 800cc90:	4b45      	ldr	r3, [pc, #276]	; (800cda8 <atan+0x330>)
 800cc92:	4606      	mov	r6, r0
 800cc94:	460f      	mov	r7, r1
 800cc96:	2200      	movs	r2, #0
 800cc98:	4620      	mov	r0, r4
 800cc9a:	4629      	mov	r1, r5
 800cc9c:	f7f3 fca4 	bl	80005e8 <__aeabi_dmul>
 800cca0:	4b3e      	ldr	r3, [pc, #248]	; (800cd9c <atan+0x324>)
 800cca2:	2200      	movs	r2, #0
 800cca4:	f7f3 faea 	bl	800027c <__adddf3>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	460b      	mov	r3, r1
 800ccac:	4630      	mov	r0, r6
 800ccae:	4639      	mov	r1, r7
 800ccb0:	f7f3 fdc4 	bl	800083c <__aeabi_ddiv>
 800ccb4:	f04f 0a02 	mov.w	sl, #2
 800ccb8:	4604      	mov	r4, r0
 800ccba:	460d      	mov	r5, r1
 800ccbc:	e743      	b.n	800cb46 <atan+0xce>
 800ccbe:	462b      	mov	r3, r5
 800ccc0:	ee10 2a10 	vmov	r2, s0
 800ccc4:	4939      	ldr	r1, [pc, #228]	; (800cdac <atan+0x334>)
 800ccc6:	2000      	movs	r0, #0
 800ccc8:	f7f3 fdb8 	bl	800083c <__aeabi_ddiv>
 800cccc:	f04f 0a03 	mov.w	sl, #3
 800ccd0:	4604      	mov	r4, r0
 800ccd2:	460d      	mov	r5, r1
 800ccd4:	e737      	b.n	800cb46 <atan+0xce>
 800ccd6:	4b36      	ldr	r3, [pc, #216]	; (800cdb0 <atan+0x338>)
 800ccd8:	4e36      	ldr	r6, [pc, #216]	; (800cdb4 <atan+0x33c>)
 800ccda:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ccde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce2:	f7f3 fac9 	bl	8000278 <__aeabi_dsub>
 800cce6:	4622      	mov	r2, r4
 800cce8:	462b      	mov	r3, r5
 800ccea:	f7f3 fac5 	bl	8000278 <__aeabi_dsub>
 800ccee:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ccfa:	f7f3 fabd 	bl	8000278 <__aeabi_dsub>
 800ccfe:	f1bb 0f00 	cmp.w	fp, #0
 800cd02:	4604      	mov	r4, r0
 800cd04:	460d      	mov	r5, r1
 800cd06:	f6bf aed6 	bge.w	800cab6 <atan+0x3e>
 800cd0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd0e:	461d      	mov	r5, r3
 800cd10:	e6d1      	b.n	800cab6 <atan+0x3e>
 800cd12:	a51d      	add	r5, pc, #116	; (adr r5, 800cd88 <atan+0x310>)
 800cd14:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd18:	e6cd      	b.n	800cab6 <atan+0x3e>
 800cd1a:	bf00      	nop
 800cd1c:	f3af 8000 	nop.w
 800cd20:	54442d18 	.word	0x54442d18
 800cd24:	bff921fb 	.word	0xbff921fb
 800cd28:	8800759c 	.word	0x8800759c
 800cd2c:	7e37e43c 	.word	0x7e37e43c
 800cd30:	e322da11 	.word	0xe322da11
 800cd34:	3f90ad3a 	.word	0x3f90ad3a
 800cd38:	24760deb 	.word	0x24760deb
 800cd3c:	3fa97b4b 	.word	0x3fa97b4b
 800cd40:	a0d03d51 	.word	0xa0d03d51
 800cd44:	3fb10d66 	.word	0x3fb10d66
 800cd48:	c54c206e 	.word	0xc54c206e
 800cd4c:	3fb745cd 	.word	0x3fb745cd
 800cd50:	920083ff 	.word	0x920083ff
 800cd54:	3fc24924 	.word	0x3fc24924
 800cd58:	5555550d 	.word	0x5555550d
 800cd5c:	3fd55555 	.word	0x3fd55555
 800cd60:	2c6a6c2f 	.word	0x2c6a6c2f
 800cd64:	bfa2b444 	.word	0xbfa2b444
 800cd68:	52defd9a 	.word	0x52defd9a
 800cd6c:	3fadde2d 	.word	0x3fadde2d
 800cd70:	af749a6d 	.word	0xaf749a6d
 800cd74:	3fb3b0f2 	.word	0x3fb3b0f2
 800cd78:	fe231671 	.word	0xfe231671
 800cd7c:	3fbc71c6 	.word	0x3fbc71c6
 800cd80:	9998ebc4 	.word	0x9998ebc4
 800cd84:	3fc99999 	.word	0x3fc99999
 800cd88:	54442d18 	.word	0x54442d18
 800cd8c:	3ff921fb 	.word	0x3ff921fb
 800cd90:	440fffff 	.word	0x440fffff
 800cd94:	7ff00000 	.word	0x7ff00000
 800cd98:	3fdbffff 	.word	0x3fdbffff
 800cd9c:	3ff00000 	.word	0x3ff00000
 800cda0:	3ff2ffff 	.word	0x3ff2ffff
 800cda4:	40038000 	.word	0x40038000
 800cda8:	3ff80000 	.word	0x3ff80000
 800cdac:	bff00000 	.word	0xbff00000
 800cdb0:	08010928 	.word	0x08010928
 800cdb4:	08010908 	.word	0x08010908

0800cdb8 <__kernel_cosf>:
 800cdb8:	ee10 3a10 	vmov	r3, s0
 800cdbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cdc0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800cdc4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdc8:	da05      	bge.n	800cdd6 <__kernel_cosf+0x1e>
 800cdca:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cdce:	ee17 2a90 	vmov	r2, s15
 800cdd2:	2a00      	cmp	r2, #0
 800cdd4:	d03b      	beq.n	800ce4e <__kernel_cosf+0x96>
 800cdd6:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cdda:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ce54 <__kernel_cosf+0x9c>
 800cdde:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800ce58 <__kernel_cosf+0xa0>
 800cde2:	4a1e      	ldr	r2, [pc, #120]	; (800ce5c <__kernel_cosf+0xa4>)
 800cde4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cde8:	4293      	cmp	r3, r2
 800cdea:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800ce60 <__kernel_cosf+0xa8>
 800cdee:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cdf2:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800ce64 <__kernel_cosf+0xac>
 800cdf6:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cdfa:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800ce68 <__kernel_cosf+0xb0>
 800cdfe:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ce02:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800ce6c <__kernel_cosf+0xb4>
 800ce06:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ce0a:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800ce0e:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ce12:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ce16:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ce1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce1e:	dc04      	bgt.n	800ce2a <__kernel_cosf+0x72>
 800ce20:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ce24:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800ce28:	4770      	bx	lr
 800ce2a:	4a11      	ldr	r2, [pc, #68]	; (800ce70 <__kernel_cosf+0xb8>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	bfda      	itte	le
 800ce30:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ce34:	ee07 3a10 	vmovle	s14, r3
 800ce38:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800ce3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce40:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800ce44:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ce48:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ce4c:	4770      	bx	lr
 800ce4e:	eeb0 0a66 	vmov.f32	s0, s13
 800ce52:	4770      	bx	lr
 800ce54:	ad47d74e 	.word	0xad47d74e
 800ce58:	310f74f6 	.word	0x310f74f6
 800ce5c:	3e999999 	.word	0x3e999999
 800ce60:	b493f27c 	.word	0xb493f27c
 800ce64:	37d00d01 	.word	0x37d00d01
 800ce68:	bab60b61 	.word	0xbab60b61
 800ce6c:	3d2aaaab 	.word	0x3d2aaaab
 800ce70:	3f480000 	.word	0x3f480000

0800ce74 <__kernel_sinf>:
 800ce74:	ee10 3a10 	vmov	r3, s0
 800ce78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ce7c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ce80:	da04      	bge.n	800ce8c <__kernel_sinf+0x18>
 800ce82:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ce86:	ee17 3a90 	vmov	r3, s15
 800ce8a:	b35b      	cbz	r3, 800cee4 <__kernel_sinf+0x70>
 800ce8c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ce90:	eddf 7a15 	vldr	s15, [pc, #84]	; 800cee8 <__kernel_sinf+0x74>
 800ce94:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800ceec <__kernel_sinf+0x78>
 800ce98:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ce9c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800cef0 <__kernel_sinf+0x7c>
 800cea0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cea4:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800cef4 <__kernel_sinf+0x80>
 800cea8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ceac:	eddf 7a12 	vldr	s15, [pc, #72]	; 800cef8 <__kernel_sinf+0x84>
 800ceb0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ceb4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ceb8:	b930      	cbnz	r0, 800cec8 <__kernel_sinf+0x54>
 800ceba:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800cefc <__kernel_sinf+0x88>
 800cebe:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cec2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800cec6:	4770      	bx	lr
 800cec8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cecc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800ced0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ced4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ced8:	eddf 7a09 	vldr	s15, [pc, #36]	; 800cf00 <__kernel_sinf+0x8c>
 800cedc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800cee0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800cee4:	4770      	bx	lr
 800cee6:	bf00      	nop
 800cee8:	2f2ec9d3 	.word	0x2f2ec9d3
 800ceec:	b2d72f34 	.word	0xb2d72f34
 800cef0:	3638ef1b 	.word	0x3638ef1b
 800cef4:	b9500d01 	.word	0xb9500d01
 800cef8:	3c088889 	.word	0x3c088889
 800cefc:	be2aaaab 	.word	0xbe2aaaab
 800cf00:	3e2aaaab 	.word	0x3e2aaaab

0800cf04 <__ieee754_atan2f>:
 800cf04:	ee10 2a90 	vmov	r2, s1
 800cf08:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800cf0c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800cf10:	b510      	push	{r4, lr}
 800cf12:	eef0 7a40 	vmov.f32	s15, s0
 800cf16:	dc06      	bgt.n	800cf26 <__ieee754_atan2f+0x22>
 800cf18:	ee10 0a10 	vmov	r0, s0
 800cf1c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800cf20:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cf24:	dd04      	ble.n	800cf30 <__ieee754_atan2f+0x2c>
 800cf26:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800cf2a:	eeb0 0a67 	vmov.f32	s0, s15
 800cf2e:	bd10      	pop	{r4, pc}
 800cf30:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800cf34:	d103      	bne.n	800cf3e <__ieee754_atan2f+0x3a>
 800cf36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf3a:	f000 b9af 	b.w	800d29c <atanf>
 800cf3e:	1794      	asrs	r4, r2, #30
 800cf40:	f004 0402 	and.w	r4, r4, #2
 800cf44:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800cf48:	b943      	cbnz	r3, 800cf5c <__ieee754_atan2f+0x58>
 800cf4a:	2c02      	cmp	r4, #2
 800cf4c:	d05e      	beq.n	800d00c <__ieee754_atan2f+0x108>
 800cf4e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d020 <__ieee754_atan2f+0x11c>
 800cf52:	2c03      	cmp	r4, #3
 800cf54:	bf08      	it	eq
 800cf56:	eef0 7a47 	vmoveq.f32	s15, s14
 800cf5a:	e7e6      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800cf5c:	b941      	cbnz	r1, 800cf70 <__ieee754_atan2f+0x6c>
 800cf5e:	eddf 7a31 	vldr	s15, [pc, #196]	; 800d024 <__ieee754_atan2f+0x120>
 800cf62:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800d028 <__ieee754_atan2f+0x124>
 800cf66:	2800      	cmp	r0, #0
 800cf68:	bfb8      	it	lt
 800cf6a:	eef0 7a47 	vmovlt.f32	s15, s14
 800cf6e:	e7dc      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800cf70:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800cf74:	d110      	bne.n	800cf98 <__ieee754_atan2f+0x94>
 800cf76:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cf7a:	f104 34ff 	add.w	r4, r4, #4294967295
 800cf7e:	d107      	bne.n	800cf90 <__ieee754_atan2f+0x8c>
 800cf80:	2c02      	cmp	r4, #2
 800cf82:	d846      	bhi.n	800d012 <__ieee754_atan2f+0x10e>
 800cf84:	4b29      	ldr	r3, [pc, #164]	; (800d02c <__ieee754_atan2f+0x128>)
 800cf86:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cf8a:	edd3 7a00 	vldr	s15, [r3]
 800cf8e:	e7cc      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800cf90:	2c02      	cmp	r4, #2
 800cf92:	d841      	bhi.n	800d018 <__ieee754_atan2f+0x114>
 800cf94:	4b26      	ldr	r3, [pc, #152]	; (800d030 <__ieee754_atan2f+0x12c>)
 800cf96:	e7f6      	b.n	800cf86 <__ieee754_atan2f+0x82>
 800cf98:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cf9c:	d0df      	beq.n	800cf5e <__ieee754_atan2f+0x5a>
 800cf9e:	1a5b      	subs	r3, r3, r1
 800cfa0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800cfa4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800cfa8:	da1a      	bge.n	800cfe0 <__ieee754_atan2f+0xdc>
 800cfaa:	2a00      	cmp	r2, #0
 800cfac:	da01      	bge.n	800cfb2 <__ieee754_atan2f+0xae>
 800cfae:	313c      	adds	r1, #60	; 0x3c
 800cfb0:	db19      	blt.n	800cfe6 <__ieee754_atan2f+0xe2>
 800cfb2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800cfb6:	f000 fa45 	bl	800d444 <fabsf>
 800cfba:	f000 f96f 	bl	800d29c <atanf>
 800cfbe:	eef0 7a40 	vmov.f32	s15, s0
 800cfc2:	2c01      	cmp	r4, #1
 800cfc4:	d012      	beq.n	800cfec <__ieee754_atan2f+0xe8>
 800cfc6:	2c02      	cmp	r4, #2
 800cfc8:	d017      	beq.n	800cffa <__ieee754_atan2f+0xf6>
 800cfca:	2c00      	cmp	r4, #0
 800cfcc:	d0ad      	beq.n	800cf2a <__ieee754_atan2f+0x26>
 800cfce:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800d034 <__ieee754_atan2f+0x130>
 800cfd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cfd6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800d038 <__ieee754_atan2f+0x134>
 800cfda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfde:	e7a4      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800cfe0:	eddf 7a10 	vldr	s15, [pc, #64]	; 800d024 <__ieee754_atan2f+0x120>
 800cfe4:	e7ed      	b.n	800cfc2 <__ieee754_atan2f+0xbe>
 800cfe6:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d03c <__ieee754_atan2f+0x138>
 800cfea:	e7ea      	b.n	800cfc2 <__ieee754_atan2f+0xbe>
 800cfec:	ee17 3a90 	vmov	r3, s15
 800cff0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cff4:	ee07 3a90 	vmov	s15, r3
 800cff8:	e797      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800cffa:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800d034 <__ieee754_atan2f+0x130>
 800cffe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d002:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800d038 <__ieee754_atan2f+0x134>
 800d006:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d00a:	e78e      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800d00c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800d038 <__ieee754_atan2f+0x134>
 800d010:	e78b      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800d012:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800d040 <__ieee754_atan2f+0x13c>
 800d016:	e788      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800d018:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d03c <__ieee754_atan2f+0x138>
 800d01c:	e785      	b.n	800cf2a <__ieee754_atan2f+0x26>
 800d01e:	bf00      	nop
 800d020:	c0490fdb 	.word	0xc0490fdb
 800d024:	3fc90fdb 	.word	0x3fc90fdb
 800d028:	bfc90fdb 	.word	0xbfc90fdb
 800d02c:	08010948 	.word	0x08010948
 800d030:	08010954 	.word	0x08010954
 800d034:	33bbbd2e 	.word	0x33bbbd2e
 800d038:	40490fdb 	.word	0x40490fdb
 800d03c:	00000000 	.word	0x00000000
 800d040:	3f490fdb 	.word	0x3f490fdb

0800d044 <__ieee754_rem_pio2f>:
 800d044:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d046:	ee10 6a10 	vmov	r6, s0
 800d04a:	4b86      	ldr	r3, [pc, #536]	; (800d264 <__ieee754_rem_pio2f+0x220>)
 800d04c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800d050:	429d      	cmp	r5, r3
 800d052:	b087      	sub	sp, #28
 800d054:	4604      	mov	r4, r0
 800d056:	dc05      	bgt.n	800d064 <__ieee754_rem_pio2f+0x20>
 800d058:	2300      	movs	r3, #0
 800d05a:	ed80 0a00 	vstr	s0, [r0]
 800d05e:	6043      	str	r3, [r0, #4]
 800d060:	2000      	movs	r0, #0
 800d062:	e020      	b.n	800d0a6 <__ieee754_rem_pio2f+0x62>
 800d064:	4b80      	ldr	r3, [pc, #512]	; (800d268 <__ieee754_rem_pio2f+0x224>)
 800d066:	429d      	cmp	r5, r3
 800d068:	dc38      	bgt.n	800d0dc <__ieee754_rem_pio2f+0x98>
 800d06a:	2e00      	cmp	r6, #0
 800d06c:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800d26c <__ieee754_rem_pio2f+0x228>
 800d070:	4b7f      	ldr	r3, [pc, #508]	; (800d270 <__ieee754_rem_pio2f+0x22c>)
 800d072:	f025 050f 	bic.w	r5, r5, #15
 800d076:	dd18      	ble.n	800d0aa <__ieee754_rem_pio2f+0x66>
 800d078:	429d      	cmp	r5, r3
 800d07a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d07e:	bf09      	itett	eq
 800d080:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800d274 <__ieee754_rem_pio2f+0x230>
 800d084:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800d278 <__ieee754_rem_pio2f+0x234>
 800d088:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d08c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800d27c <__ieee754_rem_pio2f+0x238>
 800d090:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d094:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d098:	edc0 6a00 	vstr	s13, [r0]
 800d09c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0a0:	edc0 7a01 	vstr	s15, [r0, #4]
 800d0a4:	2001      	movs	r0, #1
 800d0a6:	b007      	add	sp, #28
 800d0a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0aa:	429d      	cmp	r5, r3
 800d0ac:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d0b0:	bf09      	itett	eq
 800d0b2:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800d274 <__ieee754_rem_pio2f+0x230>
 800d0b6:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800d278 <__ieee754_rem_pio2f+0x234>
 800d0ba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d0be:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800d27c <__ieee754_rem_pio2f+0x238>
 800d0c2:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d0c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d0ca:	edc0 6a00 	vstr	s13, [r0]
 800d0ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d0d2:	edc0 7a01 	vstr	s15, [r0, #4]
 800d0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0da:	e7e4      	b.n	800d0a6 <__ieee754_rem_pio2f+0x62>
 800d0dc:	4b68      	ldr	r3, [pc, #416]	; (800d280 <__ieee754_rem_pio2f+0x23c>)
 800d0de:	429d      	cmp	r5, r3
 800d0e0:	dc71      	bgt.n	800d1c6 <__ieee754_rem_pio2f+0x182>
 800d0e2:	f000 f9af 	bl	800d444 <fabsf>
 800d0e6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800d284 <__ieee754_rem_pio2f+0x240>
 800d0ea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d0ee:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d0f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d0f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d0fa:	ee17 0a90 	vmov	r0, s15
 800d0fe:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d26c <__ieee754_rem_pio2f+0x228>
 800d102:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d106:	281f      	cmp	r0, #31
 800d108:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d278 <__ieee754_rem_pio2f+0x234>
 800d10c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d110:	eeb1 6a47 	vneg.f32	s12, s14
 800d114:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d118:	ee16 2a90 	vmov	r2, s13
 800d11c:	dc1c      	bgt.n	800d158 <__ieee754_rem_pio2f+0x114>
 800d11e:	495a      	ldr	r1, [pc, #360]	; (800d288 <__ieee754_rem_pio2f+0x244>)
 800d120:	1e47      	subs	r7, r0, #1
 800d122:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800d126:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d12a:	428b      	cmp	r3, r1
 800d12c:	d014      	beq.n	800d158 <__ieee754_rem_pio2f+0x114>
 800d12e:	6022      	str	r2, [r4, #0]
 800d130:	ed94 7a00 	vldr	s14, [r4]
 800d134:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d138:	2e00      	cmp	r6, #0
 800d13a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d13e:	ed84 0a01 	vstr	s0, [r4, #4]
 800d142:	dab0      	bge.n	800d0a6 <__ieee754_rem_pio2f+0x62>
 800d144:	eeb1 7a47 	vneg.f32	s14, s14
 800d148:	eeb1 0a40 	vneg.f32	s0, s0
 800d14c:	ed84 7a00 	vstr	s14, [r4]
 800d150:	ed84 0a01 	vstr	s0, [r4, #4]
 800d154:	4240      	negs	r0, r0
 800d156:	e7a6      	b.n	800d0a6 <__ieee754_rem_pio2f+0x62>
 800d158:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d15c:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800d160:	2908      	cmp	r1, #8
 800d162:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800d166:	dde2      	ble.n	800d12e <__ieee754_rem_pio2f+0xea>
 800d168:	eddf 5a42 	vldr	s11, [pc, #264]	; 800d274 <__ieee754_rem_pio2f+0x230>
 800d16c:	eef0 6a40 	vmov.f32	s13, s0
 800d170:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d174:	ee70 7a66 	vsub.f32	s15, s0, s13
 800d178:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d17c:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800d27c <__ieee754_rem_pio2f+0x238>
 800d180:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d184:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d188:	ee15 2a90 	vmov	r2, s11
 800d18c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d190:	1a5b      	subs	r3, r3, r1
 800d192:	2b19      	cmp	r3, #25
 800d194:	dc04      	bgt.n	800d1a0 <__ieee754_rem_pio2f+0x15c>
 800d196:	edc4 5a00 	vstr	s11, [r4]
 800d19a:	eeb0 0a66 	vmov.f32	s0, s13
 800d19e:	e7c7      	b.n	800d130 <__ieee754_rem_pio2f+0xec>
 800d1a0:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800d28c <__ieee754_rem_pio2f+0x248>
 800d1a4:	eeb0 0a66 	vmov.f32	s0, s13
 800d1a8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d1ac:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d1b0:	eddf 6a37 	vldr	s13, [pc, #220]	; 800d290 <__ieee754_rem_pio2f+0x24c>
 800d1b4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d1b8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d1bc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d1c0:	ed84 7a00 	vstr	s14, [r4]
 800d1c4:	e7b4      	b.n	800d130 <__ieee754_rem_pio2f+0xec>
 800d1c6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800d1ca:	db06      	blt.n	800d1da <__ieee754_rem_pio2f+0x196>
 800d1cc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d1d0:	edc0 7a01 	vstr	s15, [r0, #4]
 800d1d4:	edc0 7a00 	vstr	s15, [r0]
 800d1d8:	e742      	b.n	800d060 <__ieee754_rem_pio2f+0x1c>
 800d1da:	15ea      	asrs	r2, r5, #23
 800d1dc:	3a86      	subs	r2, #134	; 0x86
 800d1de:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d1e2:	ee07 3a90 	vmov	s15, r3
 800d1e6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d1ea:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800d294 <__ieee754_rem_pio2f+0x250>
 800d1ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d1f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1f6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d1fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d1fe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d202:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d206:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d20a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d20e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d212:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d21a:	edcd 7a05 	vstr	s15, [sp, #20]
 800d21e:	d11e      	bne.n	800d25e <__ieee754_rem_pio2f+0x21a>
 800d220:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d228:	bf14      	ite	ne
 800d22a:	2302      	movne	r3, #2
 800d22c:	2301      	moveq	r3, #1
 800d22e:	491a      	ldr	r1, [pc, #104]	; (800d298 <__ieee754_rem_pio2f+0x254>)
 800d230:	9101      	str	r1, [sp, #4]
 800d232:	2102      	movs	r1, #2
 800d234:	9100      	str	r1, [sp, #0]
 800d236:	a803      	add	r0, sp, #12
 800d238:	4621      	mov	r1, r4
 800d23a:	f000 f9bb 	bl	800d5b4 <__kernel_rem_pio2f>
 800d23e:	2e00      	cmp	r6, #0
 800d240:	f6bf af31 	bge.w	800d0a6 <__ieee754_rem_pio2f+0x62>
 800d244:	edd4 7a00 	vldr	s15, [r4]
 800d248:	eef1 7a67 	vneg.f32	s15, s15
 800d24c:	edc4 7a00 	vstr	s15, [r4]
 800d250:	edd4 7a01 	vldr	s15, [r4, #4]
 800d254:	eef1 7a67 	vneg.f32	s15, s15
 800d258:	edc4 7a01 	vstr	s15, [r4, #4]
 800d25c:	e77a      	b.n	800d154 <__ieee754_rem_pio2f+0x110>
 800d25e:	2303      	movs	r3, #3
 800d260:	e7e5      	b.n	800d22e <__ieee754_rem_pio2f+0x1ea>
 800d262:	bf00      	nop
 800d264:	3f490fd8 	.word	0x3f490fd8
 800d268:	4016cbe3 	.word	0x4016cbe3
 800d26c:	3fc90f80 	.word	0x3fc90f80
 800d270:	3fc90fd0 	.word	0x3fc90fd0
 800d274:	37354400 	.word	0x37354400
 800d278:	37354443 	.word	0x37354443
 800d27c:	2e85a308 	.word	0x2e85a308
 800d280:	43490f80 	.word	0x43490f80
 800d284:	3f22f984 	.word	0x3f22f984
 800d288:	08010960 	.word	0x08010960
 800d28c:	2e85a300 	.word	0x2e85a300
 800d290:	248d3132 	.word	0x248d3132
 800d294:	43800000 	.word	0x43800000
 800d298:	080109e0 	.word	0x080109e0

0800d29c <atanf>:
 800d29c:	b538      	push	{r3, r4, r5, lr}
 800d29e:	ee10 5a10 	vmov	r5, s0
 800d2a2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800d2a6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800d2aa:	eef0 7a40 	vmov.f32	s15, s0
 800d2ae:	db10      	blt.n	800d2d2 <atanf+0x36>
 800d2b0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d2b4:	dd04      	ble.n	800d2c0 <atanf+0x24>
 800d2b6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d2ba:	eeb0 0a67 	vmov.f32	s0, s15
 800d2be:	bd38      	pop	{r3, r4, r5, pc}
 800d2c0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800d3f8 <atanf+0x15c>
 800d2c4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800d3fc <atanf+0x160>
 800d2c8:	2d00      	cmp	r5, #0
 800d2ca:	bfd8      	it	le
 800d2cc:	eef0 7a47 	vmovle.f32	s15, s14
 800d2d0:	e7f3      	b.n	800d2ba <atanf+0x1e>
 800d2d2:	4b4b      	ldr	r3, [pc, #300]	; (800d400 <atanf+0x164>)
 800d2d4:	429c      	cmp	r4, r3
 800d2d6:	dc10      	bgt.n	800d2fa <atanf+0x5e>
 800d2d8:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800d2dc:	da0a      	bge.n	800d2f4 <atanf+0x58>
 800d2de:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800d404 <atanf+0x168>
 800d2e2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d2e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d2ea:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d2ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2f2:	dce2      	bgt.n	800d2ba <atanf+0x1e>
 800d2f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d2f8:	e013      	b.n	800d322 <atanf+0x86>
 800d2fa:	f000 f8a3 	bl	800d444 <fabsf>
 800d2fe:	4b42      	ldr	r3, [pc, #264]	; (800d408 <atanf+0x16c>)
 800d300:	429c      	cmp	r4, r3
 800d302:	dc4f      	bgt.n	800d3a4 <atanf+0x108>
 800d304:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800d308:	429c      	cmp	r4, r3
 800d30a:	dc41      	bgt.n	800d390 <atanf+0xf4>
 800d30c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800d310:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d314:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d318:	2300      	movs	r3, #0
 800d31a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d31e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d322:	1c5a      	adds	r2, r3, #1
 800d324:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d328:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800d40c <atanf+0x170>
 800d32c:	eddf 5a38 	vldr	s11, [pc, #224]	; 800d410 <atanf+0x174>
 800d330:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800d414 <atanf+0x178>
 800d334:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d338:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d33c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d418 <atanf+0x17c>
 800d340:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d344:	eddf 5a35 	vldr	s11, [pc, #212]	; 800d41c <atanf+0x180>
 800d348:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d34c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d420 <atanf+0x184>
 800d350:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d354:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d424 <atanf+0x188>
 800d358:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d35c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800d428 <atanf+0x18c>
 800d360:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d364:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800d42c <atanf+0x190>
 800d368:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d36c:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800d430 <atanf+0x194>
 800d370:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d374:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800d434 <atanf+0x198>
 800d378:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d37c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d380:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d384:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d388:	d121      	bne.n	800d3ce <atanf+0x132>
 800d38a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d38e:	e794      	b.n	800d2ba <atanf+0x1e>
 800d390:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d394:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d398:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d39c:	2301      	movs	r3, #1
 800d39e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d3a2:	e7be      	b.n	800d322 <atanf+0x86>
 800d3a4:	4b24      	ldr	r3, [pc, #144]	; (800d438 <atanf+0x19c>)
 800d3a6:	429c      	cmp	r4, r3
 800d3a8:	dc0b      	bgt.n	800d3c2 <atanf+0x126>
 800d3aa:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800d3ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d3b2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d3b6:	2302      	movs	r3, #2
 800d3b8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d3bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d3c0:	e7af      	b.n	800d322 <atanf+0x86>
 800d3c2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d3c6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d3ca:	2303      	movs	r3, #3
 800d3cc:	e7a9      	b.n	800d322 <atanf+0x86>
 800d3ce:	4a1b      	ldr	r2, [pc, #108]	; (800d43c <atanf+0x1a0>)
 800d3d0:	491b      	ldr	r1, [pc, #108]	; (800d440 <atanf+0x1a4>)
 800d3d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d3d6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d3da:	edd3 6a00 	vldr	s13, [r3]
 800d3de:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d3e2:	2d00      	cmp	r5, #0
 800d3e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d3e8:	edd2 7a00 	vldr	s15, [r2]
 800d3ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d3f0:	bfb8      	it	lt
 800d3f2:	eef1 7a67 	vneglt.f32	s15, s15
 800d3f6:	e760      	b.n	800d2ba <atanf+0x1e>
 800d3f8:	3fc90fdb 	.word	0x3fc90fdb
 800d3fc:	bfc90fdb 	.word	0xbfc90fdb
 800d400:	3edfffff 	.word	0x3edfffff
 800d404:	7149f2ca 	.word	0x7149f2ca
 800d408:	3f97ffff 	.word	0x3f97ffff
 800d40c:	3c8569d7 	.word	0x3c8569d7
 800d410:	3d4bda59 	.word	0x3d4bda59
 800d414:	bd6ef16b 	.word	0xbd6ef16b
 800d418:	3d886b35 	.word	0x3d886b35
 800d41c:	3dba2e6e 	.word	0x3dba2e6e
 800d420:	3e124925 	.word	0x3e124925
 800d424:	3eaaaaab 	.word	0x3eaaaaab
 800d428:	bd15a221 	.word	0xbd15a221
 800d42c:	bd9d8795 	.word	0xbd9d8795
 800d430:	bde38e38 	.word	0xbde38e38
 800d434:	be4ccccd 	.word	0xbe4ccccd
 800d438:	401bffff 	.word	0x401bffff
 800d43c:	08010cf8 	.word	0x08010cf8
 800d440:	08010d08 	.word	0x08010d08

0800d444 <fabsf>:
 800d444:	ee10 3a10 	vmov	r3, s0
 800d448:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d44c:	ee00 3a10 	vmov	s0, r3
 800d450:	4770      	bx	lr
 800d452:	0000      	movs	r0, r0
 800d454:	0000      	movs	r0, r0
	...

0800d458 <scalbn>:
 800d458:	b570      	push	{r4, r5, r6, lr}
 800d45a:	ec55 4b10 	vmov	r4, r5, d0
 800d45e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d462:	4606      	mov	r6, r0
 800d464:	462b      	mov	r3, r5
 800d466:	b999      	cbnz	r1, 800d490 <scalbn+0x38>
 800d468:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d46c:	4323      	orrs	r3, r4
 800d46e:	d03f      	beq.n	800d4f0 <scalbn+0x98>
 800d470:	4b35      	ldr	r3, [pc, #212]	; (800d548 <scalbn+0xf0>)
 800d472:	4629      	mov	r1, r5
 800d474:	ee10 0a10 	vmov	r0, s0
 800d478:	2200      	movs	r2, #0
 800d47a:	f7f3 f8b5 	bl	80005e8 <__aeabi_dmul>
 800d47e:	4b33      	ldr	r3, [pc, #204]	; (800d54c <scalbn+0xf4>)
 800d480:	429e      	cmp	r6, r3
 800d482:	4604      	mov	r4, r0
 800d484:	460d      	mov	r5, r1
 800d486:	da10      	bge.n	800d4aa <scalbn+0x52>
 800d488:	a327      	add	r3, pc, #156	; (adr r3, 800d528 <scalbn+0xd0>)
 800d48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48e:	e01f      	b.n	800d4d0 <scalbn+0x78>
 800d490:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d494:	4291      	cmp	r1, r2
 800d496:	d10c      	bne.n	800d4b2 <scalbn+0x5a>
 800d498:	ee10 2a10 	vmov	r2, s0
 800d49c:	4620      	mov	r0, r4
 800d49e:	4629      	mov	r1, r5
 800d4a0:	f7f2 feec 	bl	800027c <__adddf3>
 800d4a4:	4604      	mov	r4, r0
 800d4a6:	460d      	mov	r5, r1
 800d4a8:	e022      	b.n	800d4f0 <scalbn+0x98>
 800d4aa:	460b      	mov	r3, r1
 800d4ac:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d4b0:	3936      	subs	r1, #54	; 0x36
 800d4b2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800d4b6:	4296      	cmp	r6, r2
 800d4b8:	dd0d      	ble.n	800d4d6 <scalbn+0x7e>
 800d4ba:	2d00      	cmp	r5, #0
 800d4bc:	a11c      	add	r1, pc, #112	; (adr r1, 800d530 <scalbn+0xd8>)
 800d4be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4c2:	da02      	bge.n	800d4ca <scalbn+0x72>
 800d4c4:	a11c      	add	r1, pc, #112	; (adr r1, 800d538 <scalbn+0xe0>)
 800d4c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4ca:	a319      	add	r3, pc, #100	; (adr r3, 800d530 <scalbn+0xd8>)
 800d4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d0:	f7f3 f88a 	bl	80005e8 <__aeabi_dmul>
 800d4d4:	e7e6      	b.n	800d4a4 <scalbn+0x4c>
 800d4d6:	1872      	adds	r2, r6, r1
 800d4d8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d4dc:	428a      	cmp	r2, r1
 800d4de:	dcec      	bgt.n	800d4ba <scalbn+0x62>
 800d4e0:	2a00      	cmp	r2, #0
 800d4e2:	dd08      	ble.n	800d4f6 <scalbn+0x9e>
 800d4e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d4e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d4ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d4f0:	ec45 4b10 	vmov	d0, r4, r5
 800d4f4:	bd70      	pop	{r4, r5, r6, pc}
 800d4f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d4fa:	da08      	bge.n	800d50e <scalbn+0xb6>
 800d4fc:	2d00      	cmp	r5, #0
 800d4fe:	a10a      	add	r1, pc, #40	; (adr r1, 800d528 <scalbn+0xd0>)
 800d500:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d504:	dac0      	bge.n	800d488 <scalbn+0x30>
 800d506:	a10e      	add	r1, pc, #56	; (adr r1, 800d540 <scalbn+0xe8>)
 800d508:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d50c:	e7bc      	b.n	800d488 <scalbn+0x30>
 800d50e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d512:	3236      	adds	r2, #54	; 0x36
 800d514:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d518:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d51c:	4620      	mov	r0, r4
 800d51e:	4b0c      	ldr	r3, [pc, #48]	; (800d550 <scalbn+0xf8>)
 800d520:	2200      	movs	r2, #0
 800d522:	e7d5      	b.n	800d4d0 <scalbn+0x78>
 800d524:	f3af 8000 	nop.w
 800d528:	c2f8f359 	.word	0xc2f8f359
 800d52c:	01a56e1f 	.word	0x01a56e1f
 800d530:	8800759c 	.word	0x8800759c
 800d534:	7e37e43c 	.word	0x7e37e43c
 800d538:	8800759c 	.word	0x8800759c
 800d53c:	fe37e43c 	.word	0xfe37e43c
 800d540:	c2f8f359 	.word	0xc2f8f359
 800d544:	81a56e1f 	.word	0x81a56e1f
 800d548:	43500000 	.word	0x43500000
 800d54c:	ffff3cb0 	.word	0xffff3cb0
 800d550:	3c900000 	.word	0x3c900000

0800d554 <with_errno>:
 800d554:	b570      	push	{r4, r5, r6, lr}
 800d556:	4604      	mov	r4, r0
 800d558:	460d      	mov	r5, r1
 800d55a:	4616      	mov	r6, r2
 800d55c:	f001 fac2 	bl	800eae4 <__errno>
 800d560:	4629      	mov	r1, r5
 800d562:	6006      	str	r6, [r0, #0]
 800d564:	4620      	mov	r0, r4
 800d566:	bd70      	pop	{r4, r5, r6, pc}

0800d568 <xflow>:
 800d568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d56a:	4614      	mov	r4, r2
 800d56c:	461d      	mov	r5, r3
 800d56e:	b108      	cbz	r0, 800d574 <xflow+0xc>
 800d570:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d574:	e9cd 2300 	strd	r2, r3, [sp]
 800d578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d57c:	4620      	mov	r0, r4
 800d57e:	4629      	mov	r1, r5
 800d580:	f7f3 f832 	bl	80005e8 <__aeabi_dmul>
 800d584:	2222      	movs	r2, #34	; 0x22
 800d586:	b003      	add	sp, #12
 800d588:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d58c:	f7ff bfe2 	b.w	800d554 <with_errno>

0800d590 <__math_uflow>:
 800d590:	b508      	push	{r3, lr}
 800d592:	2200      	movs	r2, #0
 800d594:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d598:	f7ff ffe6 	bl	800d568 <xflow>
 800d59c:	ec41 0b10 	vmov	d0, r0, r1
 800d5a0:	bd08      	pop	{r3, pc}

0800d5a2 <__math_oflow>:
 800d5a2:	b508      	push	{r3, lr}
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d5aa:	f7ff ffdd 	bl	800d568 <xflow>
 800d5ae:	ec41 0b10 	vmov	d0, r0, r1
 800d5b2:	bd08      	pop	{r3, pc}

0800d5b4 <__kernel_rem_pio2f>:
 800d5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b8:	ed2d 8b04 	vpush	{d8-d9}
 800d5bc:	b0d9      	sub	sp, #356	; 0x164
 800d5be:	4688      	mov	r8, r1
 800d5c0:	9002      	str	r0, [sp, #8]
 800d5c2:	49b8      	ldr	r1, [pc, #736]	; (800d8a4 <__kernel_rem_pio2f+0x2f0>)
 800d5c4:	9866      	ldr	r0, [sp, #408]	; 0x198
 800d5c6:	9301      	str	r3, [sp, #4]
 800d5c8:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800d5cc:	9901      	ldr	r1, [sp, #4]
 800d5ce:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800d5d0:	f101 3bff 	add.w	fp, r1, #4294967295
 800d5d4:	1d11      	adds	r1, r2, #4
 800d5d6:	db25      	blt.n	800d624 <__kernel_rem_pio2f+0x70>
 800d5d8:	1ed0      	subs	r0, r2, #3
 800d5da:	bf48      	it	mi
 800d5dc:	1d10      	addmi	r0, r2, #4
 800d5de:	10c0      	asrs	r0, r0, #3
 800d5e0:	1c45      	adds	r5, r0, #1
 800d5e2:	00e9      	lsls	r1, r5, #3
 800d5e4:	eba0 070b 	sub.w	r7, r0, fp
 800d5e8:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d5ec:	9103      	str	r1, [sp, #12]
 800d5ee:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800d5f2:	eb0a 0c0b 	add.w	ip, sl, fp
 800d5f6:	ae1c      	add	r6, sp, #112	; 0x70
 800d5f8:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800d5fc:	2400      	movs	r4, #0
 800d5fe:	4564      	cmp	r4, ip
 800d600:	dd12      	ble.n	800d628 <__kernel_rem_pio2f+0x74>
 800d602:	9901      	ldr	r1, [sp, #4]
 800d604:	ac1c      	add	r4, sp, #112	; 0x70
 800d606:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800d60a:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800d60e:	f04f 0c00 	mov.w	ip, #0
 800d612:	45d4      	cmp	ip, sl
 800d614:	dc27      	bgt.n	800d666 <__kernel_rem_pio2f+0xb2>
 800d616:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d61a:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d61e:	4627      	mov	r7, r4
 800d620:	2600      	movs	r6, #0
 800d622:	e016      	b.n	800d652 <__kernel_rem_pio2f+0x9e>
 800d624:	2000      	movs	r0, #0
 800d626:	e7db      	b.n	800d5e0 <__kernel_rem_pio2f+0x2c>
 800d628:	42e7      	cmn	r7, r4
 800d62a:	bf5d      	ittte	pl
 800d62c:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800d630:	ee07 1a90 	vmovpl	s15, r1
 800d634:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d638:	eef0 7a47 	vmovmi.f32	s15, s14
 800d63c:	ece6 7a01 	vstmia	r6!, {s15}
 800d640:	3401      	adds	r4, #1
 800d642:	e7dc      	b.n	800d5fe <__kernel_rem_pio2f+0x4a>
 800d644:	ecfe 6a01 	vldmia	lr!, {s13}
 800d648:	ed97 7a00 	vldr	s14, [r7]
 800d64c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d650:	3601      	adds	r6, #1
 800d652:	455e      	cmp	r6, fp
 800d654:	f1a7 0704 	sub.w	r7, r7, #4
 800d658:	ddf4      	ble.n	800d644 <__kernel_rem_pio2f+0x90>
 800d65a:	ece9 7a01 	vstmia	r9!, {s15}
 800d65e:	f10c 0c01 	add.w	ip, ip, #1
 800d662:	3404      	adds	r4, #4
 800d664:	e7d5      	b.n	800d612 <__kernel_rem_pio2f+0x5e>
 800d666:	a908      	add	r1, sp, #32
 800d668:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d66c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800d670:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800d8b0 <__kernel_rem_pio2f+0x2fc>
 800d674:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800d8ac <__kernel_rem_pio2f+0x2f8>
 800d678:	9105      	str	r1, [sp, #20]
 800d67a:	9304      	str	r3, [sp, #16]
 800d67c:	4656      	mov	r6, sl
 800d67e:	00b3      	lsls	r3, r6, #2
 800d680:	9306      	str	r3, [sp, #24]
 800d682:	ab58      	add	r3, sp, #352	; 0x160
 800d684:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d688:	ac08      	add	r4, sp, #32
 800d68a:	ab44      	add	r3, sp, #272	; 0x110
 800d68c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800d690:	46a4      	mov	ip, r4
 800d692:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d696:	4637      	mov	r7, r6
 800d698:	2f00      	cmp	r7, #0
 800d69a:	f1a0 0004 	sub.w	r0, r0, #4
 800d69e:	dc4a      	bgt.n	800d736 <__kernel_rem_pio2f+0x182>
 800d6a0:	4628      	mov	r0, r5
 800d6a2:	9207      	str	r2, [sp, #28]
 800d6a4:	f000 f9f8 	bl	800da98 <scalbnf>
 800d6a8:	eeb0 8a40 	vmov.f32	s16, s0
 800d6ac:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d6b0:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d6b4:	f000 fa56 	bl	800db64 <floorf>
 800d6b8:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d6bc:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d6c0:	2d00      	cmp	r5, #0
 800d6c2:	9a07      	ldr	r2, [sp, #28]
 800d6c4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d6c8:	ee17 9a90 	vmov	r9, s15
 800d6cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d6d0:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d6d4:	dd41      	ble.n	800d75a <__kernel_rem_pio2f+0x1a6>
 800d6d6:	f106 3cff 	add.w	ip, r6, #4294967295
 800d6da:	ab08      	add	r3, sp, #32
 800d6dc:	f1c5 0e08 	rsb	lr, r5, #8
 800d6e0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800d6e4:	fa47 f00e 	asr.w	r0, r7, lr
 800d6e8:	4481      	add	r9, r0
 800d6ea:	fa00 f00e 	lsl.w	r0, r0, lr
 800d6ee:	1a3f      	subs	r7, r7, r0
 800d6f0:	f1c5 0007 	rsb	r0, r5, #7
 800d6f4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800d6f8:	4107      	asrs	r7, r0
 800d6fa:	2f00      	cmp	r7, #0
 800d6fc:	dd3c      	ble.n	800d778 <__kernel_rem_pio2f+0x1c4>
 800d6fe:	f04f 0e00 	mov.w	lr, #0
 800d702:	f109 0901 	add.w	r9, r9, #1
 800d706:	4671      	mov	r1, lr
 800d708:	4576      	cmp	r6, lr
 800d70a:	dc67      	bgt.n	800d7dc <__kernel_rem_pio2f+0x228>
 800d70c:	2d00      	cmp	r5, #0
 800d70e:	dd03      	ble.n	800d718 <__kernel_rem_pio2f+0x164>
 800d710:	2d01      	cmp	r5, #1
 800d712:	d074      	beq.n	800d7fe <__kernel_rem_pio2f+0x24a>
 800d714:	2d02      	cmp	r5, #2
 800d716:	d07b      	beq.n	800d810 <__kernel_rem_pio2f+0x25c>
 800d718:	2f02      	cmp	r7, #2
 800d71a:	d12d      	bne.n	800d778 <__kernel_rem_pio2f+0x1c4>
 800d71c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d720:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d724:	b341      	cbz	r1, 800d778 <__kernel_rem_pio2f+0x1c4>
 800d726:	4628      	mov	r0, r5
 800d728:	9207      	str	r2, [sp, #28]
 800d72a:	f000 f9b5 	bl	800da98 <scalbnf>
 800d72e:	9a07      	ldr	r2, [sp, #28]
 800d730:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d734:	e020      	b.n	800d778 <__kernel_rem_pio2f+0x1c4>
 800d736:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d73a:	3f01      	subs	r7, #1
 800d73c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d740:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d744:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d748:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d74c:	ecac 0a01 	vstmia	ip!, {s0}
 800d750:	ed90 0a00 	vldr	s0, [r0]
 800d754:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d758:	e79e      	b.n	800d698 <__kernel_rem_pio2f+0xe4>
 800d75a:	d105      	bne.n	800d768 <__kernel_rem_pio2f+0x1b4>
 800d75c:	1e70      	subs	r0, r6, #1
 800d75e:	ab08      	add	r3, sp, #32
 800d760:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800d764:	11ff      	asrs	r7, r7, #7
 800d766:	e7c8      	b.n	800d6fa <__kernel_rem_pio2f+0x146>
 800d768:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d76c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d774:	da30      	bge.n	800d7d8 <__kernel_rem_pio2f+0x224>
 800d776:	2700      	movs	r7, #0
 800d778:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d77c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d780:	f040 809a 	bne.w	800d8b8 <__kernel_rem_pio2f+0x304>
 800d784:	1e74      	subs	r4, r6, #1
 800d786:	46a4      	mov	ip, r4
 800d788:	2100      	movs	r1, #0
 800d78a:	45d4      	cmp	ip, sl
 800d78c:	da47      	bge.n	800d81e <__kernel_rem_pio2f+0x26a>
 800d78e:	2900      	cmp	r1, #0
 800d790:	d063      	beq.n	800d85a <__kernel_rem_pio2f+0x2a6>
 800d792:	ab08      	add	r3, sp, #32
 800d794:	3d08      	subs	r5, #8
 800d796:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d07f      	beq.n	800d89e <__kernel_rem_pio2f+0x2ea>
 800d79e:	4628      	mov	r0, r5
 800d7a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d7a4:	f000 f978 	bl	800da98 <scalbnf>
 800d7a8:	1c63      	adds	r3, r4, #1
 800d7aa:	aa44      	add	r2, sp, #272	; 0x110
 800d7ac:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800d8b0 <__kernel_rem_pio2f+0x2fc>
 800d7b0:	0099      	lsls	r1, r3, #2
 800d7b2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d7b6:	4623      	mov	r3, r4
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	f280 80ad 	bge.w	800d918 <__kernel_rem_pio2f+0x364>
 800d7be:	4623      	mov	r3, r4
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	f2c0 80cb 	blt.w	800d95c <__kernel_rem_pio2f+0x3a8>
 800d7c6:	aa44      	add	r2, sp, #272	; 0x110
 800d7c8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d7cc:	4e36      	ldr	r6, [pc, #216]	; (800d8a8 <__kernel_rem_pio2f+0x2f4>)
 800d7ce:	eddf 7a39 	vldr	s15, [pc, #228]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d7d2:	2000      	movs	r0, #0
 800d7d4:	1ae2      	subs	r2, r4, r3
 800d7d6:	e0b6      	b.n	800d946 <__kernel_rem_pio2f+0x392>
 800d7d8:	2702      	movs	r7, #2
 800d7da:	e790      	b.n	800d6fe <__kernel_rem_pio2f+0x14a>
 800d7dc:	6820      	ldr	r0, [r4, #0]
 800d7de:	b949      	cbnz	r1, 800d7f4 <__kernel_rem_pio2f+0x240>
 800d7e0:	b118      	cbz	r0, 800d7ea <__kernel_rem_pio2f+0x236>
 800d7e2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800d7e6:	6020      	str	r0, [r4, #0]
 800d7e8:	2001      	movs	r0, #1
 800d7ea:	f10e 0e01 	add.w	lr, lr, #1
 800d7ee:	3404      	adds	r4, #4
 800d7f0:	4601      	mov	r1, r0
 800d7f2:	e789      	b.n	800d708 <__kernel_rem_pio2f+0x154>
 800d7f4:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800d7f8:	6020      	str	r0, [r4, #0]
 800d7fa:	4608      	mov	r0, r1
 800d7fc:	e7f5      	b.n	800d7ea <__kernel_rem_pio2f+0x236>
 800d7fe:	1e74      	subs	r4, r6, #1
 800d800:	ab08      	add	r3, sp, #32
 800d802:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d806:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d80a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d80e:	e783      	b.n	800d718 <__kernel_rem_pio2f+0x164>
 800d810:	1e74      	subs	r4, r6, #1
 800d812:	ab08      	add	r3, sp, #32
 800d814:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d818:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800d81c:	e7f5      	b.n	800d80a <__kernel_rem_pio2f+0x256>
 800d81e:	ab08      	add	r3, sp, #32
 800d820:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800d824:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d828:	4301      	orrs	r1, r0
 800d82a:	e7ae      	b.n	800d78a <__kernel_rem_pio2f+0x1d6>
 800d82c:	3001      	adds	r0, #1
 800d82e:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800d832:	2f00      	cmp	r7, #0
 800d834:	d0fa      	beq.n	800d82c <__kernel_rem_pio2f+0x278>
 800d836:	9b06      	ldr	r3, [sp, #24]
 800d838:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800d83c:	eb0d 0403 	add.w	r4, sp, r3
 800d840:	9b01      	ldr	r3, [sp, #4]
 800d842:	18f7      	adds	r7, r6, r3
 800d844:	ab1c      	add	r3, sp, #112	; 0x70
 800d846:	f106 0c01 	add.w	ip, r6, #1
 800d84a:	3c4c      	subs	r4, #76	; 0x4c
 800d84c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d850:	4430      	add	r0, r6
 800d852:	4560      	cmp	r0, ip
 800d854:	da04      	bge.n	800d860 <__kernel_rem_pio2f+0x2ac>
 800d856:	4606      	mov	r6, r0
 800d858:	e711      	b.n	800d67e <__kernel_rem_pio2f+0xca>
 800d85a:	9c05      	ldr	r4, [sp, #20]
 800d85c:	2001      	movs	r0, #1
 800d85e:	e7e6      	b.n	800d82e <__kernel_rem_pio2f+0x27a>
 800d860:	9b04      	ldr	r3, [sp, #16]
 800d862:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d866:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800d86a:	9306      	str	r3, [sp, #24]
 800d86c:	ee07 3a90 	vmov	s15, r3
 800d870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d874:	2600      	movs	r6, #0
 800d876:	ece7 7a01 	vstmia	r7!, {s15}
 800d87a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d87e:	46b9      	mov	r9, r7
 800d880:	455e      	cmp	r6, fp
 800d882:	dd04      	ble.n	800d88e <__kernel_rem_pio2f+0x2da>
 800d884:	ece4 7a01 	vstmia	r4!, {s15}
 800d888:	f10c 0c01 	add.w	ip, ip, #1
 800d88c:	e7e1      	b.n	800d852 <__kernel_rem_pio2f+0x29e>
 800d88e:	ecfe 6a01 	vldmia	lr!, {s13}
 800d892:	ed39 7a01 	vldmdb	r9!, {s14}
 800d896:	3601      	adds	r6, #1
 800d898:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d89c:	e7f0      	b.n	800d880 <__kernel_rem_pio2f+0x2cc>
 800d89e:	3c01      	subs	r4, #1
 800d8a0:	e777      	b.n	800d792 <__kernel_rem_pio2f+0x1de>
 800d8a2:	bf00      	nop
 800d8a4:	08010d44 	.word	0x08010d44
 800d8a8:	08010d18 	.word	0x08010d18
 800d8ac:	43800000 	.word	0x43800000
 800d8b0:	3b800000 	.word	0x3b800000
 800d8b4:	00000000 	.word	0x00000000
 800d8b8:	9b03      	ldr	r3, [sp, #12]
 800d8ba:	eeb0 0a48 	vmov.f32	s0, s16
 800d8be:	1a98      	subs	r0, r3, r2
 800d8c0:	f000 f8ea 	bl	800da98 <scalbnf>
 800d8c4:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800d8ac <__kernel_rem_pio2f+0x2f8>
 800d8c8:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d0:	db19      	blt.n	800d906 <__kernel_rem_pio2f+0x352>
 800d8d2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800d8b0 <__kernel_rem_pio2f+0x2fc>
 800d8d6:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d8da:	aa08      	add	r2, sp, #32
 800d8dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d8e0:	1c74      	adds	r4, r6, #1
 800d8e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d8e6:	3508      	adds	r5, #8
 800d8e8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d8ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d8f0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d8f4:	ee10 3a10 	vmov	r3, s0
 800d8f8:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800d8fc:	ee17 3a90 	vmov	r3, s15
 800d900:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d904:	e74b      	b.n	800d79e <__kernel_rem_pio2f+0x1ea>
 800d906:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d90a:	aa08      	add	r2, sp, #32
 800d90c:	ee10 3a10 	vmov	r3, s0
 800d910:	4634      	mov	r4, r6
 800d912:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800d916:	e742      	b.n	800d79e <__kernel_rem_pio2f+0x1ea>
 800d918:	a808      	add	r0, sp, #32
 800d91a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800d91e:	9001      	str	r0, [sp, #4]
 800d920:	ee07 0a90 	vmov	s15, r0
 800d924:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d928:	3b01      	subs	r3, #1
 800d92a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d92e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d932:	ed62 7a01 	vstmdb	r2!, {s15}
 800d936:	e73f      	b.n	800d7b8 <__kernel_rem_pio2f+0x204>
 800d938:	ecf6 6a01 	vldmia	r6!, {s13}
 800d93c:	ecb5 7a01 	vldmia	r5!, {s14}
 800d940:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d944:	3001      	adds	r0, #1
 800d946:	4550      	cmp	r0, sl
 800d948:	dc01      	bgt.n	800d94e <__kernel_rem_pio2f+0x39a>
 800d94a:	4290      	cmp	r0, r2
 800d94c:	ddf4      	ble.n	800d938 <__kernel_rem_pio2f+0x384>
 800d94e:	a858      	add	r0, sp, #352	; 0x160
 800d950:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800d954:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800d958:	3b01      	subs	r3, #1
 800d95a:	e731      	b.n	800d7c0 <__kernel_rem_pio2f+0x20c>
 800d95c:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800d95e:	2b02      	cmp	r3, #2
 800d960:	dc09      	bgt.n	800d976 <__kernel_rem_pio2f+0x3c2>
 800d962:	2b00      	cmp	r3, #0
 800d964:	dc2b      	bgt.n	800d9be <__kernel_rem_pio2f+0x40a>
 800d966:	d044      	beq.n	800d9f2 <__kernel_rem_pio2f+0x43e>
 800d968:	f009 0007 	and.w	r0, r9, #7
 800d96c:	b059      	add	sp, #356	; 0x164
 800d96e:	ecbd 8b04 	vpop	{d8-d9}
 800d972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d976:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800d978:	2b03      	cmp	r3, #3
 800d97a:	d1f5      	bne.n	800d968 <__kernel_rem_pio2f+0x3b4>
 800d97c:	aa30      	add	r2, sp, #192	; 0xc0
 800d97e:	1f0b      	subs	r3, r1, #4
 800d980:	4413      	add	r3, r2
 800d982:	461a      	mov	r2, r3
 800d984:	4620      	mov	r0, r4
 800d986:	2800      	cmp	r0, #0
 800d988:	f1a2 0204 	sub.w	r2, r2, #4
 800d98c:	dc52      	bgt.n	800da34 <__kernel_rem_pio2f+0x480>
 800d98e:	4622      	mov	r2, r4
 800d990:	2a01      	cmp	r2, #1
 800d992:	f1a3 0304 	sub.w	r3, r3, #4
 800d996:	dc5d      	bgt.n	800da54 <__kernel_rem_pio2f+0x4a0>
 800d998:	ab30      	add	r3, sp, #192	; 0xc0
 800d99a:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d99e:	440b      	add	r3, r1
 800d9a0:	2c01      	cmp	r4, #1
 800d9a2:	dc67      	bgt.n	800da74 <__kernel_rem_pio2f+0x4c0>
 800d9a4:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800d9a8:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800d9ac:	2f00      	cmp	r7, #0
 800d9ae:	d167      	bne.n	800da80 <__kernel_rem_pio2f+0x4cc>
 800d9b0:	edc8 6a00 	vstr	s13, [r8]
 800d9b4:	ed88 7a01 	vstr	s14, [r8, #4]
 800d9b8:	edc8 7a02 	vstr	s15, [r8, #8]
 800d9bc:	e7d4      	b.n	800d968 <__kernel_rem_pio2f+0x3b4>
 800d9be:	ab30      	add	r3, sp, #192	; 0xc0
 800d9c0:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d9c4:	440b      	add	r3, r1
 800d9c6:	4622      	mov	r2, r4
 800d9c8:	2a00      	cmp	r2, #0
 800d9ca:	da24      	bge.n	800da16 <__kernel_rem_pio2f+0x462>
 800d9cc:	b34f      	cbz	r7, 800da22 <__kernel_rem_pio2f+0x46e>
 800d9ce:	eef1 7a47 	vneg.f32	s15, s14
 800d9d2:	edc8 7a00 	vstr	s15, [r8]
 800d9d6:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800d9da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9de:	aa31      	add	r2, sp, #196	; 0xc4
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	429c      	cmp	r4, r3
 800d9e4:	da20      	bge.n	800da28 <__kernel_rem_pio2f+0x474>
 800d9e6:	b10f      	cbz	r7, 800d9ec <__kernel_rem_pio2f+0x438>
 800d9e8:	eef1 7a67 	vneg.f32	s15, s15
 800d9ec:	edc8 7a01 	vstr	s15, [r8, #4]
 800d9f0:	e7ba      	b.n	800d968 <__kernel_rem_pio2f+0x3b4>
 800d9f2:	ab30      	add	r3, sp, #192	; 0xc0
 800d9f4:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800d8b4 <__kernel_rem_pio2f+0x300>
 800d9f8:	440b      	add	r3, r1
 800d9fa:	2c00      	cmp	r4, #0
 800d9fc:	da05      	bge.n	800da0a <__kernel_rem_pio2f+0x456>
 800d9fe:	b10f      	cbz	r7, 800da04 <__kernel_rem_pio2f+0x450>
 800da00:	eef1 7a67 	vneg.f32	s15, s15
 800da04:	edc8 7a00 	vstr	s15, [r8]
 800da08:	e7ae      	b.n	800d968 <__kernel_rem_pio2f+0x3b4>
 800da0a:	ed33 7a01 	vldmdb	r3!, {s14}
 800da0e:	3c01      	subs	r4, #1
 800da10:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da14:	e7f1      	b.n	800d9fa <__kernel_rem_pio2f+0x446>
 800da16:	ed73 7a01 	vldmdb	r3!, {s15}
 800da1a:	3a01      	subs	r2, #1
 800da1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800da20:	e7d2      	b.n	800d9c8 <__kernel_rem_pio2f+0x414>
 800da22:	eef0 7a47 	vmov.f32	s15, s14
 800da26:	e7d4      	b.n	800d9d2 <__kernel_rem_pio2f+0x41e>
 800da28:	ecb2 7a01 	vldmia	r2!, {s14}
 800da2c:	3301      	adds	r3, #1
 800da2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da32:	e7d6      	b.n	800d9e2 <__kernel_rem_pio2f+0x42e>
 800da34:	edd2 7a00 	vldr	s15, [r2]
 800da38:	edd2 6a01 	vldr	s13, [r2, #4]
 800da3c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800da40:	3801      	subs	r0, #1
 800da42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800da46:	ed82 7a00 	vstr	s14, [r2]
 800da4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da4e:	edc2 7a01 	vstr	s15, [r2, #4]
 800da52:	e798      	b.n	800d986 <__kernel_rem_pio2f+0x3d2>
 800da54:	edd3 7a00 	vldr	s15, [r3]
 800da58:	edd3 6a01 	vldr	s13, [r3, #4]
 800da5c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800da60:	3a01      	subs	r2, #1
 800da62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800da66:	ed83 7a00 	vstr	s14, [r3]
 800da6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da6e:	edc3 7a01 	vstr	s15, [r3, #4]
 800da72:	e78d      	b.n	800d990 <__kernel_rem_pio2f+0x3dc>
 800da74:	ed33 7a01 	vldmdb	r3!, {s14}
 800da78:	3c01      	subs	r4, #1
 800da7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da7e:	e78f      	b.n	800d9a0 <__kernel_rem_pio2f+0x3ec>
 800da80:	eef1 6a66 	vneg.f32	s13, s13
 800da84:	eeb1 7a47 	vneg.f32	s14, s14
 800da88:	edc8 6a00 	vstr	s13, [r8]
 800da8c:	ed88 7a01 	vstr	s14, [r8, #4]
 800da90:	eef1 7a67 	vneg.f32	s15, s15
 800da94:	e790      	b.n	800d9b8 <__kernel_rem_pio2f+0x404>
 800da96:	bf00      	nop

0800da98 <scalbnf>:
 800da98:	ee10 3a10 	vmov	r3, s0
 800da9c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800daa0:	d02b      	beq.n	800dafa <scalbnf+0x62>
 800daa2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800daa6:	d302      	bcc.n	800daae <scalbnf+0x16>
 800daa8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800daac:	4770      	bx	lr
 800daae:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800dab2:	d123      	bne.n	800dafc <scalbnf+0x64>
 800dab4:	4b24      	ldr	r3, [pc, #144]	; (800db48 <scalbnf+0xb0>)
 800dab6:	eddf 7a25 	vldr	s15, [pc, #148]	; 800db4c <scalbnf+0xb4>
 800daba:	4298      	cmp	r0, r3
 800dabc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800dac0:	db17      	blt.n	800daf2 <scalbnf+0x5a>
 800dac2:	ee10 3a10 	vmov	r3, s0
 800dac6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800daca:	3a19      	subs	r2, #25
 800dacc:	f24c 3150 	movw	r1, #50000	; 0xc350
 800dad0:	4288      	cmp	r0, r1
 800dad2:	dd15      	ble.n	800db00 <scalbnf+0x68>
 800dad4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800db50 <scalbnf+0xb8>
 800dad8:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800db54 <scalbnf+0xbc>
 800dadc:	ee10 3a10 	vmov	r3, s0
 800dae0:	eeb0 7a67 	vmov.f32	s14, s15
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	bfb8      	it	lt
 800dae8:	eef0 7a66 	vmovlt.f32	s15, s13
 800daec:	ee27 0a87 	vmul.f32	s0, s15, s14
 800daf0:	4770      	bx	lr
 800daf2:	eddf 7a19 	vldr	s15, [pc, #100]	; 800db58 <scalbnf+0xc0>
 800daf6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dafa:	4770      	bx	lr
 800dafc:	0dd2      	lsrs	r2, r2, #23
 800dafe:	e7e5      	b.n	800dacc <scalbnf+0x34>
 800db00:	4410      	add	r0, r2
 800db02:	28fe      	cmp	r0, #254	; 0xfe
 800db04:	dce6      	bgt.n	800dad4 <scalbnf+0x3c>
 800db06:	2800      	cmp	r0, #0
 800db08:	dd06      	ble.n	800db18 <scalbnf+0x80>
 800db0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db0e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800db12:	ee00 3a10 	vmov	s0, r3
 800db16:	4770      	bx	lr
 800db18:	f110 0f16 	cmn.w	r0, #22
 800db1c:	da09      	bge.n	800db32 <scalbnf+0x9a>
 800db1e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800db58 <scalbnf+0xc0>
 800db22:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800db5c <scalbnf+0xc4>
 800db26:	ee10 3a10 	vmov	r3, s0
 800db2a:	eeb0 7a67 	vmov.f32	s14, s15
 800db2e:	2b00      	cmp	r3, #0
 800db30:	e7d9      	b.n	800dae6 <scalbnf+0x4e>
 800db32:	3019      	adds	r0, #25
 800db34:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db38:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800db3c:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800db60 <scalbnf+0xc8>
 800db40:	ee07 3a90 	vmov	s15, r3
 800db44:	e7d7      	b.n	800daf6 <scalbnf+0x5e>
 800db46:	bf00      	nop
 800db48:	ffff3cb0 	.word	0xffff3cb0
 800db4c:	4c000000 	.word	0x4c000000
 800db50:	7149f2ca 	.word	0x7149f2ca
 800db54:	f149f2ca 	.word	0xf149f2ca
 800db58:	0da24260 	.word	0x0da24260
 800db5c:	8da24260 	.word	0x8da24260
 800db60:	33000000 	.word	0x33000000

0800db64 <floorf>:
 800db64:	ee10 3a10 	vmov	r3, s0
 800db68:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800db6c:	3a7f      	subs	r2, #127	; 0x7f
 800db6e:	2a16      	cmp	r2, #22
 800db70:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800db74:	dc2a      	bgt.n	800dbcc <floorf+0x68>
 800db76:	2a00      	cmp	r2, #0
 800db78:	da11      	bge.n	800db9e <floorf+0x3a>
 800db7a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800dbdc <floorf+0x78>
 800db7e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800db82:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800db86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8a:	dd05      	ble.n	800db98 <floorf+0x34>
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	da23      	bge.n	800dbd8 <floorf+0x74>
 800db90:	4a13      	ldr	r2, [pc, #76]	; (800dbe0 <floorf+0x7c>)
 800db92:	2900      	cmp	r1, #0
 800db94:	bf18      	it	ne
 800db96:	4613      	movne	r3, r2
 800db98:	ee00 3a10 	vmov	s0, r3
 800db9c:	4770      	bx	lr
 800db9e:	4911      	ldr	r1, [pc, #68]	; (800dbe4 <floorf+0x80>)
 800dba0:	4111      	asrs	r1, r2
 800dba2:	420b      	tst	r3, r1
 800dba4:	d0fa      	beq.n	800db9c <floorf+0x38>
 800dba6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800dbdc <floorf+0x78>
 800dbaa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dbae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dbb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb6:	ddef      	ble.n	800db98 <floorf+0x34>
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	bfbe      	ittt	lt
 800dbbc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800dbc0:	fa40 f202 	asrlt.w	r2, r0, r2
 800dbc4:	189b      	addlt	r3, r3, r2
 800dbc6:	ea23 0301 	bic.w	r3, r3, r1
 800dbca:	e7e5      	b.n	800db98 <floorf+0x34>
 800dbcc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800dbd0:	d3e4      	bcc.n	800db9c <floorf+0x38>
 800dbd2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dbd6:	4770      	bx	lr
 800dbd8:	2300      	movs	r3, #0
 800dbda:	e7dd      	b.n	800db98 <floorf+0x34>
 800dbdc:	7149f2ca 	.word	0x7149f2ca
 800dbe0:	bf800000 	.word	0xbf800000
 800dbe4:	007fffff 	.word	0x007fffff

0800dbe8 <sulp>:
 800dbe8:	b570      	push	{r4, r5, r6, lr}
 800dbea:	4604      	mov	r4, r0
 800dbec:	460d      	mov	r5, r1
 800dbee:	ec45 4b10 	vmov	d0, r4, r5
 800dbf2:	4616      	mov	r6, r2
 800dbf4:	f001 ff80 	bl	800faf8 <__ulp>
 800dbf8:	ec51 0b10 	vmov	r0, r1, d0
 800dbfc:	b17e      	cbz	r6, 800dc1e <sulp+0x36>
 800dbfe:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dc02:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	dd09      	ble.n	800dc1e <sulp+0x36>
 800dc0a:	051b      	lsls	r3, r3, #20
 800dc0c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800dc10:	2400      	movs	r4, #0
 800dc12:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800dc16:	4622      	mov	r2, r4
 800dc18:	462b      	mov	r3, r5
 800dc1a:	f7f2 fce5 	bl	80005e8 <__aeabi_dmul>
 800dc1e:	bd70      	pop	{r4, r5, r6, pc}

0800dc20 <_strtod_l>:
 800dc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc24:	ed2d 8b02 	vpush	{d8}
 800dc28:	b09b      	sub	sp, #108	; 0x6c
 800dc2a:	4604      	mov	r4, r0
 800dc2c:	9213      	str	r2, [sp, #76]	; 0x4c
 800dc2e:	2200      	movs	r2, #0
 800dc30:	9216      	str	r2, [sp, #88]	; 0x58
 800dc32:	460d      	mov	r5, r1
 800dc34:	f04f 0800 	mov.w	r8, #0
 800dc38:	f04f 0900 	mov.w	r9, #0
 800dc3c:	460a      	mov	r2, r1
 800dc3e:	9215      	str	r2, [sp, #84]	; 0x54
 800dc40:	7811      	ldrb	r1, [r2, #0]
 800dc42:	292b      	cmp	r1, #43	; 0x2b
 800dc44:	d04c      	beq.n	800dce0 <_strtod_l+0xc0>
 800dc46:	d83a      	bhi.n	800dcbe <_strtod_l+0x9e>
 800dc48:	290d      	cmp	r1, #13
 800dc4a:	d834      	bhi.n	800dcb6 <_strtod_l+0x96>
 800dc4c:	2908      	cmp	r1, #8
 800dc4e:	d834      	bhi.n	800dcba <_strtod_l+0x9a>
 800dc50:	2900      	cmp	r1, #0
 800dc52:	d03d      	beq.n	800dcd0 <_strtod_l+0xb0>
 800dc54:	2200      	movs	r2, #0
 800dc56:	920a      	str	r2, [sp, #40]	; 0x28
 800dc58:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800dc5a:	7832      	ldrb	r2, [r6, #0]
 800dc5c:	2a30      	cmp	r2, #48	; 0x30
 800dc5e:	f040 80b4 	bne.w	800ddca <_strtod_l+0x1aa>
 800dc62:	7872      	ldrb	r2, [r6, #1]
 800dc64:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800dc68:	2a58      	cmp	r2, #88	; 0x58
 800dc6a:	d170      	bne.n	800dd4e <_strtod_l+0x12e>
 800dc6c:	9302      	str	r3, [sp, #8]
 800dc6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc70:	9301      	str	r3, [sp, #4]
 800dc72:	ab16      	add	r3, sp, #88	; 0x58
 800dc74:	9300      	str	r3, [sp, #0]
 800dc76:	4a8e      	ldr	r2, [pc, #568]	; (800deb0 <_strtod_l+0x290>)
 800dc78:	ab17      	add	r3, sp, #92	; 0x5c
 800dc7a:	a915      	add	r1, sp, #84	; 0x54
 800dc7c:	4620      	mov	r0, r4
 800dc7e:	f001 f821 	bl	800ecc4 <__gethex>
 800dc82:	f010 070f 	ands.w	r7, r0, #15
 800dc86:	4605      	mov	r5, r0
 800dc88:	d005      	beq.n	800dc96 <_strtod_l+0x76>
 800dc8a:	2f06      	cmp	r7, #6
 800dc8c:	d12a      	bne.n	800dce4 <_strtod_l+0xc4>
 800dc8e:	3601      	adds	r6, #1
 800dc90:	2300      	movs	r3, #0
 800dc92:	9615      	str	r6, [sp, #84]	; 0x54
 800dc94:	930a      	str	r3, [sp, #40]	; 0x28
 800dc96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	f040 857f 	bne.w	800e79c <_strtod_l+0xb7c>
 800dc9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dca0:	b1db      	cbz	r3, 800dcda <_strtod_l+0xba>
 800dca2:	4642      	mov	r2, r8
 800dca4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800dca8:	ec43 2b10 	vmov	d0, r2, r3
 800dcac:	b01b      	add	sp, #108	; 0x6c
 800dcae:	ecbd 8b02 	vpop	{d8}
 800dcb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcb6:	2920      	cmp	r1, #32
 800dcb8:	d1cc      	bne.n	800dc54 <_strtod_l+0x34>
 800dcba:	3201      	adds	r2, #1
 800dcbc:	e7bf      	b.n	800dc3e <_strtod_l+0x1e>
 800dcbe:	292d      	cmp	r1, #45	; 0x2d
 800dcc0:	d1c8      	bne.n	800dc54 <_strtod_l+0x34>
 800dcc2:	2101      	movs	r1, #1
 800dcc4:	910a      	str	r1, [sp, #40]	; 0x28
 800dcc6:	1c51      	adds	r1, r2, #1
 800dcc8:	9115      	str	r1, [sp, #84]	; 0x54
 800dcca:	7852      	ldrb	r2, [r2, #1]
 800dccc:	2a00      	cmp	r2, #0
 800dcce:	d1c3      	bne.n	800dc58 <_strtod_l+0x38>
 800dcd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dcd2:	9515      	str	r5, [sp, #84]	; 0x54
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	f040 855f 	bne.w	800e798 <_strtod_l+0xb78>
 800dcda:	4642      	mov	r2, r8
 800dcdc:	464b      	mov	r3, r9
 800dcde:	e7e3      	b.n	800dca8 <_strtod_l+0x88>
 800dce0:	2100      	movs	r1, #0
 800dce2:	e7ef      	b.n	800dcc4 <_strtod_l+0xa4>
 800dce4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dce6:	b13a      	cbz	r2, 800dcf8 <_strtod_l+0xd8>
 800dce8:	2135      	movs	r1, #53	; 0x35
 800dcea:	a818      	add	r0, sp, #96	; 0x60
 800dcec:	f002 f801 	bl	800fcf2 <__copybits>
 800dcf0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	f001 fbd4 	bl	800f4a0 <_Bfree>
 800dcf8:	3f01      	subs	r7, #1
 800dcfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dcfc:	2f04      	cmp	r7, #4
 800dcfe:	d806      	bhi.n	800dd0e <_strtod_l+0xee>
 800dd00:	e8df f007 	tbb	[pc, r7]
 800dd04:	201d0314 	.word	0x201d0314
 800dd08:	14          	.byte	0x14
 800dd09:	00          	.byte	0x00
 800dd0a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800dd0e:	05e9      	lsls	r1, r5, #23
 800dd10:	bf48      	it	mi
 800dd12:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800dd16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd1a:	0d1b      	lsrs	r3, r3, #20
 800dd1c:	051b      	lsls	r3, r3, #20
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d1b9      	bne.n	800dc96 <_strtod_l+0x76>
 800dd22:	f000 fedf 	bl	800eae4 <__errno>
 800dd26:	2322      	movs	r3, #34	; 0x22
 800dd28:	6003      	str	r3, [r0, #0]
 800dd2a:	e7b4      	b.n	800dc96 <_strtod_l+0x76>
 800dd2c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800dd30:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dd34:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dd38:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800dd3c:	e7e7      	b.n	800dd0e <_strtod_l+0xee>
 800dd3e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800deb8 <_strtod_l+0x298>
 800dd42:	e7e4      	b.n	800dd0e <_strtod_l+0xee>
 800dd44:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800dd48:	f04f 38ff 	mov.w	r8, #4294967295
 800dd4c:	e7df      	b.n	800dd0e <_strtod_l+0xee>
 800dd4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd50:	1c5a      	adds	r2, r3, #1
 800dd52:	9215      	str	r2, [sp, #84]	; 0x54
 800dd54:	785b      	ldrb	r3, [r3, #1]
 800dd56:	2b30      	cmp	r3, #48	; 0x30
 800dd58:	d0f9      	beq.n	800dd4e <_strtod_l+0x12e>
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d09b      	beq.n	800dc96 <_strtod_l+0x76>
 800dd5e:	2301      	movs	r3, #1
 800dd60:	f04f 0a00 	mov.w	sl, #0
 800dd64:	9304      	str	r3, [sp, #16]
 800dd66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd68:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd6a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800dd6e:	46d3      	mov	fp, sl
 800dd70:	220a      	movs	r2, #10
 800dd72:	9815      	ldr	r0, [sp, #84]	; 0x54
 800dd74:	7806      	ldrb	r6, [r0, #0]
 800dd76:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800dd7a:	b2d9      	uxtb	r1, r3
 800dd7c:	2909      	cmp	r1, #9
 800dd7e:	d926      	bls.n	800ddce <_strtod_l+0x1ae>
 800dd80:	494c      	ldr	r1, [pc, #304]	; (800deb4 <_strtod_l+0x294>)
 800dd82:	2201      	movs	r2, #1
 800dd84:	f000 fe55 	bl	800ea32 <strncmp>
 800dd88:	2800      	cmp	r0, #0
 800dd8a:	d030      	beq.n	800ddee <_strtod_l+0x1ce>
 800dd8c:	2000      	movs	r0, #0
 800dd8e:	4632      	mov	r2, r6
 800dd90:	9005      	str	r0, [sp, #20]
 800dd92:	465e      	mov	r6, fp
 800dd94:	4603      	mov	r3, r0
 800dd96:	2a65      	cmp	r2, #101	; 0x65
 800dd98:	d001      	beq.n	800dd9e <_strtod_l+0x17e>
 800dd9a:	2a45      	cmp	r2, #69	; 0x45
 800dd9c:	d113      	bne.n	800ddc6 <_strtod_l+0x1a6>
 800dd9e:	b91e      	cbnz	r6, 800dda8 <_strtod_l+0x188>
 800dda0:	9a04      	ldr	r2, [sp, #16]
 800dda2:	4302      	orrs	r2, r0
 800dda4:	d094      	beq.n	800dcd0 <_strtod_l+0xb0>
 800dda6:	2600      	movs	r6, #0
 800dda8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ddaa:	1c6a      	adds	r2, r5, #1
 800ddac:	9215      	str	r2, [sp, #84]	; 0x54
 800ddae:	786a      	ldrb	r2, [r5, #1]
 800ddb0:	2a2b      	cmp	r2, #43	; 0x2b
 800ddb2:	d074      	beq.n	800de9e <_strtod_l+0x27e>
 800ddb4:	2a2d      	cmp	r2, #45	; 0x2d
 800ddb6:	d078      	beq.n	800deaa <_strtod_l+0x28a>
 800ddb8:	f04f 0c00 	mov.w	ip, #0
 800ddbc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ddc0:	2909      	cmp	r1, #9
 800ddc2:	d97f      	bls.n	800dec4 <_strtod_l+0x2a4>
 800ddc4:	9515      	str	r5, [sp, #84]	; 0x54
 800ddc6:	2700      	movs	r7, #0
 800ddc8:	e09e      	b.n	800df08 <_strtod_l+0x2e8>
 800ddca:	2300      	movs	r3, #0
 800ddcc:	e7c8      	b.n	800dd60 <_strtod_l+0x140>
 800ddce:	f1bb 0f08 	cmp.w	fp, #8
 800ddd2:	bfd8      	it	le
 800ddd4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800ddd6:	f100 0001 	add.w	r0, r0, #1
 800ddda:	bfda      	itte	le
 800dddc:	fb02 3301 	mlale	r3, r2, r1, r3
 800dde0:	9309      	strle	r3, [sp, #36]	; 0x24
 800dde2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800dde6:	f10b 0b01 	add.w	fp, fp, #1
 800ddea:	9015      	str	r0, [sp, #84]	; 0x54
 800ddec:	e7c1      	b.n	800dd72 <_strtod_l+0x152>
 800ddee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ddf0:	1c5a      	adds	r2, r3, #1
 800ddf2:	9215      	str	r2, [sp, #84]	; 0x54
 800ddf4:	785a      	ldrb	r2, [r3, #1]
 800ddf6:	f1bb 0f00 	cmp.w	fp, #0
 800ddfa:	d037      	beq.n	800de6c <_strtod_l+0x24c>
 800ddfc:	9005      	str	r0, [sp, #20]
 800ddfe:	465e      	mov	r6, fp
 800de00:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800de04:	2b09      	cmp	r3, #9
 800de06:	d912      	bls.n	800de2e <_strtod_l+0x20e>
 800de08:	2301      	movs	r3, #1
 800de0a:	e7c4      	b.n	800dd96 <_strtod_l+0x176>
 800de0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de0e:	1c5a      	adds	r2, r3, #1
 800de10:	9215      	str	r2, [sp, #84]	; 0x54
 800de12:	785a      	ldrb	r2, [r3, #1]
 800de14:	3001      	adds	r0, #1
 800de16:	2a30      	cmp	r2, #48	; 0x30
 800de18:	d0f8      	beq.n	800de0c <_strtod_l+0x1ec>
 800de1a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800de1e:	2b08      	cmp	r3, #8
 800de20:	f200 84c1 	bhi.w	800e7a6 <_strtod_l+0xb86>
 800de24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de26:	9005      	str	r0, [sp, #20]
 800de28:	2000      	movs	r0, #0
 800de2a:	930b      	str	r3, [sp, #44]	; 0x2c
 800de2c:	4606      	mov	r6, r0
 800de2e:	3a30      	subs	r2, #48	; 0x30
 800de30:	f100 0301 	add.w	r3, r0, #1
 800de34:	d014      	beq.n	800de60 <_strtod_l+0x240>
 800de36:	9905      	ldr	r1, [sp, #20]
 800de38:	4419      	add	r1, r3
 800de3a:	9105      	str	r1, [sp, #20]
 800de3c:	4633      	mov	r3, r6
 800de3e:	eb00 0c06 	add.w	ip, r0, r6
 800de42:	210a      	movs	r1, #10
 800de44:	4563      	cmp	r3, ip
 800de46:	d113      	bne.n	800de70 <_strtod_l+0x250>
 800de48:	1833      	adds	r3, r6, r0
 800de4a:	2b08      	cmp	r3, #8
 800de4c:	f106 0601 	add.w	r6, r6, #1
 800de50:	4406      	add	r6, r0
 800de52:	dc1a      	bgt.n	800de8a <_strtod_l+0x26a>
 800de54:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de56:	230a      	movs	r3, #10
 800de58:	fb03 2301 	mla	r3, r3, r1, r2
 800de5c:	9309      	str	r3, [sp, #36]	; 0x24
 800de5e:	2300      	movs	r3, #0
 800de60:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800de62:	1c51      	adds	r1, r2, #1
 800de64:	9115      	str	r1, [sp, #84]	; 0x54
 800de66:	7852      	ldrb	r2, [r2, #1]
 800de68:	4618      	mov	r0, r3
 800de6a:	e7c9      	b.n	800de00 <_strtod_l+0x1e0>
 800de6c:	4658      	mov	r0, fp
 800de6e:	e7d2      	b.n	800de16 <_strtod_l+0x1f6>
 800de70:	2b08      	cmp	r3, #8
 800de72:	f103 0301 	add.w	r3, r3, #1
 800de76:	dc03      	bgt.n	800de80 <_strtod_l+0x260>
 800de78:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800de7a:	434f      	muls	r7, r1
 800de7c:	9709      	str	r7, [sp, #36]	; 0x24
 800de7e:	e7e1      	b.n	800de44 <_strtod_l+0x224>
 800de80:	2b10      	cmp	r3, #16
 800de82:	bfd8      	it	le
 800de84:	fb01 fa0a 	mulle.w	sl, r1, sl
 800de88:	e7dc      	b.n	800de44 <_strtod_l+0x224>
 800de8a:	2e10      	cmp	r6, #16
 800de8c:	bfdc      	itt	le
 800de8e:	230a      	movle	r3, #10
 800de90:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800de94:	e7e3      	b.n	800de5e <_strtod_l+0x23e>
 800de96:	2300      	movs	r3, #0
 800de98:	9305      	str	r3, [sp, #20]
 800de9a:	2301      	movs	r3, #1
 800de9c:	e780      	b.n	800dda0 <_strtod_l+0x180>
 800de9e:	f04f 0c00 	mov.w	ip, #0
 800dea2:	1caa      	adds	r2, r5, #2
 800dea4:	9215      	str	r2, [sp, #84]	; 0x54
 800dea6:	78aa      	ldrb	r2, [r5, #2]
 800dea8:	e788      	b.n	800ddbc <_strtod_l+0x19c>
 800deaa:	f04f 0c01 	mov.w	ip, #1
 800deae:	e7f8      	b.n	800dea2 <_strtod_l+0x282>
 800deb0:	08010d60 	.word	0x08010d60
 800deb4:	08010d50 	.word	0x08010d50
 800deb8:	7ff00000 	.word	0x7ff00000
 800debc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800debe:	1c51      	adds	r1, r2, #1
 800dec0:	9115      	str	r1, [sp, #84]	; 0x54
 800dec2:	7852      	ldrb	r2, [r2, #1]
 800dec4:	2a30      	cmp	r2, #48	; 0x30
 800dec6:	d0f9      	beq.n	800debc <_strtod_l+0x29c>
 800dec8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800decc:	2908      	cmp	r1, #8
 800dece:	f63f af7a 	bhi.w	800ddc6 <_strtod_l+0x1a6>
 800ded2:	3a30      	subs	r2, #48	; 0x30
 800ded4:	9208      	str	r2, [sp, #32]
 800ded6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ded8:	920c      	str	r2, [sp, #48]	; 0x30
 800deda:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dedc:	1c57      	adds	r7, r2, #1
 800dede:	9715      	str	r7, [sp, #84]	; 0x54
 800dee0:	7852      	ldrb	r2, [r2, #1]
 800dee2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800dee6:	f1be 0f09 	cmp.w	lr, #9
 800deea:	d938      	bls.n	800df5e <_strtod_l+0x33e>
 800deec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800deee:	1a7f      	subs	r7, r7, r1
 800def0:	2f08      	cmp	r7, #8
 800def2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800def6:	dc03      	bgt.n	800df00 <_strtod_l+0x2e0>
 800def8:	9908      	ldr	r1, [sp, #32]
 800defa:	428f      	cmp	r7, r1
 800defc:	bfa8      	it	ge
 800defe:	460f      	movge	r7, r1
 800df00:	f1bc 0f00 	cmp.w	ip, #0
 800df04:	d000      	beq.n	800df08 <_strtod_l+0x2e8>
 800df06:	427f      	negs	r7, r7
 800df08:	2e00      	cmp	r6, #0
 800df0a:	d14f      	bne.n	800dfac <_strtod_l+0x38c>
 800df0c:	9904      	ldr	r1, [sp, #16]
 800df0e:	4301      	orrs	r1, r0
 800df10:	f47f aec1 	bne.w	800dc96 <_strtod_l+0x76>
 800df14:	2b00      	cmp	r3, #0
 800df16:	f47f aedb 	bne.w	800dcd0 <_strtod_l+0xb0>
 800df1a:	2a69      	cmp	r2, #105	; 0x69
 800df1c:	d029      	beq.n	800df72 <_strtod_l+0x352>
 800df1e:	dc26      	bgt.n	800df6e <_strtod_l+0x34e>
 800df20:	2a49      	cmp	r2, #73	; 0x49
 800df22:	d026      	beq.n	800df72 <_strtod_l+0x352>
 800df24:	2a4e      	cmp	r2, #78	; 0x4e
 800df26:	f47f aed3 	bne.w	800dcd0 <_strtod_l+0xb0>
 800df2a:	499b      	ldr	r1, [pc, #620]	; (800e198 <_strtod_l+0x578>)
 800df2c:	a815      	add	r0, sp, #84	; 0x54
 800df2e:	f001 f909 	bl	800f144 <__match>
 800df32:	2800      	cmp	r0, #0
 800df34:	f43f aecc 	beq.w	800dcd0 <_strtod_l+0xb0>
 800df38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df3a:	781b      	ldrb	r3, [r3, #0]
 800df3c:	2b28      	cmp	r3, #40	; 0x28
 800df3e:	d12f      	bne.n	800dfa0 <_strtod_l+0x380>
 800df40:	4996      	ldr	r1, [pc, #600]	; (800e19c <_strtod_l+0x57c>)
 800df42:	aa18      	add	r2, sp, #96	; 0x60
 800df44:	a815      	add	r0, sp, #84	; 0x54
 800df46:	f001 f911 	bl	800f16c <__hexnan>
 800df4a:	2805      	cmp	r0, #5
 800df4c:	d128      	bne.n	800dfa0 <_strtod_l+0x380>
 800df4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800df50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800df54:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800df58:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800df5c:	e69b      	b.n	800dc96 <_strtod_l+0x76>
 800df5e:	9f08      	ldr	r7, [sp, #32]
 800df60:	210a      	movs	r1, #10
 800df62:	fb01 2107 	mla	r1, r1, r7, r2
 800df66:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800df6a:	9208      	str	r2, [sp, #32]
 800df6c:	e7b5      	b.n	800deda <_strtod_l+0x2ba>
 800df6e:	2a6e      	cmp	r2, #110	; 0x6e
 800df70:	e7d9      	b.n	800df26 <_strtod_l+0x306>
 800df72:	498b      	ldr	r1, [pc, #556]	; (800e1a0 <_strtod_l+0x580>)
 800df74:	a815      	add	r0, sp, #84	; 0x54
 800df76:	f001 f8e5 	bl	800f144 <__match>
 800df7a:	2800      	cmp	r0, #0
 800df7c:	f43f aea8 	beq.w	800dcd0 <_strtod_l+0xb0>
 800df80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df82:	4988      	ldr	r1, [pc, #544]	; (800e1a4 <_strtod_l+0x584>)
 800df84:	3b01      	subs	r3, #1
 800df86:	a815      	add	r0, sp, #84	; 0x54
 800df88:	9315      	str	r3, [sp, #84]	; 0x54
 800df8a:	f001 f8db 	bl	800f144 <__match>
 800df8e:	b910      	cbnz	r0, 800df96 <_strtod_l+0x376>
 800df90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df92:	3301      	adds	r3, #1
 800df94:	9315      	str	r3, [sp, #84]	; 0x54
 800df96:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800e1b4 <_strtod_l+0x594>
 800df9a:	f04f 0800 	mov.w	r8, #0
 800df9e:	e67a      	b.n	800dc96 <_strtod_l+0x76>
 800dfa0:	4881      	ldr	r0, [pc, #516]	; (800e1a8 <_strtod_l+0x588>)
 800dfa2:	f7fd fb6d 	bl	800b680 <nan>
 800dfa6:	ec59 8b10 	vmov	r8, r9, d0
 800dfaa:	e674      	b.n	800dc96 <_strtod_l+0x76>
 800dfac:	9b05      	ldr	r3, [sp, #20]
 800dfae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dfb0:	1afb      	subs	r3, r7, r3
 800dfb2:	f1bb 0f00 	cmp.w	fp, #0
 800dfb6:	bf08      	it	eq
 800dfb8:	46b3      	moveq	fp, r6
 800dfba:	2e10      	cmp	r6, #16
 800dfbc:	9308      	str	r3, [sp, #32]
 800dfbe:	4635      	mov	r5, r6
 800dfc0:	bfa8      	it	ge
 800dfc2:	2510      	movge	r5, #16
 800dfc4:	f7f2 fa96 	bl	80004f4 <__aeabi_ui2d>
 800dfc8:	2e09      	cmp	r6, #9
 800dfca:	4680      	mov	r8, r0
 800dfcc:	4689      	mov	r9, r1
 800dfce:	dd13      	ble.n	800dff8 <_strtod_l+0x3d8>
 800dfd0:	4b76      	ldr	r3, [pc, #472]	; (800e1ac <_strtod_l+0x58c>)
 800dfd2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800dfd6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800dfda:	f7f2 fb05 	bl	80005e8 <__aeabi_dmul>
 800dfde:	4680      	mov	r8, r0
 800dfe0:	4650      	mov	r0, sl
 800dfe2:	4689      	mov	r9, r1
 800dfe4:	f7f2 fa86 	bl	80004f4 <__aeabi_ui2d>
 800dfe8:	4602      	mov	r2, r0
 800dfea:	460b      	mov	r3, r1
 800dfec:	4640      	mov	r0, r8
 800dfee:	4649      	mov	r1, r9
 800dff0:	f7f2 f944 	bl	800027c <__adddf3>
 800dff4:	4680      	mov	r8, r0
 800dff6:	4689      	mov	r9, r1
 800dff8:	2e0f      	cmp	r6, #15
 800dffa:	dc38      	bgt.n	800e06e <_strtod_l+0x44e>
 800dffc:	9b08      	ldr	r3, [sp, #32]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	f43f ae49 	beq.w	800dc96 <_strtod_l+0x76>
 800e004:	dd24      	ble.n	800e050 <_strtod_l+0x430>
 800e006:	2b16      	cmp	r3, #22
 800e008:	dc0b      	bgt.n	800e022 <_strtod_l+0x402>
 800e00a:	4968      	ldr	r1, [pc, #416]	; (800e1ac <_strtod_l+0x58c>)
 800e00c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e010:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e014:	4642      	mov	r2, r8
 800e016:	464b      	mov	r3, r9
 800e018:	f7f2 fae6 	bl	80005e8 <__aeabi_dmul>
 800e01c:	4680      	mov	r8, r0
 800e01e:	4689      	mov	r9, r1
 800e020:	e639      	b.n	800dc96 <_strtod_l+0x76>
 800e022:	9a08      	ldr	r2, [sp, #32]
 800e024:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800e028:	4293      	cmp	r3, r2
 800e02a:	db20      	blt.n	800e06e <_strtod_l+0x44e>
 800e02c:	4c5f      	ldr	r4, [pc, #380]	; (800e1ac <_strtod_l+0x58c>)
 800e02e:	f1c6 060f 	rsb	r6, r6, #15
 800e032:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800e036:	4642      	mov	r2, r8
 800e038:	464b      	mov	r3, r9
 800e03a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e03e:	f7f2 fad3 	bl	80005e8 <__aeabi_dmul>
 800e042:	9b08      	ldr	r3, [sp, #32]
 800e044:	1b9e      	subs	r6, r3, r6
 800e046:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800e04a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e04e:	e7e3      	b.n	800e018 <_strtod_l+0x3f8>
 800e050:	9b08      	ldr	r3, [sp, #32]
 800e052:	3316      	adds	r3, #22
 800e054:	db0b      	blt.n	800e06e <_strtod_l+0x44e>
 800e056:	9b05      	ldr	r3, [sp, #20]
 800e058:	1bdf      	subs	r7, r3, r7
 800e05a:	4b54      	ldr	r3, [pc, #336]	; (800e1ac <_strtod_l+0x58c>)
 800e05c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800e060:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e064:	4640      	mov	r0, r8
 800e066:	4649      	mov	r1, r9
 800e068:	f7f2 fbe8 	bl	800083c <__aeabi_ddiv>
 800e06c:	e7d6      	b.n	800e01c <_strtod_l+0x3fc>
 800e06e:	9b08      	ldr	r3, [sp, #32]
 800e070:	1b75      	subs	r5, r6, r5
 800e072:	441d      	add	r5, r3
 800e074:	2d00      	cmp	r5, #0
 800e076:	dd70      	ble.n	800e15a <_strtod_l+0x53a>
 800e078:	f015 030f 	ands.w	r3, r5, #15
 800e07c:	d00a      	beq.n	800e094 <_strtod_l+0x474>
 800e07e:	494b      	ldr	r1, [pc, #300]	; (800e1ac <_strtod_l+0x58c>)
 800e080:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e084:	4642      	mov	r2, r8
 800e086:	464b      	mov	r3, r9
 800e088:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e08c:	f7f2 faac 	bl	80005e8 <__aeabi_dmul>
 800e090:	4680      	mov	r8, r0
 800e092:	4689      	mov	r9, r1
 800e094:	f035 050f 	bics.w	r5, r5, #15
 800e098:	d04d      	beq.n	800e136 <_strtod_l+0x516>
 800e09a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800e09e:	dd22      	ble.n	800e0e6 <_strtod_l+0x4c6>
 800e0a0:	2500      	movs	r5, #0
 800e0a2:	46ab      	mov	fp, r5
 800e0a4:	9509      	str	r5, [sp, #36]	; 0x24
 800e0a6:	9505      	str	r5, [sp, #20]
 800e0a8:	2322      	movs	r3, #34	; 0x22
 800e0aa:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800e1b4 <_strtod_l+0x594>
 800e0ae:	6023      	str	r3, [r4, #0]
 800e0b0:	f04f 0800 	mov.w	r8, #0
 800e0b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	f43f aded 	beq.w	800dc96 <_strtod_l+0x76>
 800e0bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e0be:	4620      	mov	r0, r4
 800e0c0:	f001 f9ee 	bl	800f4a0 <_Bfree>
 800e0c4:	9905      	ldr	r1, [sp, #20]
 800e0c6:	4620      	mov	r0, r4
 800e0c8:	f001 f9ea 	bl	800f4a0 <_Bfree>
 800e0cc:	4659      	mov	r1, fp
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	f001 f9e6 	bl	800f4a0 <_Bfree>
 800e0d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e0d6:	4620      	mov	r0, r4
 800e0d8:	f001 f9e2 	bl	800f4a0 <_Bfree>
 800e0dc:	4629      	mov	r1, r5
 800e0de:	4620      	mov	r0, r4
 800e0e0:	f001 f9de 	bl	800f4a0 <_Bfree>
 800e0e4:	e5d7      	b.n	800dc96 <_strtod_l+0x76>
 800e0e6:	4b32      	ldr	r3, [pc, #200]	; (800e1b0 <_strtod_l+0x590>)
 800e0e8:	9304      	str	r3, [sp, #16]
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	112d      	asrs	r5, r5, #4
 800e0ee:	4640      	mov	r0, r8
 800e0f0:	4649      	mov	r1, r9
 800e0f2:	469a      	mov	sl, r3
 800e0f4:	2d01      	cmp	r5, #1
 800e0f6:	dc21      	bgt.n	800e13c <_strtod_l+0x51c>
 800e0f8:	b10b      	cbz	r3, 800e0fe <_strtod_l+0x4de>
 800e0fa:	4680      	mov	r8, r0
 800e0fc:	4689      	mov	r9, r1
 800e0fe:	492c      	ldr	r1, [pc, #176]	; (800e1b0 <_strtod_l+0x590>)
 800e100:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800e104:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e108:	4642      	mov	r2, r8
 800e10a:	464b      	mov	r3, r9
 800e10c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e110:	f7f2 fa6a 	bl	80005e8 <__aeabi_dmul>
 800e114:	4b27      	ldr	r3, [pc, #156]	; (800e1b4 <_strtod_l+0x594>)
 800e116:	460a      	mov	r2, r1
 800e118:	400b      	ands	r3, r1
 800e11a:	4927      	ldr	r1, [pc, #156]	; (800e1b8 <_strtod_l+0x598>)
 800e11c:	428b      	cmp	r3, r1
 800e11e:	4680      	mov	r8, r0
 800e120:	d8be      	bhi.n	800e0a0 <_strtod_l+0x480>
 800e122:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e126:	428b      	cmp	r3, r1
 800e128:	bf86      	itte	hi
 800e12a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800e1bc <_strtod_l+0x59c>
 800e12e:	f04f 38ff 	movhi.w	r8, #4294967295
 800e132:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800e136:	2300      	movs	r3, #0
 800e138:	9304      	str	r3, [sp, #16]
 800e13a:	e07b      	b.n	800e234 <_strtod_l+0x614>
 800e13c:	07ea      	lsls	r2, r5, #31
 800e13e:	d505      	bpl.n	800e14c <_strtod_l+0x52c>
 800e140:	9b04      	ldr	r3, [sp, #16]
 800e142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e146:	f7f2 fa4f 	bl	80005e8 <__aeabi_dmul>
 800e14a:	2301      	movs	r3, #1
 800e14c:	9a04      	ldr	r2, [sp, #16]
 800e14e:	3208      	adds	r2, #8
 800e150:	f10a 0a01 	add.w	sl, sl, #1
 800e154:	106d      	asrs	r5, r5, #1
 800e156:	9204      	str	r2, [sp, #16]
 800e158:	e7cc      	b.n	800e0f4 <_strtod_l+0x4d4>
 800e15a:	d0ec      	beq.n	800e136 <_strtod_l+0x516>
 800e15c:	426d      	negs	r5, r5
 800e15e:	f015 020f 	ands.w	r2, r5, #15
 800e162:	d00a      	beq.n	800e17a <_strtod_l+0x55a>
 800e164:	4b11      	ldr	r3, [pc, #68]	; (800e1ac <_strtod_l+0x58c>)
 800e166:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e16a:	4640      	mov	r0, r8
 800e16c:	4649      	mov	r1, r9
 800e16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e172:	f7f2 fb63 	bl	800083c <__aeabi_ddiv>
 800e176:	4680      	mov	r8, r0
 800e178:	4689      	mov	r9, r1
 800e17a:	112d      	asrs	r5, r5, #4
 800e17c:	d0db      	beq.n	800e136 <_strtod_l+0x516>
 800e17e:	2d1f      	cmp	r5, #31
 800e180:	dd1e      	ble.n	800e1c0 <_strtod_l+0x5a0>
 800e182:	2500      	movs	r5, #0
 800e184:	46ab      	mov	fp, r5
 800e186:	9509      	str	r5, [sp, #36]	; 0x24
 800e188:	9505      	str	r5, [sp, #20]
 800e18a:	2322      	movs	r3, #34	; 0x22
 800e18c:	f04f 0800 	mov.w	r8, #0
 800e190:	f04f 0900 	mov.w	r9, #0
 800e194:	6023      	str	r3, [r4, #0]
 800e196:	e78d      	b.n	800e0b4 <_strtod_l+0x494>
 800e198:	08010d5b 	.word	0x08010d5b
 800e19c:	08010d74 	.word	0x08010d74
 800e1a0:	08010d52 	.word	0x08010d52
 800e1a4:	08010d55 	.word	0x08010d55
 800e1a8:	080110d8 	.word	0x080110d8
 800e1ac:	08010ec8 	.word	0x08010ec8
 800e1b0:	08010ea0 	.word	0x08010ea0
 800e1b4:	7ff00000 	.word	0x7ff00000
 800e1b8:	7ca00000 	.word	0x7ca00000
 800e1bc:	7fefffff 	.word	0x7fefffff
 800e1c0:	f015 0310 	ands.w	r3, r5, #16
 800e1c4:	bf18      	it	ne
 800e1c6:	236a      	movne	r3, #106	; 0x6a
 800e1c8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800e56c <_strtod_l+0x94c>
 800e1cc:	9304      	str	r3, [sp, #16]
 800e1ce:	4640      	mov	r0, r8
 800e1d0:	4649      	mov	r1, r9
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	07ea      	lsls	r2, r5, #31
 800e1d6:	d504      	bpl.n	800e1e2 <_strtod_l+0x5c2>
 800e1d8:	e9da 2300 	ldrd	r2, r3, [sl]
 800e1dc:	f7f2 fa04 	bl	80005e8 <__aeabi_dmul>
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	106d      	asrs	r5, r5, #1
 800e1e4:	f10a 0a08 	add.w	sl, sl, #8
 800e1e8:	d1f4      	bne.n	800e1d4 <_strtod_l+0x5b4>
 800e1ea:	b10b      	cbz	r3, 800e1f0 <_strtod_l+0x5d0>
 800e1ec:	4680      	mov	r8, r0
 800e1ee:	4689      	mov	r9, r1
 800e1f0:	9b04      	ldr	r3, [sp, #16]
 800e1f2:	b1bb      	cbz	r3, 800e224 <_strtod_l+0x604>
 800e1f4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800e1f8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	4649      	mov	r1, r9
 800e200:	dd10      	ble.n	800e224 <_strtod_l+0x604>
 800e202:	2b1f      	cmp	r3, #31
 800e204:	f340 811e 	ble.w	800e444 <_strtod_l+0x824>
 800e208:	2b34      	cmp	r3, #52	; 0x34
 800e20a:	bfde      	ittt	le
 800e20c:	f04f 33ff 	movle.w	r3, #4294967295
 800e210:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e214:	4093      	lslle	r3, r2
 800e216:	f04f 0800 	mov.w	r8, #0
 800e21a:	bfcc      	ite	gt
 800e21c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800e220:	ea03 0901 	andle.w	r9, r3, r1
 800e224:	2200      	movs	r2, #0
 800e226:	2300      	movs	r3, #0
 800e228:	4640      	mov	r0, r8
 800e22a:	4649      	mov	r1, r9
 800e22c:	f7f2 fc44 	bl	8000ab8 <__aeabi_dcmpeq>
 800e230:	2800      	cmp	r0, #0
 800e232:	d1a6      	bne.n	800e182 <_strtod_l+0x562>
 800e234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e236:	9300      	str	r3, [sp, #0]
 800e238:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e23a:	4633      	mov	r3, r6
 800e23c:	465a      	mov	r2, fp
 800e23e:	4620      	mov	r0, r4
 800e240:	f001 f996 	bl	800f570 <__s2b>
 800e244:	9009      	str	r0, [sp, #36]	; 0x24
 800e246:	2800      	cmp	r0, #0
 800e248:	f43f af2a 	beq.w	800e0a0 <_strtod_l+0x480>
 800e24c:	9a08      	ldr	r2, [sp, #32]
 800e24e:	9b05      	ldr	r3, [sp, #20]
 800e250:	2a00      	cmp	r2, #0
 800e252:	eba3 0307 	sub.w	r3, r3, r7
 800e256:	bfa8      	it	ge
 800e258:	2300      	movge	r3, #0
 800e25a:	930c      	str	r3, [sp, #48]	; 0x30
 800e25c:	2500      	movs	r5, #0
 800e25e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e262:	9312      	str	r3, [sp, #72]	; 0x48
 800e264:	46ab      	mov	fp, r5
 800e266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e268:	4620      	mov	r0, r4
 800e26a:	6859      	ldr	r1, [r3, #4]
 800e26c:	f001 f8d8 	bl	800f420 <_Balloc>
 800e270:	9005      	str	r0, [sp, #20]
 800e272:	2800      	cmp	r0, #0
 800e274:	f43f af18 	beq.w	800e0a8 <_strtod_l+0x488>
 800e278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e27a:	691a      	ldr	r2, [r3, #16]
 800e27c:	3202      	adds	r2, #2
 800e27e:	f103 010c 	add.w	r1, r3, #12
 800e282:	0092      	lsls	r2, r2, #2
 800e284:	300c      	adds	r0, #12
 800e286:	f000 fc5a 	bl	800eb3e <memcpy>
 800e28a:	ec49 8b10 	vmov	d0, r8, r9
 800e28e:	aa18      	add	r2, sp, #96	; 0x60
 800e290:	a917      	add	r1, sp, #92	; 0x5c
 800e292:	4620      	mov	r0, r4
 800e294:	f001 fca0 	bl	800fbd8 <__d2b>
 800e298:	ec49 8b18 	vmov	d8, r8, r9
 800e29c:	9016      	str	r0, [sp, #88]	; 0x58
 800e29e:	2800      	cmp	r0, #0
 800e2a0:	f43f af02 	beq.w	800e0a8 <_strtod_l+0x488>
 800e2a4:	2101      	movs	r1, #1
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	f001 f9fa 	bl	800f6a0 <__i2b>
 800e2ac:	4683      	mov	fp, r0
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	f43f aefa 	beq.w	800e0a8 <_strtod_l+0x488>
 800e2b4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e2b6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e2b8:	2e00      	cmp	r6, #0
 800e2ba:	bfab      	itete	ge
 800e2bc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800e2be:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800e2c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800e2c2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800e2c6:	bfac      	ite	ge
 800e2c8:	eb06 0a03 	addge.w	sl, r6, r3
 800e2cc:	1b9f      	sublt	r7, r3, r6
 800e2ce:	9b04      	ldr	r3, [sp, #16]
 800e2d0:	1af6      	subs	r6, r6, r3
 800e2d2:	4416      	add	r6, r2
 800e2d4:	4ba0      	ldr	r3, [pc, #640]	; (800e558 <_strtod_l+0x938>)
 800e2d6:	3e01      	subs	r6, #1
 800e2d8:	429e      	cmp	r6, r3
 800e2da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e2de:	f280 80c4 	bge.w	800e46a <_strtod_l+0x84a>
 800e2e2:	1b9b      	subs	r3, r3, r6
 800e2e4:	2b1f      	cmp	r3, #31
 800e2e6:	eba2 0203 	sub.w	r2, r2, r3
 800e2ea:	f04f 0101 	mov.w	r1, #1
 800e2ee:	f300 80b0 	bgt.w	800e452 <_strtod_l+0x832>
 800e2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800e2f6:	930e      	str	r3, [sp, #56]	; 0x38
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	930d      	str	r3, [sp, #52]	; 0x34
 800e2fc:	eb0a 0602 	add.w	r6, sl, r2
 800e300:	9b04      	ldr	r3, [sp, #16]
 800e302:	45b2      	cmp	sl, r6
 800e304:	4417      	add	r7, r2
 800e306:	441f      	add	r7, r3
 800e308:	4653      	mov	r3, sl
 800e30a:	bfa8      	it	ge
 800e30c:	4633      	movge	r3, r6
 800e30e:	42bb      	cmp	r3, r7
 800e310:	bfa8      	it	ge
 800e312:	463b      	movge	r3, r7
 800e314:	2b00      	cmp	r3, #0
 800e316:	bfc2      	ittt	gt
 800e318:	1af6      	subgt	r6, r6, r3
 800e31a:	1aff      	subgt	r7, r7, r3
 800e31c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800e320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e322:	2b00      	cmp	r3, #0
 800e324:	dd17      	ble.n	800e356 <_strtod_l+0x736>
 800e326:	4659      	mov	r1, fp
 800e328:	461a      	mov	r2, r3
 800e32a:	4620      	mov	r0, r4
 800e32c:	f001 fa78 	bl	800f820 <__pow5mult>
 800e330:	4683      	mov	fp, r0
 800e332:	2800      	cmp	r0, #0
 800e334:	f43f aeb8 	beq.w	800e0a8 <_strtod_l+0x488>
 800e338:	4601      	mov	r1, r0
 800e33a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e33c:	4620      	mov	r0, r4
 800e33e:	f001 f9c5 	bl	800f6cc <__multiply>
 800e342:	900b      	str	r0, [sp, #44]	; 0x2c
 800e344:	2800      	cmp	r0, #0
 800e346:	f43f aeaf 	beq.w	800e0a8 <_strtod_l+0x488>
 800e34a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e34c:	4620      	mov	r0, r4
 800e34e:	f001 f8a7 	bl	800f4a0 <_Bfree>
 800e352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e354:	9316      	str	r3, [sp, #88]	; 0x58
 800e356:	2e00      	cmp	r6, #0
 800e358:	f300 808c 	bgt.w	800e474 <_strtod_l+0x854>
 800e35c:	9b08      	ldr	r3, [sp, #32]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	dd08      	ble.n	800e374 <_strtod_l+0x754>
 800e362:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e364:	9905      	ldr	r1, [sp, #20]
 800e366:	4620      	mov	r0, r4
 800e368:	f001 fa5a 	bl	800f820 <__pow5mult>
 800e36c:	9005      	str	r0, [sp, #20]
 800e36e:	2800      	cmp	r0, #0
 800e370:	f43f ae9a 	beq.w	800e0a8 <_strtod_l+0x488>
 800e374:	2f00      	cmp	r7, #0
 800e376:	dd08      	ble.n	800e38a <_strtod_l+0x76a>
 800e378:	9905      	ldr	r1, [sp, #20]
 800e37a:	463a      	mov	r2, r7
 800e37c:	4620      	mov	r0, r4
 800e37e:	f001 faa9 	bl	800f8d4 <__lshift>
 800e382:	9005      	str	r0, [sp, #20]
 800e384:	2800      	cmp	r0, #0
 800e386:	f43f ae8f 	beq.w	800e0a8 <_strtod_l+0x488>
 800e38a:	f1ba 0f00 	cmp.w	sl, #0
 800e38e:	dd08      	ble.n	800e3a2 <_strtod_l+0x782>
 800e390:	4659      	mov	r1, fp
 800e392:	4652      	mov	r2, sl
 800e394:	4620      	mov	r0, r4
 800e396:	f001 fa9d 	bl	800f8d4 <__lshift>
 800e39a:	4683      	mov	fp, r0
 800e39c:	2800      	cmp	r0, #0
 800e39e:	f43f ae83 	beq.w	800e0a8 <_strtod_l+0x488>
 800e3a2:	9a05      	ldr	r2, [sp, #20]
 800e3a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e3a6:	4620      	mov	r0, r4
 800e3a8:	f001 fb1c 	bl	800f9e4 <__mdiff>
 800e3ac:	4605      	mov	r5, r0
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	f43f ae7a 	beq.w	800e0a8 <_strtod_l+0x488>
 800e3b4:	68c3      	ldr	r3, [r0, #12]
 800e3b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	60c3      	str	r3, [r0, #12]
 800e3bc:	4659      	mov	r1, fp
 800e3be:	f001 faf5 	bl	800f9ac <__mcmp>
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	da60      	bge.n	800e488 <_strtod_l+0x868>
 800e3c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3c8:	ea53 0308 	orrs.w	r3, r3, r8
 800e3cc:	f040 8084 	bne.w	800e4d8 <_strtod_l+0x8b8>
 800e3d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d17f      	bne.n	800e4d8 <_strtod_l+0x8b8>
 800e3d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e3dc:	0d1b      	lsrs	r3, r3, #20
 800e3de:	051b      	lsls	r3, r3, #20
 800e3e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e3e4:	d978      	bls.n	800e4d8 <_strtod_l+0x8b8>
 800e3e6:	696b      	ldr	r3, [r5, #20]
 800e3e8:	b913      	cbnz	r3, 800e3f0 <_strtod_l+0x7d0>
 800e3ea:	692b      	ldr	r3, [r5, #16]
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	dd73      	ble.n	800e4d8 <_strtod_l+0x8b8>
 800e3f0:	4629      	mov	r1, r5
 800e3f2:	2201      	movs	r2, #1
 800e3f4:	4620      	mov	r0, r4
 800e3f6:	f001 fa6d 	bl	800f8d4 <__lshift>
 800e3fa:	4659      	mov	r1, fp
 800e3fc:	4605      	mov	r5, r0
 800e3fe:	f001 fad5 	bl	800f9ac <__mcmp>
 800e402:	2800      	cmp	r0, #0
 800e404:	dd68      	ble.n	800e4d8 <_strtod_l+0x8b8>
 800e406:	9904      	ldr	r1, [sp, #16]
 800e408:	4a54      	ldr	r2, [pc, #336]	; (800e55c <_strtod_l+0x93c>)
 800e40a:	464b      	mov	r3, r9
 800e40c:	2900      	cmp	r1, #0
 800e40e:	f000 8084 	beq.w	800e51a <_strtod_l+0x8fa>
 800e412:	ea02 0109 	and.w	r1, r2, r9
 800e416:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e41a:	dc7e      	bgt.n	800e51a <_strtod_l+0x8fa>
 800e41c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e420:	f77f aeb3 	ble.w	800e18a <_strtod_l+0x56a>
 800e424:	4b4e      	ldr	r3, [pc, #312]	; (800e560 <_strtod_l+0x940>)
 800e426:	4640      	mov	r0, r8
 800e428:	4649      	mov	r1, r9
 800e42a:	2200      	movs	r2, #0
 800e42c:	f7f2 f8dc 	bl	80005e8 <__aeabi_dmul>
 800e430:	4b4a      	ldr	r3, [pc, #296]	; (800e55c <_strtod_l+0x93c>)
 800e432:	400b      	ands	r3, r1
 800e434:	4680      	mov	r8, r0
 800e436:	4689      	mov	r9, r1
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f47f ae3f 	bne.w	800e0bc <_strtod_l+0x49c>
 800e43e:	2322      	movs	r3, #34	; 0x22
 800e440:	6023      	str	r3, [r4, #0]
 800e442:	e63b      	b.n	800e0bc <_strtod_l+0x49c>
 800e444:	f04f 32ff 	mov.w	r2, #4294967295
 800e448:	fa02 f303 	lsl.w	r3, r2, r3
 800e44c:	ea03 0808 	and.w	r8, r3, r8
 800e450:	e6e8      	b.n	800e224 <_strtod_l+0x604>
 800e452:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800e456:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800e45a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800e45e:	36e2      	adds	r6, #226	; 0xe2
 800e460:	fa01 f306 	lsl.w	r3, r1, r6
 800e464:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800e468:	e748      	b.n	800e2fc <_strtod_l+0x6dc>
 800e46a:	2100      	movs	r1, #0
 800e46c:	2301      	movs	r3, #1
 800e46e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800e472:	e743      	b.n	800e2fc <_strtod_l+0x6dc>
 800e474:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e476:	4632      	mov	r2, r6
 800e478:	4620      	mov	r0, r4
 800e47a:	f001 fa2b 	bl	800f8d4 <__lshift>
 800e47e:	9016      	str	r0, [sp, #88]	; 0x58
 800e480:	2800      	cmp	r0, #0
 800e482:	f47f af6b 	bne.w	800e35c <_strtod_l+0x73c>
 800e486:	e60f      	b.n	800e0a8 <_strtod_l+0x488>
 800e488:	46ca      	mov	sl, r9
 800e48a:	d171      	bne.n	800e570 <_strtod_l+0x950>
 800e48c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e48e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e492:	b352      	cbz	r2, 800e4ea <_strtod_l+0x8ca>
 800e494:	4a33      	ldr	r2, [pc, #204]	; (800e564 <_strtod_l+0x944>)
 800e496:	4293      	cmp	r3, r2
 800e498:	d12a      	bne.n	800e4f0 <_strtod_l+0x8d0>
 800e49a:	9b04      	ldr	r3, [sp, #16]
 800e49c:	4641      	mov	r1, r8
 800e49e:	b1fb      	cbz	r3, 800e4e0 <_strtod_l+0x8c0>
 800e4a0:	4b2e      	ldr	r3, [pc, #184]	; (800e55c <_strtod_l+0x93c>)
 800e4a2:	ea09 0303 	and.w	r3, r9, r3
 800e4a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ae:	d81a      	bhi.n	800e4e6 <_strtod_l+0x8c6>
 800e4b0:	0d1b      	lsrs	r3, r3, #20
 800e4b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e4b6:	fa02 f303 	lsl.w	r3, r2, r3
 800e4ba:	4299      	cmp	r1, r3
 800e4bc:	d118      	bne.n	800e4f0 <_strtod_l+0x8d0>
 800e4be:	4b2a      	ldr	r3, [pc, #168]	; (800e568 <_strtod_l+0x948>)
 800e4c0:	459a      	cmp	sl, r3
 800e4c2:	d102      	bne.n	800e4ca <_strtod_l+0x8aa>
 800e4c4:	3101      	adds	r1, #1
 800e4c6:	f43f adef 	beq.w	800e0a8 <_strtod_l+0x488>
 800e4ca:	4b24      	ldr	r3, [pc, #144]	; (800e55c <_strtod_l+0x93c>)
 800e4cc:	ea0a 0303 	and.w	r3, sl, r3
 800e4d0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e4d4:	f04f 0800 	mov.w	r8, #0
 800e4d8:	9b04      	ldr	r3, [sp, #16]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d1a2      	bne.n	800e424 <_strtod_l+0x804>
 800e4de:	e5ed      	b.n	800e0bc <_strtod_l+0x49c>
 800e4e0:	f04f 33ff 	mov.w	r3, #4294967295
 800e4e4:	e7e9      	b.n	800e4ba <_strtod_l+0x89a>
 800e4e6:	4613      	mov	r3, r2
 800e4e8:	e7e7      	b.n	800e4ba <_strtod_l+0x89a>
 800e4ea:	ea53 0308 	orrs.w	r3, r3, r8
 800e4ee:	d08a      	beq.n	800e406 <_strtod_l+0x7e6>
 800e4f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e4f2:	b1e3      	cbz	r3, 800e52e <_strtod_l+0x90e>
 800e4f4:	ea13 0f0a 	tst.w	r3, sl
 800e4f8:	d0ee      	beq.n	800e4d8 <_strtod_l+0x8b8>
 800e4fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4fc:	9a04      	ldr	r2, [sp, #16]
 800e4fe:	4640      	mov	r0, r8
 800e500:	4649      	mov	r1, r9
 800e502:	b1c3      	cbz	r3, 800e536 <_strtod_l+0x916>
 800e504:	f7ff fb70 	bl	800dbe8 <sulp>
 800e508:	4602      	mov	r2, r0
 800e50a:	460b      	mov	r3, r1
 800e50c:	ec51 0b18 	vmov	r0, r1, d8
 800e510:	f7f1 feb4 	bl	800027c <__adddf3>
 800e514:	4680      	mov	r8, r0
 800e516:	4689      	mov	r9, r1
 800e518:	e7de      	b.n	800e4d8 <_strtod_l+0x8b8>
 800e51a:	4013      	ands	r3, r2
 800e51c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e520:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e524:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e528:	f04f 38ff 	mov.w	r8, #4294967295
 800e52c:	e7d4      	b.n	800e4d8 <_strtod_l+0x8b8>
 800e52e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e530:	ea13 0f08 	tst.w	r3, r8
 800e534:	e7e0      	b.n	800e4f8 <_strtod_l+0x8d8>
 800e536:	f7ff fb57 	bl	800dbe8 <sulp>
 800e53a:	4602      	mov	r2, r0
 800e53c:	460b      	mov	r3, r1
 800e53e:	ec51 0b18 	vmov	r0, r1, d8
 800e542:	f7f1 fe99 	bl	8000278 <__aeabi_dsub>
 800e546:	2200      	movs	r2, #0
 800e548:	2300      	movs	r3, #0
 800e54a:	4680      	mov	r8, r0
 800e54c:	4689      	mov	r9, r1
 800e54e:	f7f2 fab3 	bl	8000ab8 <__aeabi_dcmpeq>
 800e552:	2800      	cmp	r0, #0
 800e554:	d0c0      	beq.n	800e4d8 <_strtod_l+0x8b8>
 800e556:	e618      	b.n	800e18a <_strtod_l+0x56a>
 800e558:	fffffc02 	.word	0xfffffc02
 800e55c:	7ff00000 	.word	0x7ff00000
 800e560:	39500000 	.word	0x39500000
 800e564:	000fffff 	.word	0x000fffff
 800e568:	7fefffff 	.word	0x7fefffff
 800e56c:	08010d88 	.word	0x08010d88
 800e570:	4659      	mov	r1, fp
 800e572:	4628      	mov	r0, r5
 800e574:	f001 fb8a 	bl	800fc8c <__ratio>
 800e578:	ec57 6b10 	vmov	r6, r7, d0
 800e57c:	ee10 0a10 	vmov	r0, s0
 800e580:	2200      	movs	r2, #0
 800e582:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e586:	4639      	mov	r1, r7
 800e588:	f7f2 faaa 	bl	8000ae0 <__aeabi_dcmple>
 800e58c:	2800      	cmp	r0, #0
 800e58e:	d071      	beq.n	800e674 <_strtod_l+0xa54>
 800e590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e592:	2b00      	cmp	r3, #0
 800e594:	d17c      	bne.n	800e690 <_strtod_l+0xa70>
 800e596:	f1b8 0f00 	cmp.w	r8, #0
 800e59a:	d15a      	bne.n	800e652 <_strtod_l+0xa32>
 800e59c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d15d      	bne.n	800e660 <_strtod_l+0xa40>
 800e5a4:	4b90      	ldr	r3, [pc, #576]	; (800e7e8 <_strtod_l+0xbc8>)
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	4630      	mov	r0, r6
 800e5aa:	4639      	mov	r1, r7
 800e5ac:	f7f2 fa8e 	bl	8000acc <__aeabi_dcmplt>
 800e5b0:	2800      	cmp	r0, #0
 800e5b2:	d15c      	bne.n	800e66e <_strtod_l+0xa4e>
 800e5b4:	4630      	mov	r0, r6
 800e5b6:	4639      	mov	r1, r7
 800e5b8:	4b8c      	ldr	r3, [pc, #560]	; (800e7ec <_strtod_l+0xbcc>)
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f7f2 f814 	bl	80005e8 <__aeabi_dmul>
 800e5c0:	4606      	mov	r6, r0
 800e5c2:	460f      	mov	r7, r1
 800e5c4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e5c8:	9606      	str	r6, [sp, #24]
 800e5ca:	9307      	str	r3, [sp, #28]
 800e5cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5d0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e5d4:	4b86      	ldr	r3, [pc, #536]	; (800e7f0 <_strtod_l+0xbd0>)
 800e5d6:	ea0a 0303 	and.w	r3, sl, r3
 800e5da:	930d      	str	r3, [sp, #52]	; 0x34
 800e5dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e5de:	4b85      	ldr	r3, [pc, #532]	; (800e7f4 <_strtod_l+0xbd4>)
 800e5e0:	429a      	cmp	r2, r3
 800e5e2:	f040 8090 	bne.w	800e706 <_strtod_l+0xae6>
 800e5e6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800e5ea:	ec49 8b10 	vmov	d0, r8, r9
 800e5ee:	f001 fa83 	bl	800faf8 <__ulp>
 800e5f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5f6:	ec51 0b10 	vmov	r0, r1, d0
 800e5fa:	f7f1 fff5 	bl	80005e8 <__aeabi_dmul>
 800e5fe:	4642      	mov	r2, r8
 800e600:	464b      	mov	r3, r9
 800e602:	f7f1 fe3b 	bl	800027c <__adddf3>
 800e606:	460b      	mov	r3, r1
 800e608:	4979      	ldr	r1, [pc, #484]	; (800e7f0 <_strtod_l+0xbd0>)
 800e60a:	4a7b      	ldr	r2, [pc, #492]	; (800e7f8 <_strtod_l+0xbd8>)
 800e60c:	4019      	ands	r1, r3
 800e60e:	4291      	cmp	r1, r2
 800e610:	4680      	mov	r8, r0
 800e612:	d944      	bls.n	800e69e <_strtod_l+0xa7e>
 800e614:	ee18 2a90 	vmov	r2, s17
 800e618:	4b78      	ldr	r3, [pc, #480]	; (800e7fc <_strtod_l+0xbdc>)
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d104      	bne.n	800e628 <_strtod_l+0xa08>
 800e61e:	ee18 3a10 	vmov	r3, s16
 800e622:	3301      	adds	r3, #1
 800e624:	f43f ad40 	beq.w	800e0a8 <_strtod_l+0x488>
 800e628:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800e7fc <_strtod_l+0xbdc>
 800e62c:	f04f 38ff 	mov.w	r8, #4294967295
 800e630:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e632:	4620      	mov	r0, r4
 800e634:	f000 ff34 	bl	800f4a0 <_Bfree>
 800e638:	9905      	ldr	r1, [sp, #20]
 800e63a:	4620      	mov	r0, r4
 800e63c:	f000 ff30 	bl	800f4a0 <_Bfree>
 800e640:	4659      	mov	r1, fp
 800e642:	4620      	mov	r0, r4
 800e644:	f000 ff2c 	bl	800f4a0 <_Bfree>
 800e648:	4629      	mov	r1, r5
 800e64a:	4620      	mov	r0, r4
 800e64c:	f000 ff28 	bl	800f4a0 <_Bfree>
 800e650:	e609      	b.n	800e266 <_strtod_l+0x646>
 800e652:	f1b8 0f01 	cmp.w	r8, #1
 800e656:	d103      	bne.n	800e660 <_strtod_l+0xa40>
 800e658:	f1b9 0f00 	cmp.w	r9, #0
 800e65c:	f43f ad95 	beq.w	800e18a <_strtod_l+0x56a>
 800e660:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800e7b8 <_strtod_l+0xb98>
 800e664:	4f60      	ldr	r7, [pc, #384]	; (800e7e8 <_strtod_l+0xbc8>)
 800e666:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e66a:	2600      	movs	r6, #0
 800e66c:	e7ae      	b.n	800e5cc <_strtod_l+0x9ac>
 800e66e:	4f5f      	ldr	r7, [pc, #380]	; (800e7ec <_strtod_l+0xbcc>)
 800e670:	2600      	movs	r6, #0
 800e672:	e7a7      	b.n	800e5c4 <_strtod_l+0x9a4>
 800e674:	4b5d      	ldr	r3, [pc, #372]	; (800e7ec <_strtod_l+0xbcc>)
 800e676:	4630      	mov	r0, r6
 800e678:	4639      	mov	r1, r7
 800e67a:	2200      	movs	r2, #0
 800e67c:	f7f1 ffb4 	bl	80005e8 <__aeabi_dmul>
 800e680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e682:	4606      	mov	r6, r0
 800e684:	460f      	mov	r7, r1
 800e686:	2b00      	cmp	r3, #0
 800e688:	d09c      	beq.n	800e5c4 <_strtod_l+0x9a4>
 800e68a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e68e:	e79d      	b.n	800e5cc <_strtod_l+0x9ac>
 800e690:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800e7c0 <_strtod_l+0xba0>
 800e694:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e698:	ec57 6b17 	vmov	r6, r7, d7
 800e69c:	e796      	b.n	800e5cc <_strtod_l+0x9ac>
 800e69e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e6a2:	9b04      	ldr	r3, [sp, #16]
 800e6a4:	46ca      	mov	sl, r9
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d1c2      	bne.n	800e630 <_strtod_l+0xa10>
 800e6aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e6ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e6b0:	0d1b      	lsrs	r3, r3, #20
 800e6b2:	051b      	lsls	r3, r3, #20
 800e6b4:	429a      	cmp	r2, r3
 800e6b6:	d1bb      	bne.n	800e630 <_strtod_l+0xa10>
 800e6b8:	4630      	mov	r0, r6
 800e6ba:	4639      	mov	r1, r7
 800e6bc:	f7f2 faf4 	bl	8000ca8 <__aeabi_d2lz>
 800e6c0:	f7f1 ff64 	bl	800058c <__aeabi_l2d>
 800e6c4:	4602      	mov	r2, r0
 800e6c6:	460b      	mov	r3, r1
 800e6c8:	4630      	mov	r0, r6
 800e6ca:	4639      	mov	r1, r7
 800e6cc:	f7f1 fdd4 	bl	8000278 <__aeabi_dsub>
 800e6d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e6d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6d6:	ea43 0308 	orr.w	r3, r3, r8
 800e6da:	4313      	orrs	r3, r2
 800e6dc:	4606      	mov	r6, r0
 800e6de:	460f      	mov	r7, r1
 800e6e0:	d054      	beq.n	800e78c <_strtod_l+0xb6c>
 800e6e2:	a339      	add	r3, pc, #228	; (adr r3, 800e7c8 <_strtod_l+0xba8>)
 800e6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e8:	f7f2 f9f0 	bl	8000acc <__aeabi_dcmplt>
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	f47f ace5 	bne.w	800e0bc <_strtod_l+0x49c>
 800e6f2:	a337      	add	r3, pc, #220	; (adr r3, 800e7d0 <_strtod_l+0xbb0>)
 800e6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6f8:	4630      	mov	r0, r6
 800e6fa:	4639      	mov	r1, r7
 800e6fc:	f7f2 fa04 	bl	8000b08 <__aeabi_dcmpgt>
 800e700:	2800      	cmp	r0, #0
 800e702:	d095      	beq.n	800e630 <_strtod_l+0xa10>
 800e704:	e4da      	b.n	800e0bc <_strtod_l+0x49c>
 800e706:	9b04      	ldr	r3, [sp, #16]
 800e708:	b333      	cbz	r3, 800e758 <_strtod_l+0xb38>
 800e70a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e70c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e710:	d822      	bhi.n	800e758 <_strtod_l+0xb38>
 800e712:	a331      	add	r3, pc, #196	; (adr r3, 800e7d8 <_strtod_l+0xbb8>)
 800e714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e718:	4630      	mov	r0, r6
 800e71a:	4639      	mov	r1, r7
 800e71c:	f7f2 f9e0 	bl	8000ae0 <__aeabi_dcmple>
 800e720:	b1a0      	cbz	r0, 800e74c <_strtod_l+0xb2c>
 800e722:	4639      	mov	r1, r7
 800e724:	4630      	mov	r0, r6
 800e726:	f7f2 fa37 	bl	8000b98 <__aeabi_d2uiz>
 800e72a:	2801      	cmp	r0, #1
 800e72c:	bf38      	it	cc
 800e72e:	2001      	movcc	r0, #1
 800e730:	f7f1 fee0 	bl	80004f4 <__aeabi_ui2d>
 800e734:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e736:	4606      	mov	r6, r0
 800e738:	460f      	mov	r7, r1
 800e73a:	bb23      	cbnz	r3, 800e786 <_strtod_l+0xb66>
 800e73c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e740:	9010      	str	r0, [sp, #64]	; 0x40
 800e742:	9311      	str	r3, [sp, #68]	; 0x44
 800e744:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e748:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e74c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e74e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e750:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e754:	1a9b      	subs	r3, r3, r2
 800e756:	930f      	str	r3, [sp, #60]	; 0x3c
 800e758:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e75c:	eeb0 0a48 	vmov.f32	s0, s16
 800e760:	eef0 0a68 	vmov.f32	s1, s17
 800e764:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800e768:	f001 f9c6 	bl	800faf8 <__ulp>
 800e76c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e770:	ec53 2b10 	vmov	r2, r3, d0
 800e774:	f7f1 ff38 	bl	80005e8 <__aeabi_dmul>
 800e778:	ec53 2b18 	vmov	r2, r3, d8
 800e77c:	f7f1 fd7e 	bl	800027c <__adddf3>
 800e780:	4680      	mov	r8, r0
 800e782:	4689      	mov	r9, r1
 800e784:	e78d      	b.n	800e6a2 <_strtod_l+0xa82>
 800e786:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800e78a:	e7db      	b.n	800e744 <_strtod_l+0xb24>
 800e78c:	a314      	add	r3, pc, #80	; (adr r3, 800e7e0 <_strtod_l+0xbc0>)
 800e78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e792:	f7f2 f99b 	bl	8000acc <__aeabi_dcmplt>
 800e796:	e7b3      	b.n	800e700 <_strtod_l+0xae0>
 800e798:	2300      	movs	r3, #0
 800e79a:	930a      	str	r3, [sp, #40]	; 0x28
 800e79c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e79e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7a0:	6013      	str	r3, [r2, #0]
 800e7a2:	f7ff ba7c 	b.w	800dc9e <_strtod_l+0x7e>
 800e7a6:	2a65      	cmp	r2, #101	; 0x65
 800e7a8:	f43f ab75 	beq.w	800de96 <_strtod_l+0x276>
 800e7ac:	2a45      	cmp	r2, #69	; 0x45
 800e7ae:	f43f ab72 	beq.w	800de96 <_strtod_l+0x276>
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	f7ff bbaa 	b.w	800df0c <_strtod_l+0x2ec>
 800e7b8:	00000000 	.word	0x00000000
 800e7bc:	bff00000 	.word	0xbff00000
 800e7c0:	00000000 	.word	0x00000000
 800e7c4:	3ff00000 	.word	0x3ff00000
 800e7c8:	94a03595 	.word	0x94a03595
 800e7cc:	3fdfffff 	.word	0x3fdfffff
 800e7d0:	35afe535 	.word	0x35afe535
 800e7d4:	3fe00000 	.word	0x3fe00000
 800e7d8:	ffc00000 	.word	0xffc00000
 800e7dc:	41dfffff 	.word	0x41dfffff
 800e7e0:	94a03595 	.word	0x94a03595
 800e7e4:	3fcfffff 	.word	0x3fcfffff
 800e7e8:	3ff00000 	.word	0x3ff00000
 800e7ec:	3fe00000 	.word	0x3fe00000
 800e7f0:	7ff00000 	.word	0x7ff00000
 800e7f4:	7fe00000 	.word	0x7fe00000
 800e7f8:	7c9fffff 	.word	0x7c9fffff
 800e7fc:	7fefffff 	.word	0x7fefffff

0800e800 <strtod>:
 800e800:	460a      	mov	r2, r1
 800e802:	4601      	mov	r1, r0
 800e804:	4802      	ldr	r0, [pc, #8]	; (800e810 <strtod+0x10>)
 800e806:	4b03      	ldr	r3, [pc, #12]	; (800e814 <strtod+0x14>)
 800e808:	6800      	ldr	r0, [r0, #0]
 800e80a:	f7ff ba09 	b.w	800dc20 <_strtod_l>
 800e80e:	bf00      	nop
 800e810:	200001f4 	.word	0x200001f4
 800e814:	2000003c 	.word	0x2000003c

0800e818 <std>:
 800e818:	2300      	movs	r3, #0
 800e81a:	b510      	push	{r4, lr}
 800e81c:	4604      	mov	r4, r0
 800e81e:	e9c0 3300 	strd	r3, r3, [r0]
 800e822:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e826:	6083      	str	r3, [r0, #8]
 800e828:	8181      	strh	r1, [r0, #12]
 800e82a:	6643      	str	r3, [r0, #100]	; 0x64
 800e82c:	81c2      	strh	r2, [r0, #14]
 800e82e:	6183      	str	r3, [r0, #24]
 800e830:	4619      	mov	r1, r3
 800e832:	2208      	movs	r2, #8
 800e834:	305c      	adds	r0, #92	; 0x5c
 800e836:	f000 f8f4 	bl	800ea22 <memset>
 800e83a:	4b0d      	ldr	r3, [pc, #52]	; (800e870 <std+0x58>)
 800e83c:	6263      	str	r3, [r4, #36]	; 0x24
 800e83e:	4b0d      	ldr	r3, [pc, #52]	; (800e874 <std+0x5c>)
 800e840:	62a3      	str	r3, [r4, #40]	; 0x28
 800e842:	4b0d      	ldr	r3, [pc, #52]	; (800e878 <std+0x60>)
 800e844:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e846:	4b0d      	ldr	r3, [pc, #52]	; (800e87c <std+0x64>)
 800e848:	6323      	str	r3, [r4, #48]	; 0x30
 800e84a:	4b0d      	ldr	r3, [pc, #52]	; (800e880 <std+0x68>)
 800e84c:	6224      	str	r4, [r4, #32]
 800e84e:	429c      	cmp	r4, r3
 800e850:	d006      	beq.n	800e860 <std+0x48>
 800e852:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800e856:	4294      	cmp	r4, r2
 800e858:	d002      	beq.n	800e860 <std+0x48>
 800e85a:	33d0      	adds	r3, #208	; 0xd0
 800e85c:	429c      	cmp	r4, r3
 800e85e:	d105      	bne.n	800e86c <std+0x54>
 800e860:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e868:	f000 b966 	b.w	800eb38 <__retarget_lock_init_recursive>
 800e86c:	bd10      	pop	{r4, pc}
 800e86e:	bf00      	nop
 800e870:	0800e99d 	.word	0x0800e99d
 800e874:	0800e9bf 	.word	0x0800e9bf
 800e878:	0800e9f7 	.word	0x0800e9f7
 800e87c:	0800ea1b 	.word	0x0800ea1b
 800e880:	20000f18 	.word	0x20000f18

0800e884 <stdio_exit_handler>:
 800e884:	4a02      	ldr	r2, [pc, #8]	; (800e890 <stdio_exit_handler+0xc>)
 800e886:	4903      	ldr	r1, [pc, #12]	; (800e894 <stdio_exit_handler+0x10>)
 800e888:	4803      	ldr	r0, [pc, #12]	; (800e898 <stdio_exit_handler+0x14>)
 800e88a:	f000 b869 	b.w	800e960 <_fwalk_sglue>
 800e88e:	bf00      	nop
 800e890:	20000030 	.word	0x20000030
 800e894:	0800fea1 	.word	0x0800fea1
 800e898:	200001a8 	.word	0x200001a8

0800e89c <cleanup_stdio>:
 800e89c:	6841      	ldr	r1, [r0, #4]
 800e89e:	4b0c      	ldr	r3, [pc, #48]	; (800e8d0 <cleanup_stdio+0x34>)
 800e8a0:	4299      	cmp	r1, r3
 800e8a2:	b510      	push	{r4, lr}
 800e8a4:	4604      	mov	r4, r0
 800e8a6:	d001      	beq.n	800e8ac <cleanup_stdio+0x10>
 800e8a8:	f001 fafa 	bl	800fea0 <_fflush_r>
 800e8ac:	68a1      	ldr	r1, [r4, #8]
 800e8ae:	4b09      	ldr	r3, [pc, #36]	; (800e8d4 <cleanup_stdio+0x38>)
 800e8b0:	4299      	cmp	r1, r3
 800e8b2:	d002      	beq.n	800e8ba <cleanup_stdio+0x1e>
 800e8b4:	4620      	mov	r0, r4
 800e8b6:	f001 faf3 	bl	800fea0 <_fflush_r>
 800e8ba:	68e1      	ldr	r1, [r4, #12]
 800e8bc:	4b06      	ldr	r3, [pc, #24]	; (800e8d8 <cleanup_stdio+0x3c>)
 800e8be:	4299      	cmp	r1, r3
 800e8c0:	d004      	beq.n	800e8cc <cleanup_stdio+0x30>
 800e8c2:	4620      	mov	r0, r4
 800e8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8c8:	f001 baea 	b.w	800fea0 <_fflush_r>
 800e8cc:	bd10      	pop	{r4, pc}
 800e8ce:	bf00      	nop
 800e8d0:	20000f18 	.word	0x20000f18
 800e8d4:	20000f80 	.word	0x20000f80
 800e8d8:	20000fe8 	.word	0x20000fe8

0800e8dc <global_stdio_init.part.0>:
 800e8dc:	b510      	push	{r4, lr}
 800e8de:	4b0b      	ldr	r3, [pc, #44]	; (800e90c <global_stdio_init.part.0+0x30>)
 800e8e0:	4c0b      	ldr	r4, [pc, #44]	; (800e910 <global_stdio_init.part.0+0x34>)
 800e8e2:	4a0c      	ldr	r2, [pc, #48]	; (800e914 <global_stdio_init.part.0+0x38>)
 800e8e4:	601a      	str	r2, [r3, #0]
 800e8e6:	4620      	mov	r0, r4
 800e8e8:	2200      	movs	r2, #0
 800e8ea:	2104      	movs	r1, #4
 800e8ec:	f7ff ff94 	bl	800e818 <std>
 800e8f0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800e8f4:	2201      	movs	r2, #1
 800e8f6:	2109      	movs	r1, #9
 800e8f8:	f7ff ff8e 	bl	800e818 <std>
 800e8fc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800e900:	2202      	movs	r2, #2
 800e902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e906:	2112      	movs	r1, #18
 800e908:	f7ff bf86 	b.w	800e818 <std>
 800e90c:	20001050 	.word	0x20001050
 800e910:	20000f18 	.word	0x20000f18
 800e914:	0800e885 	.word	0x0800e885

0800e918 <__sfp_lock_acquire>:
 800e918:	4801      	ldr	r0, [pc, #4]	; (800e920 <__sfp_lock_acquire+0x8>)
 800e91a:	f000 b90e 	b.w	800eb3a <__retarget_lock_acquire_recursive>
 800e91e:	bf00      	nop
 800e920:	20001059 	.word	0x20001059

0800e924 <__sfp_lock_release>:
 800e924:	4801      	ldr	r0, [pc, #4]	; (800e92c <__sfp_lock_release+0x8>)
 800e926:	f000 b909 	b.w	800eb3c <__retarget_lock_release_recursive>
 800e92a:	bf00      	nop
 800e92c:	20001059 	.word	0x20001059

0800e930 <__sinit>:
 800e930:	b510      	push	{r4, lr}
 800e932:	4604      	mov	r4, r0
 800e934:	f7ff fff0 	bl	800e918 <__sfp_lock_acquire>
 800e938:	6a23      	ldr	r3, [r4, #32]
 800e93a:	b11b      	cbz	r3, 800e944 <__sinit+0x14>
 800e93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e940:	f7ff bff0 	b.w	800e924 <__sfp_lock_release>
 800e944:	4b04      	ldr	r3, [pc, #16]	; (800e958 <__sinit+0x28>)
 800e946:	6223      	str	r3, [r4, #32]
 800e948:	4b04      	ldr	r3, [pc, #16]	; (800e95c <__sinit+0x2c>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d1f5      	bne.n	800e93c <__sinit+0xc>
 800e950:	f7ff ffc4 	bl	800e8dc <global_stdio_init.part.0>
 800e954:	e7f2      	b.n	800e93c <__sinit+0xc>
 800e956:	bf00      	nop
 800e958:	0800e89d 	.word	0x0800e89d
 800e95c:	20001050 	.word	0x20001050

0800e960 <_fwalk_sglue>:
 800e960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e964:	4607      	mov	r7, r0
 800e966:	4688      	mov	r8, r1
 800e968:	4614      	mov	r4, r2
 800e96a:	2600      	movs	r6, #0
 800e96c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e970:	f1b9 0901 	subs.w	r9, r9, #1
 800e974:	d505      	bpl.n	800e982 <_fwalk_sglue+0x22>
 800e976:	6824      	ldr	r4, [r4, #0]
 800e978:	2c00      	cmp	r4, #0
 800e97a:	d1f7      	bne.n	800e96c <_fwalk_sglue+0xc>
 800e97c:	4630      	mov	r0, r6
 800e97e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e982:	89ab      	ldrh	r3, [r5, #12]
 800e984:	2b01      	cmp	r3, #1
 800e986:	d907      	bls.n	800e998 <_fwalk_sglue+0x38>
 800e988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e98c:	3301      	adds	r3, #1
 800e98e:	d003      	beq.n	800e998 <_fwalk_sglue+0x38>
 800e990:	4629      	mov	r1, r5
 800e992:	4638      	mov	r0, r7
 800e994:	47c0      	blx	r8
 800e996:	4306      	orrs	r6, r0
 800e998:	3568      	adds	r5, #104	; 0x68
 800e99a:	e7e9      	b.n	800e970 <_fwalk_sglue+0x10>

0800e99c <__sread>:
 800e99c:	b510      	push	{r4, lr}
 800e99e:	460c      	mov	r4, r1
 800e9a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9a4:	f000 f87a 	bl	800ea9c <_read_r>
 800e9a8:	2800      	cmp	r0, #0
 800e9aa:	bfab      	itete	ge
 800e9ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e9ae:	89a3      	ldrhlt	r3, [r4, #12]
 800e9b0:	181b      	addge	r3, r3, r0
 800e9b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e9b6:	bfac      	ite	ge
 800e9b8:	6563      	strge	r3, [r4, #84]	; 0x54
 800e9ba:	81a3      	strhlt	r3, [r4, #12]
 800e9bc:	bd10      	pop	{r4, pc}

0800e9be <__swrite>:
 800e9be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9c2:	461f      	mov	r7, r3
 800e9c4:	898b      	ldrh	r3, [r1, #12]
 800e9c6:	05db      	lsls	r3, r3, #23
 800e9c8:	4605      	mov	r5, r0
 800e9ca:	460c      	mov	r4, r1
 800e9cc:	4616      	mov	r6, r2
 800e9ce:	d505      	bpl.n	800e9dc <__swrite+0x1e>
 800e9d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9d4:	2302      	movs	r3, #2
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	f000 f84e 	bl	800ea78 <_lseek_r>
 800e9dc:	89a3      	ldrh	r3, [r4, #12]
 800e9de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e9e6:	81a3      	strh	r3, [r4, #12]
 800e9e8:	4632      	mov	r2, r6
 800e9ea:	463b      	mov	r3, r7
 800e9ec:	4628      	mov	r0, r5
 800e9ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e9f2:	f000 b865 	b.w	800eac0 <_write_r>

0800e9f6 <__sseek>:
 800e9f6:	b510      	push	{r4, lr}
 800e9f8:	460c      	mov	r4, r1
 800e9fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9fe:	f000 f83b 	bl	800ea78 <_lseek_r>
 800ea02:	1c43      	adds	r3, r0, #1
 800ea04:	89a3      	ldrh	r3, [r4, #12]
 800ea06:	bf15      	itete	ne
 800ea08:	6560      	strne	r0, [r4, #84]	; 0x54
 800ea0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ea0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ea12:	81a3      	strheq	r3, [r4, #12]
 800ea14:	bf18      	it	ne
 800ea16:	81a3      	strhne	r3, [r4, #12]
 800ea18:	bd10      	pop	{r4, pc}

0800ea1a <__sclose>:
 800ea1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea1e:	f000 b81b 	b.w	800ea58 <_close_r>

0800ea22 <memset>:
 800ea22:	4402      	add	r2, r0
 800ea24:	4603      	mov	r3, r0
 800ea26:	4293      	cmp	r3, r2
 800ea28:	d100      	bne.n	800ea2c <memset+0xa>
 800ea2a:	4770      	bx	lr
 800ea2c:	f803 1b01 	strb.w	r1, [r3], #1
 800ea30:	e7f9      	b.n	800ea26 <memset+0x4>

0800ea32 <strncmp>:
 800ea32:	b510      	push	{r4, lr}
 800ea34:	b16a      	cbz	r2, 800ea52 <strncmp+0x20>
 800ea36:	3901      	subs	r1, #1
 800ea38:	1884      	adds	r4, r0, r2
 800ea3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea3e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ea42:	429a      	cmp	r2, r3
 800ea44:	d103      	bne.n	800ea4e <strncmp+0x1c>
 800ea46:	42a0      	cmp	r0, r4
 800ea48:	d001      	beq.n	800ea4e <strncmp+0x1c>
 800ea4a:	2a00      	cmp	r2, #0
 800ea4c:	d1f5      	bne.n	800ea3a <strncmp+0x8>
 800ea4e:	1ad0      	subs	r0, r2, r3
 800ea50:	bd10      	pop	{r4, pc}
 800ea52:	4610      	mov	r0, r2
 800ea54:	e7fc      	b.n	800ea50 <strncmp+0x1e>
	...

0800ea58 <_close_r>:
 800ea58:	b538      	push	{r3, r4, r5, lr}
 800ea5a:	4d06      	ldr	r5, [pc, #24]	; (800ea74 <_close_r+0x1c>)
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	4604      	mov	r4, r0
 800ea60:	4608      	mov	r0, r1
 800ea62:	602b      	str	r3, [r5, #0]
 800ea64:	f7f4 fb53 	bl	800310e <_close>
 800ea68:	1c43      	adds	r3, r0, #1
 800ea6a:	d102      	bne.n	800ea72 <_close_r+0x1a>
 800ea6c:	682b      	ldr	r3, [r5, #0]
 800ea6e:	b103      	cbz	r3, 800ea72 <_close_r+0x1a>
 800ea70:	6023      	str	r3, [r4, #0]
 800ea72:	bd38      	pop	{r3, r4, r5, pc}
 800ea74:	20001054 	.word	0x20001054

0800ea78 <_lseek_r>:
 800ea78:	b538      	push	{r3, r4, r5, lr}
 800ea7a:	4d07      	ldr	r5, [pc, #28]	; (800ea98 <_lseek_r+0x20>)
 800ea7c:	4604      	mov	r4, r0
 800ea7e:	4608      	mov	r0, r1
 800ea80:	4611      	mov	r1, r2
 800ea82:	2200      	movs	r2, #0
 800ea84:	602a      	str	r2, [r5, #0]
 800ea86:	461a      	mov	r2, r3
 800ea88:	f7f4 fb68 	bl	800315c <_lseek>
 800ea8c:	1c43      	adds	r3, r0, #1
 800ea8e:	d102      	bne.n	800ea96 <_lseek_r+0x1e>
 800ea90:	682b      	ldr	r3, [r5, #0]
 800ea92:	b103      	cbz	r3, 800ea96 <_lseek_r+0x1e>
 800ea94:	6023      	str	r3, [r4, #0]
 800ea96:	bd38      	pop	{r3, r4, r5, pc}
 800ea98:	20001054 	.word	0x20001054

0800ea9c <_read_r>:
 800ea9c:	b538      	push	{r3, r4, r5, lr}
 800ea9e:	4d07      	ldr	r5, [pc, #28]	; (800eabc <_read_r+0x20>)
 800eaa0:	4604      	mov	r4, r0
 800eaa2:	4608      	mov	r0, r1
 800eaa4:	4611      	mov	r1, r2
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	602a      	str	r2, [r5, #0]
 800eaaa:	461a      	mov	r2, r3
 800eaac:	f7f4 faf6 	bl	800309c <_read>
 800eab0:	1c43      	adds	r3, r0, #1
 800eab2:	d102      	bne.n	800eaba <_read_r+0x1e>
 800eab4:	682b      	ldr	r3, [r5, #0]
 800eab6:	b103      	cbz	r3, 800eaba <_read_r+0x1e>
 800eab8:	6023      	str	r3, [r4, #0]
 800eaba:	bd38      	pop	{r3, r4, r5, pc}
 800eabc:	20001054 	.word	0x20001054

0800eac0 <_write_r>:
 800eac0:	b538      	push	{r3, r4, r5, lr}
 800eac2:	4d07      	ldr	r5, [pc, #28]	; (800eae0 <_write_r+0x20>)
 800eac4:	4604      	mov	r4, r0
 800eac6:	4608      	mov	r0, r1
 800eac8:	4611      	mov	r1, r2
 800eaca:	2200      	movs	r2, #0
 800eacc:	602a      	str	r2, [r5, #0]
 800eace:	461a      	mov	r2, r3
 800ead0:	f7f4 fb01 	bl	80030d6 <_write>
 800ead4:	1c43      	adds	r3, r0, #1
 800ead6:	d102      	bne.n	800eade <_write_r+0x1e>
 800ead8:	682b      	ldr	r3, [r5, #0]
 800eada:	b103      	cbz	r3, 800eade <_write_r+0x1e>
 800eadc:	6023      	str	r3, [r4, #0]
 800eade:	bd38      	pop	{r3, r4, r5, pc}
 800eae0:	20001054 	.word	0x20001054

0800eae4 <__errno>:
 800eae4:	4b01      	ldr	r3, [pc, #4]	; (800eaec <__errno+0x8>)
 800eae6:	6818      	ldr	r0, [r3, #0]
 800eae8:	4770      	bx	lr
 800eaea:	bf00      	nop
 800eaec:	200001f4 	.word	0x200001f4

0800eaf0 <__libc_init_array>:
 800eaf0:	b570      	push	{r4, r5, r6, lr}
 800eaf2:	4d0d      	ldr	r5, [pc, #52]	; (800eb28 <__libc_init_array+0x38>)
 800eaf4:	4c0d      	ldr	r4, [pc, #52]	; (800eb2c <__libc_init_array+0x3c>)
 800eaf6:	1b64      	subs	r4, r4, r5
 800eaf8:	10a4      	asrs	r4, r4, #2
 800eafa:	2600      	movs	r6, #0
 800eafc:	42a6      	cmp	r6, r4
 800eafe:	d109      	bne.n	800eb14 <__libc_init_array+0x24>
 800eb00:	4d0b      	ldr	r5, [pc, #44]	; (800eb30 <__libc_init_array+0x40>)
 800eb02:	4c0c      	ldr	r4, [pc, #48]	; (800eb34 <__libc_init_array+0x44>)
 800eb04:	f001 fe8a 	bl	801081c <_init>
 800eb08:	1b64      	subs	r4, r4, r5
 800eb0a:	10a4      	asrs	r4, r4, #2
 800eb0c:	2600      	movs	r6, #0
 800eb0e:	42a6      	cmp	r6, r4
 800eb10:	d105      	bne.n	800eb1e <__libc_init_array+0x2e>
 800eb12:	bd70      	pop	{r4, r5, r6, pc}
 800eb14:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb18:	4798      	blx	r3
 800eb1a:	3601      	adds	r6, #1
 800eb1c:	e7ee      	b.n	800eafc <__libc_init_array+0xc>
 800eb1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb22:	4798      	blx	r3
 800eb24:	3601      	adds	r6, #1
 800eb26:	e7f2      	b.n	800eb0e <__libc_init_array+0x1e>
 800eb28:	08011114 	.word	0x08011114
 800eb2c:	08011114 	.word	0x08011114
 800eb30:	08011114 	.word	0x08011114
 800eb34:	0801111c 	.word	0x0801111c

0800eb38 <__retarget_lock_init_recursive>:
 800eb38:	4770      	bx	lr

0800eb3a <__retarget_lock_acquire_recursive>:
 800eb3a:	4770      	bx	lr

0800eb3c <__retarget_lock_release_recursive>:
 800eb3c:	4770      	bx	lr

0800eb3e <memcpy>:
 800eb3e:	440a      	add	r2, r1
 800eb40:	4291      	cmp	r1, r2
 800eb42:	f100 33ff 	add.w	r3, r0, #4294967295
 800eb46:	d100      	bne.n	800eb4a <memcpy+0xc>
 800eb48:	4770      	bx	lr
 800eb4a:	b510      	push	{r4, lr}
 800eb4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb50:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb54:	4291      	cmp	r1, r2
 800eb56:	d1f9      	bne.n	800eb4c <memcpy+0xe>
 800eb58:	bd10      	pop	{r4, pc}
	...

0800eb5c <_free_r>:
 800eb5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eb5e:	2900      	cmp	r1, #0
 800eb60:	d044      	beq.n	800ebec <_free_r+0x90>
 800eb62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb66:	9001      	str	r0, [sp, #4]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	f1a1 0404 	sub.w	r4, r1, #4
 800eb6e:	bfb8      	it	lt
 800eb70:	18e4      	addlt	r4, r4, r3
 800eb72:	f000 fc49 	bl	800f408 <__malloc_lock>
 800eb76:	4a1e      	ldr	r2, [pc, #120]	; (800ebf0 <_free_r+0x94>)
 800eb78:	9801      	ldr	r0, [sp, #4]
 800eb7a:	6813      	ldr	r3, [r2, #0]
 800eb7c:	b933      	cbnz	r3, 800eb8c <_free_r+0x30>
 800eb7e:	6063      	str	r3, [r4, #4]
 800eb80:	6014      	str	r4, [r2, #0]
 800eb82:	b003      	add	sp, #12
 800eb84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb88:	f000 bc44 	b.w	800f414 <__malloc_unlock>
 800eb8c:	42a3      	cmp	r3, r4
 800eb8e:	d908      	bls.n	800eba2 <_free_r+0x46>
 800eb90:	6825      	ldr	r5, [r4, #0]
 800eb92:	1961      	adds	r1, r4, r5
 800eb94:	428b      	cmp	r3, r1
 800eb96:	bf01      	itttt	eq
 800eb98:	6819      	ldreq	r1, [r3, #0]
 800eb9a:	685b      	ldreq	r3, [r3, #4]
 800eb9c:	1949      	addeq	r1, r1, r5
 800eb9e:	6021      	streq	r1, [r4, #0]
 800eba0:	e7ed      	b.n	800eb7e <_free_r+0x22>
 800eba2:	461a      	mov	r2, r3
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	b10b      	cbz	r3, 800ebac <_free_r+0x50>
 800eba8:	42a3      	cmp	r3, r4
 800ebaa:	d9fa      	bls.n	800eba2 <_free_r+0x46>
 800ebac:	6811      	ldr	r1, [r2, #0]
 800ebae:	1855      	adds	r5, r2, r1
 800ebb0:	42a5      	cmp	r5, r4
 800ebb2:	d10b      	bne.n	800ebcc <_free_r+0x70>
 800ebb4:	6824      	ldr	r4, [r4, #0]
 800ebb6:	4421      	add	r1, r4
 800ebb8:	1854      	adds	r4, r2, r1
 800ebba:	42a3      	cmp	r3, r4
 800ebbc:	6011      	str	r1, [r2, #0]
 800ebbe:	d1e0      	bne.n	800eb82 <_free_r+0x26>
 800ebc0:	681c      	ldr	r4, [r3, #0]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	6053      	str	r3, [r2, #4]
 800ebc6:	440c      	add	r4, r1
 800ebc8:	6014      	str	r4, [r2, #0]
 800ebca:	e7da      	b.n	800eb82 <_free_r+0x26>
 800ebcc:	d902      	bls.n	800ebd4 <_free_r+0x78>
 800ebce:	230c      	movs	r3, #12
 800ebd0:	6003      	str	r3, [r0, #0]
 800ebd2:	e7d6      	b.n	800eb82 <_free_r+0x26>
 800ebd4:	6825      	ldr	r5, [r4, #0]
 800ebd6:	1961      	adds	r1, r4, r5
 800ebd8:	428b      	cmp	r3, r1
 800ebda:	bf04      	itt	eq
 800ebdc:	6819      	ldreq	r1, [r3, #0]
 800ebde:	685b      	ldreq	r3, [r3, #4]
 800ebe0:	6063      	str	r3, [r4, #4]
 800ebe2:	bf04      	itt	eq
 800ebe4:	1949      	addeq	r1, r1, r5
 800ebe6:	6021      	streq	r1, [r4, #0]
 800ebe8:	6054      	str	r4, [r2, #4]
 800ebea:	e7ca      	b.n	800eb82 <_free_r+0x26>
 800ebec:	b003      	add	sp, #12
 800ebee:	bd30      	pop	{r4, r5, pc}
 800ebf0:	2000105c 	.word	0x2000105c

0800ebf4 <rshift>:
 800ebf4:	6903      	ldr	r3, [r0, #16]
 800ebf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ebfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ebfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ec02:	f100 0414 	add.w	r4, r0, #20
 800ec06:	dd45      	ble.n	800ec94 <rshift+0xa0>
 800ec08:	f011 011f 	ands.w	r1, r1, #31
 800ec0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ec10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ec14:	d10c      	bne.n	800ec30 <rshift+0x3c>
 800ec16:	f100 0710 	add.w	r7, r0, #16
 800ec1a:	4629      	mov	r1, r5
 800ec1c:	42b1      	cmp	r1, r6
 800ec1e:	d334      	bcc.n	800ec8a <rshift+0x96>
 800ec20:	1a9b      	subs	r3, r3, r2
 800ec22:	009b      	lsls	r3, r3, #2
 800ec24:	1eea      	subs	r2, r5, #3
 800ec26:	4296      	cmp	r6, r2
 800ec28:	bf38      	it	cc
 800ec2a:	2300      	movcc	r3, #0
 800ec2c:	4423      	add	r3, r4
 800ec2e:	e015      	b.n	800ec5c <rshift+0x68>
 800ec30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ec34:	f1c1 0820 	rsb	r8, r1, #32
 800ec38:	40cf      	lsrs	r7, r1
 800ec3a:	f105 0e04 	add.w	lr, r5, #4
 800ec3e:	46a1      	mov	r9, r4
 800ec40:	4576      	cmp	r6, lr
 800ec42:	46f4      	mov	ip, lr
 800ec44:	d815      	bhi.n	800ec72 <rshift+0x7e>
 800ec46:	1a9a      	subs	r2, r3, r2
 800ec48:	0092      	lsls	r2, r2, #2
 800ec4a:	3a04      	subs	r2, #4
 800ec4c:	3501      	adds	r5, #1
 800ec4e:	42ae      	cmp	r6, r5
 800ec50:	bf38      	it	cc
 800ec52:	2200      	movcc	r2, #0
 800ec54:	18a3      	adds	r3, r4, r2
 800ec56:	50a7      	str	r7, [r4, r2]
 800ec58:	b107      	cbz	r7, 800ec5c <rshift+0x68>
 800ec5a:	3304      	adds	r3, #4
 800ec5c:	1b1a      	subs	r2, r3, r4
 800ec5e:	42a3      	cmp	r3, r4
 800ec60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ec64:	bf08      	it	eq
 800ec66:	2300      	moveq	r3, #0
 800ec68:	6102      	str	r2, [r0, #16]
 800ec6a:	bf08      	it	eq
 800ec6c:	6143      	streq	r3, [r0, #20]
 800ec6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec72:	f8dc c000 	ldr.w	ip, [ip]
 800ec76:	fa0c fc08 	lsl.w	ip, ip, r8
 800ec7a:	ea4c 0707 	orr.w	r7, ip, r7
 800ec7e:	f849 7b04 	str.w	r7, [r9], #4
 800ec82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ec86:	40cf      	lsrs	r7, r1
 800ec88:	e7da      	b.n	800ec40 <rshift+0x4c>
 800ec8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ec8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ec92:	e7c3      	b.n	800ec1c <rshift+0x28>
 800ec94:	4623      	mov	r3, r4
 800ec96:	e7e1      	b.n	800ec5c <rshift+0x68>

0800ec98 <__hexdig_fun>:
 800ec98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ec9c:	2b09      	cmp	r3, #9
 800ec9e:	d802      	bhi.n	800eca6 <__hexdig_fun+0xe>
 800eca0:	3820      	subs	r0, #32
 800eca2:	b2c0      	uxtb	r0, r0
 800eca4:	4770      	bx	lr
 800eca6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ecaa:	2b05      	cmp	r3, #5
 800ecac:	d801      	bhi.n	800ecb2 <__hexdig_fun+0x1a>
 800ecae:	3847      	subs	r0, #71	; 0x47
 800ecb0:	e7f7      	b.n	800eca2 <__hexdig_fun+0xa>
 800ecb2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ecb6:	2b05      	cmp	r3, #5
 800ecb8:	d801      	bhi.n	800ecbe <__hexdig_fun+0x26>
 800ecba:	3827      	subs	r0, #39	; 0x27
 800ecbc:	e7f1      	b.n	800eca2 <__hexdig_fun+0xa>
 800ecbe:	2000      	movs	r0, #0
 800ecc0:	4770      	bx	lr
	...

0800ecc4 <__gethex>:
 800ecc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecc8:	4617      	mov	r7, r2
 800ecca:	680a      	ldr	r2, [r1, #0]
 800eccc:	b085      	sub	sp, #20
 800ecce:	f102 0b02 	add.w	fp, r2, #2
 800ecd2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ecd6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ecda:	4681      	mov	r9, r0
 800ecdc:	468a      	mov	sl, r1
 800ecde:	9302      	str	r3, [sp, #8]
 800ece0:	32fe      	adds	r2, #254	; 0xfe
 800ece2:	eb02 030b 	add.w	r3, r2, fp
 800ece6:	46d8      	mov	r8, fp
 800ece8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800ecec:	9301      	str	r3, [sp, #4]
 800ecee:	2830      	cmp	r0, #48	; 0x30
 800ecf0:	d0f7      	beq.n	800ece2 <__gethex+0x1e>
 800ecf2:	f7ff ffd1 	bl	800ec98 <__hexdig_fun>
 800ecf6:	4604      	mov	r4, r0
 800ecf8:	2800      	cmp	r0, #0
 800ecfa:	d138      	bne.n	800ed6e <__gethex+0xaa>
 800ecfc:	49a7      	ldr	r1, [pc, #668]	; (800ef9c <__gethex+0x2d8>)
 800ecfe:	2201      	movs	r2, #1
 800ed00:	4640      	mov	r0, r8
 800ed02:	f7ff fe96 	bl	800ea32 <strncmp>
 800ed06:	4606      	mov	r6, r0
 800ed08:	2800      	cmp	r0, #0
 800ed0a:	d169      	bne.n	800ede0 <__gethex+0x11c>
 800ed0c:	f898 0001 	ldrb.w	r0, [r8, #1]
 800ed10:	465d      	mov	r5, fp
 800ed12:	f7ff ffc1 	bl	800ec98 <__hexdig_fun>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d064      	beq.n	800ede4 <__gethex+0x120>
 800ed1a:	465a      	mov	r2, fp
 800ed1c:	7810      	ldrb	r0, [r2, #0]
 800ed1e:	2830      	cmp	r0, #48	; 0x30
 800ed20:	4690      	mov	r8, r2
 800ed22:	f102 0201 	add.w	r2, r2, #1
 800ed26:	d0f9      	beq.n	800ed1c <__gethex+0x58>
 800ed28:	f7ff ffb6 	bl	800ec98 <__hexdig_fun>
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	fab0 f480 	clz	r4, r0
 800ed32:	0964      	lsrs	r4, r4, #5
 800ed34:	465e      	mov	r6, fp
 800ed36:	9301      	str	r3, [sp, #4]
 800ed38:	4642      	mov	r2, r8
 800ed3a:	4615      	mov	r5, r2
 800ed3c:	3201      	adds	r2, #1
 800ed3e:	7828      	ldrb	r0, [r5, #0]
 800ed40:	f7ff ffaa 	bl	800ec98 <__hexdig_fun>
 800ed44:	2800      	cmp	r0, #0
 800ed46:	d1f8      	bne.n	800ed3a <__gethex+0x76>
 800ed48:	4994      	ldr	r1, [pc, #592]	; (800ef9c <__gethex+0x2d8>)
 800ed4a:	2201      	movs	r2, #1
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	f7ff fe70 	bl	800ea32 <strncmp>
 800ed52:	b978      	cbnz	r0, 800ed74 <__gethex+0xb0>
 800ed54:	b946      	cbnz	r6, 800ed68 <__gethex+0xa4>
 800ed56:	1c6e      	adds	r6, r5, #1
 800ed58:	4632      	mov	r2, r6
 800ed5a:	4615      	mov	r5, r2
 800ed5c:	3201      	adds	r2, #1
 800ed5e:	7828      	ldrb	r0, [r5, #0]
 800ed60:	f7ff ff9a 	bl	800ec98 <__hexdig_fun>
 800ed64:	2800      	cmp	r0, #0
 800ed66:	d1f8      	bne.n	800ed5a <__gethex+0x96>
 800ed68:	1b73      	subs	r3, r6, r5
 800ed6a:	009e      	lsls	r6, r3, #2
 800ed6c:	e004      	b.n	800ed78 <__gethex+0xb4>
 800ed6e:	2400      	movs	r4, #0
 800ed70:	4626      	mov	r6, r4
 800ed72:	e7e1      	b.n	800ed38 <__gethex+0x74>
 800ed74:	2e00      	cmp	r6, #0
 800ed76:	d1f7      	bne.n	800ed68 <__gethex+0xa4>
 800ed78:	782b      	ldrb	r3, [r5, #0]
 800ed7a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ed7e:	2b50      	cmp	r3, #80	; 0x50
 800ed80:	d13d      	bne.n	800edfe <__gethex+0x13a>
 800ed82:	786b      	ldrb	r3, [r5, #1]
 800ed84:	2b2b      	cmp	r3, #43	; 0x2b
 800ed86:	d02f      	beq.n	800ede8 <__gethex+0x124>
 800ed88:	2b2d      	cmp	r3, #45	; 0x2d
 800ed8a:	d031      	beq.n	800edf0 <__gethex+0x12c>
 800ed8c:	1c69      	adds	r1, r5, #1
 800ed8e:	f04f 0b00 	mov.w	fp, #0
 800ed92:	7808      	ldrb	r0, [r1, #0]
 800ed94:	f7ff ff80 	bl	800ec98 <__hexdig_fun>
 800ed98:	1e42      	subs	r2, r0, #1
 800ed9a:	b2d2      	uxtb	r2, r2
 800ed9c:	2a18      	cmp	r2, #24
 800ed9e:	d82e      	bhi.n	800edfe <__gethex+0x13a>
 800eda0:	f1a0 0210 	sub.w	r2, r0, #16
 800eda4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800eda8:	f7ff ff76 	bl	800ec98 <__hexdig_fun>
 800edac:	f100 3cff 	add.w	ip, r0, #4294967295
 800edb0:	fa5f fc8c 	uxtb.w	ip, ip
 800edb4:	f1bc 0f18 	cmp.w	ip, #24
 800edb8:	d91d      	bls.n	800edf6 <__gethex+0x132>
 800edba:	f1bb 0f00 	cmp.w	fp, #0
 800edbe:	d000      	beq.n	800edc2 <__gethex+0xfe>
 800edc0:	4252      	negs	r2, r2
 800edc2:	4416      	add	r6, r2
 800edc4:	f8ca 1000 	str.w	r1, [sl]
 800edc8:	b1dc      	cbz	r4, 800ee02 <__gethex+0x13e>
 800edca:	9b01      	ldr	r3, [sp, #4]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	bf14      	ite	ne
 800edd0:	f04f 0800 	movne.w	r8, #0
 800edd4:	f04f 0806 	moveq.w	r8, #6
 800edd8:	4640      	mov	r0, r8
 800edda:	b005      	add	sp, #20
 800eddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ede0:	4645      	mov	r5, r8
 800ede2:	4626      	mov	r6, r4
 800ede4:	2401      	movs	r4, #1
 800ede6:	e7c7      	b.n	800ed78 <__gethex+0xb4>
 800ede8:	f04f 0b00 	mov.w	fp, #0
 800edec:	1ca9      	adds	r1, r5, #2
 800edee:	e7d0      	b.n	800ed92 <__gethex+0xce>
 800edf0:	f04f 0b01 	mov.w	fp, #1
 800edf4:	e7fa      	b.n	800edec <__gethex+0x128>
 800edf6:	230a      	movs	r3, #10
 800edf8:	fb03 0002 	mla	r0, r3, r2, r0
 800edfc:	e7d0      	b.n	800eda0 <__gethex+0xdc>
 800edfe:	4629      	mov	r1, r5
 800ee00:	e7e0      	b.n	800edc4 <__gethex+0x100>
 800ee02:	eba5 0308 	sub.w	r3, r5, r8
 800ee06:	3b01      	subs	r3, #1
 800ee08:	4621      	mov	r1, r4
 800ee0a:	2b07      	cmp	r3, #7
 800ee0c:	dc0a      	bgt.n	800ee24 <__gethex+0x160>
 800ee0e:	4648      	mov	r0, r9
 800ee10:	f000 fb06 	bl	800f420 <_Balloc>
 800ee14:	4604      	mov	r4, r0
 800ee16:	b940      	cbnz	r0, 800ee2a <__gethex+0x166>
 800ee18:	4b61      	ldr	r3, [pc, #388]	; (800efa0 <__gethex+0x2dc>)
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	21e4      	movs	r1, #228	; 0xe4
 800ee1e:	4861      	ldr	r0, [pc, #388]	; (800efa4 <__gethex+0x2e0>)
 800ee20:	f001 f876 	bl	800ff10 <__assert_func>
 800ee24:	3101      	adds	r1, #1
 800ee26:	105b      	asrs	r3, r3, #1
 800ee28:	e7ef      	b.n	800ee0a <__gethex+0x146>
 800ee2a:	f100 0a14 	add.w	sl, r0, #20
 800ee2e:	2300      	movs	r3, #0
 800ee30:	495a      	ldr	r1, [pc, #360]	; (800ef9c <__gethex+0x2d8>)
 800ee32:	f8cd a004 	str.w	sl, [sp, #4]
 800ee36:	469b      	mov	fp, r3
 800ee38:	45a8      	cmp	r8, r5
 800ee3a:	d342      	bcc.n	800eec2 <__gethex+0x1fe>
 800ee3c:	9801      	ldr	r0, [sp, #4]
 800ee3e:	f840 bb04 	str.w	fp, [r0], #4
 800ee42:	eba0 000a 	sub.w	r0, r0, sl
 800ee46:	1080      	asrs	r0, r0, #2
 800ee48:	6120      	str	r0, [r4, #16]
 800ee4a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800ee4e:	4658      	mov	r0, fp
 800ee50:	f000 fbd8 	bl	800f604 <__hi0bits>
 800ee54:	683d      	ldr	r5, [r7, #0]
 800ee56:	eba8 0000 	sub.w	r0, r8, r0
 800ee5a:	42a8      	cmp	r0, r5
 800ee5c:	dd59      	ble.n	800ef12 <__gethex+0x24e>
 800ee5e:	eba0 0805 	sub.w	r8, r0, r5
 800ee62:	4641      	mov	r1, r8
 800ee64:	4620      	mov	r0, r4
 800ee66:	f000 ff67 	bl	800fd38 <__any_on>
 800ee6a:	4683      	mov	fp, r0
 800ee6c:	b1b8      	cbz	r0, 800ee9e <__gethex+0x1da>
 800ee6e:	f108 33ff 	add.w	r3, r8, #4294967295
 800ee72:	1159      	asrs	r1, r3, #5
 800ee74:	f003 021f 	and.w	r2, r3, #31
 800ee78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ee7c:	f04f 0b01 	mov.w	fp, #1
 800ee80:	fa0b f202 	lsl.w	r2, fp, r2
 800ee84:	420a      	tst	r2, r1
 800ee86:	d00a      	beq.n	800ee9e <__gethex+0x1da>
 800ee88:	455b      	cmp	r3, fp
 800ee8a:	dd06      	ble.n	800ee9a <__gethex+0x1d6>
 800ee8c:	f1a8 0102 	sub.w	r1, r8, #2
 800ee90:	4620      	mov	r0, r4
 800ee92:	f000 ff51 	bl	800fd38 <__any_on>
 800ee96:	2800      	cmp	r0, #0
 800ee98:	d138      	bne.n	800ef0c <__gethex+0x248>
 800ee9a:	f04f 0b02 	mov.w	fp, #2
 800ee9e:	4641      	mov	r1, r8
 800eea0:	4620      	mov	r0, r4
 800eea2:	f7ff fea7 	bl	800ebf4 <rshift>
 800eea6:	4446      	add	r6, r8
 800eea8:	68bb      	ldr	r3, [r7, #8]
 800eeaa:	42b3      	cmp	r3, r6
 800eeac:	da41      	bge.n	800ef32 <__gethex+0x26e>
 800eeae:	4621      	mov	r1, r4
 800eeb0:	4648      	mov	r0, r9
 800eeb2:	f000 faf5 	bl	800f4a0 <_Bfree>
 800eeb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eeb8:	2300      	movs	r3, #0
 800eeba:	6013      	str	r3, [r2, #0]
 800eebc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800eec0:	e78a      	b.n	800edd8 <__gethex+0x114>
 800eec2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800eec6:	2a2e      	cmp	r2, #46	; 0x2e
 800eec8:	d014      	beq.n	800eef4 <__gethex+0x230>
 800eeca:	2b20      	cmp	r3, #32
 800eecc:	d106      	bne.n	800eedc <__gethex+0x218>
 800eece:	9b01      	ldr	r3, [sp, #4]
 800eed0:	f843 bb04 	str.w	fp, [r3], #4
 800eed4:	f04f 0b00 	mov.w	fp, #0
 800eed8:	9301      	str	r3, [sp, #4]
 800eeda:	465b      	mov	r3, fp
 800eedc:	7828      	ldrb	r0, [r5, #0]
 800eede:	9303      	str	r3, [sp, #12]
 800eee0:	f7ff feda 	bl	800ec98 <__hexdig_fun>
 800eee4:	9b03      	ldr	r3, [sp, #12]
 800eee6:	f000 000f 	and.w	r0, r0, #15
 800eeea:	4098      	lsls	r0, r3
 800eeec:	ea4b 0b00 	orr.w	fp, fp, r0
 800eef0:	3304      	adds	r3, #4
 800eef2:	e7a1      	b.n	800ee38 <__gethex+0x174>
 800eef4:	45a8      	cmp	r8, r5
 800eef6:	d8e8      	bhi.n	800eeca <__gethex+0x206>
 800eef8:	2201      	movs	r2, #1
 800eefa:	4628      	mov	r0, r5
 800eefc:	9303      	str	r3, [sp, #12]
 800eefe:	f7ff fd98 	bl	800ea32 <strncmp>
 800ef02:	4926      	ldr	r1, [pc, #152]	; (800ef9c <__gethex+0x2d8>)
 800ef04:	9b03      	ldr	r3, [sp, #12]
 800ef06:	2800      	cmp	r0, #0
 800ef08:	d1df      	bne.n	800eeca <__gethex+0x206>
 800ef0a:	e795      	b.n	800ee38 <__gethex+0x174>
 800ef0c:	f04f 0b03 	mov.w	fp, #3
 800ef10:	e7c5      	b.n	800ee9e <__gethex+0x1da>
 800ef12:	da0b      	bge.n	800ef2c <__gethex+0x268>
 800ef14:	eba5 0800 	sub.w	r8, r5, r0
 800ef18:	4621      	mov	r1, r4
 800ef1a:	4642      	mov	r2, r8
 800ef1c:	4648      	mov	r0, r9
 800ef1e:	f000 fcd9 	bl	800f8d4 <__lshift>
 800ef22:	eba6 0608 	sub.w	r6, r6, r8
 800ef26:	4604      	mov	r4, r0
 800ef28:	f100 0a14 	add.w	sl, r0, #20
 800ef2c:	f04f 0b00 	mov.w	fp, #0
 800ef30:	e7ba      	b.n	800eea8 <__gethex+0x1e4>
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	42b3      	cmp	r3, r6
 800ef36:	dd73      	ble.n	800f020 <__gethex+0x35c>
 800ef38:	1b9e      	subs	r6, r3, r6
 800ef3a:	42b5      	cmp	r5, r6
 800ef3c:	dc34      	bgt.n	800efa8 <__gethex+0x2e4>
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	2b02      	cmp	r3, #2
 800ef42:	d023      	beq.n	800ef8c <__gethex+0x2c8>
 800ef44:	2b03      	cmp	r3, #3
 800ef46:	d025      	beq.n	800ef94 <__gethex+0x2d0>
 800ef48:	2b01      	cmp	r3, #1
 800ef4a:	d115      	bne.n	800ef78 <__gethex+0x2b4>
 800ef4c:	42b5      	cmp	r5, r6
 800ef4e:	d113      	bne.n	800ef78 <__gethex+0x2b4>
 800ef50:	2d01      	cmp	r5, #1
 800ef52:	d10b      	bne.n	800ef6c <__gethex+0x2a8>
 800ef54:	9a02      	ldr	r2, [sp, #8]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6013      	str	r3, [r2, #0]
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	6123      	str	r3, [r4, #16]
 800ef5e:	f8ca 3000 	str.w	r3, [sl]
 800ef62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ef64:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ef68:	601c      	str	r4, [r3, #0]
 800ef6a:	e735      	b.n	800edd8 <__gethex+0x114>
 800ef6c:	1e69      	subs	r1, r5, #1
 800ef6e:	4620      	mov	r0, r4
 800ef70:	f000 fee2 	bl	800fd38 <__any_on>
 800ef74:	2800      	cmp	r0, #0
 800ef76:	d1ed      	bne.n	800ef54 <__gethex+0x290>
 800ef78:	4621      	mov	r1, r4
 800ef7a:	4648      	mov	r0, r9
 800ef7c:	f000 fa90 	bl	800f4a0 <_Bfree>
 800ef80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef82:	2300      	movs	r3, #0
 800ef84:	6013      	str	r3, [r2, #0]
 800ef86:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ef8a:	e725      	b.n	800edd8 <__gethex+0x114>
 800ef8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d1f2      	bne.n	800ef78 <__gethex+0x2b4>
 800ef92:	e7df      	b.n	800ef54 <__gethex+0x290>
 800ef94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d1dc      	bne.n	800ef54 <__gethex+0x290>
 800ef9a:	e7ed      	b.n	800ef78 <__gethex+0x2b4>
 800ef9c:	08010d50 	.word	0x08010d50
 800efa0:	08010db8 	.word	0x08010db8
 800efa4:	08010dc9 	.word	0x08010dc9
 800efa8:	f106 38ff 	add.w	r8, r6, #4294967295
 800efac:	f1bb 0f00 	cmp.w	fp, #0
 800efb0:	d133      	bne.n	800f01a <__gethex+0x356>
 800efb2:	f1b8 0f00 	cmp.w	r8, #0
 800efb6:	d004      	beq.n	800efc2 <__gethex+0x2fe>
 800efb8:	4641      	mov	r1, r8
 800efba:	4620      	mov	r0, r4
 800efbc:	f000 febc 	bl	800fd38 <__any_on>
 800efc0:	4683      	mov	fp, r0
 800efc2:	ea4f 1268 	mov.w	r2, r8, asr #5
 800efc6:	2301      	movs	r3, #1
 800efc8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800efcc:	f008 081f 	and.w	r8, r8, #31
 800efd0:	fa03 f308 	lsl.w	r3, r3, r8
 800efd4:	4213      	tst	r3, r2
 800efd6:	4631      	mov	r1, r6
 800efd8:	4620      	mov	r0, r4
 800efda:	bf18      	it	ne
 800efdc:	f04b 0b02 	orrne.w	fp, fp, #2
 800efe0:	1bad      	subs	r5, r5, r6
 800efe2:	f7ff fe07 	bl	800ebf4 <rshift>
 800efe6:	687e      	ldr	r6, [r7, #4]
 800efe8:	f04f 0802 	mov.w	r8, #2
 800efec:	f1bb 0f00 	cmp.w	fp, #0
 800eff0:	d04a      	beq.n	800f088 <__gethex+0x3c4>
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	2b02      	cmp	r3, #2
 800eff6:	d016      	beq.n	800f026 <__gethex+0x362>
 800eff8:	2b03      	cmp	r3, #3
 800effa:	d018      	beq.n	800f02e <__gethex+0x36a>
 800effc:	2b01      	cmp	r3, #1
 800effe:	d109      	bne.n	800f014 <__gethex+0x350>
 800f000:	f01b 0f02 	tst.w	fp, #2
 800f004:	d006      	beq.n	800f014 <__gethex+0x350>
 800f006:	f8da 3000 	ldr.w	r3, [sl]
 800f00a:	ea4b 0b03 	orr.w	fp, fp, r3
 800f00e:	f01b 0f01 	tst.w	fp, #1
 800f012:	d10f      	bne.n	800f034 <__gethex+0x370>
 800f014:	f048 0810 	orr.w	r8, r8, #16
 800f018:	e036      	b.n	800f088 <__gethex+0x3c4>
 800f01a:	f04f 0b01 	mov.w	fp, #1
 800f01e:	e7d0      	b.n	800efc2 <__gethex+0x2fe>
 800f020:	f04f 0801 	mov.w	r8, #1
 800f024:	e7e2      	b.n	800efec <__gethex+0x328>
 800f026:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f028:	f1c3 0301 	rsb	r3, r3, #1
 800f02c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f02e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f030:	2b00      	cmp	r3, #0
 800f032:	d0ef      	beq.n	800f014 <__gethex+0x350>
 800f034:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f038:	f104 0214 	add.w	r2, r4, #20
 800f03c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800f040:	9301      	str	r3, [sp, #4]
 800f042:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800f046:	2300      	movs	r3, #0
 800f048:	4694      	mov	ip, r2
 800f04a:	f852 1b04 	ldr.w	r1, [r2], #4
 800f04e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800f052:	d01e      	beq.n	800f092 <__gethex+0x3ce>
 800f054:	3101      	adds	r1, #1
 800f056:	f8cc 1000 	str.w	r1, [ip]
 800f05a:	f1b8 0f02 	cmp.w	r8, #2
 800f05e:	f104 0214 	add.w	r2, r4, #20
 800f062:	d13d      	bne.n	800f0e0 <__gethex+0x41c>
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	3b01      	subs	r3, #1
 800f068:	42ab      	cmp	r3, r5
 800f06a:	d10b      	bne.n	800f084 <__gethex+0x3c0>
 800f06c:	1169      	asrs	r1, r5, #5
 800f06e:	2301      	movs	r3, #1
 800f070:	f005 051f 	and.w	r5, r5, #31
 800f074:	fa03 f505 	lsl.w	r5, r3, r5
 800f078:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f07c:	421d      	tst	r5, r3
 800f07e:	bf18      	it	ne
 800f080:	f04f 0801 	movne.w	r8, #1
 800f084:	f048 0820 	orr.w	r8, r8, #32
 800f088:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f08a:	601c      	str	r4, [r3, #0]
 800f08c:	9b02      	ldr	r3, [sp, #8]
 800f08e:	601e      	str	r6, [r3, #0]
 800f090:	e6a2      	b.n	800edd8 <__gethex+0x114>
 800f092:	4290      	cmp	r0, r2
 800f094:	f842 3c04 	str.w	r3, [r2, #-4]
 800f098:	d8d6      	bhi.n	800f048 <__gethex+0x384>
 800f09a:	68a2      	ldr	r2, [r4, #8]
 800f09c:	4593      	cmp	fp, r2
 800f09e:	db17      	blt.n	800f0d0 <__gethex+0x40c>
 800f0a0:	6861      	ldr	r1, [r4, #4]
 800f0a2:	4648      	mov	r0, r9
 800f0a4:	3101      	adds	r1, #1
 800f0a6:	f000 f9bb 	bl	800f420 <_Balloc>
 800f0aa:	4682      	mov	sl, r0
 800f0ac:	b918      	cbnz	r0, 800f0b6 <__gethex+0x3f2>
 800f0ae:	4b1b      	ldr	r3, [pc, #108]	; (800f11c <__gethex+0x458>)
 800f0b0:	4602      	mov	r2, r0
 800f0b2:	2184      	movs	r1, #132	; 0x84
 800f0b4:	e6b3      	b.n	800ee1e <__gethex+0x15a>
 800f0b6:	6922      	ldr	r2, [r4, #16]
 800f0b8:	3202      	adds	r2, #2
 800f0ba:	f104 010c 	add.w	r1, r4, #12
 800f0be:	0092      	lsls	r2, r2, #2
 800f0c0:	300c      	adds	r0, #12
 800f0c2:	f7ff fd3c 	bl	800eb3e <memcpy>
 800f0c6:	4621      	mov	r1, r4
 800f0c8:	4648      	mov	r0, r9
 800f0ca:	f000 f9e9 	bl	800f4a0 <_Bfree>
 800f0ce:	4654      	mov	r4, sl
 800f0d0:	6922      	ldr	r2, [r4, #16]
 800f0d2:	1c51      	adds	r1, r2, #1
 800f0d4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f0d8:	6121      	str	r1, [r4, #16]
 800f0da:	2101      	movs	r1, #1
 800f0dc:	6151      	str	r1, [r2, #20]
 800f0de:	e7bc      	b.n	800f05a <__gethex+0x396>
 800f0e0:	6921      	ldr	r1, [r4, #16]
 800f0e2:	4559      	cmp	r1, fp
 800f0e4:	dd0b      	ble.n	800f0fe <__gethex+0x43a>
 800f0e6:	2101      	movs	r1, #1
 800f0e8:	4620      	mov	r0, r4
 800f0ea:	f7ff fd83 	bl	800ebf4 <rshift>
 800f0ee:	68bb      	ldr	r3, [r7, #8]
 800f0f0:	3601      	adds	r6, #1
 800f0f2:	42b3      	cmp	r3, r6
 800f0f4:	f6ff aedb 	blt.w	800eeae <__gethex+0x1ea>
 800f0f8:	f04f 0801 	mov.w	r8, #1
 800f0fc:	e7c2      	b.n	800f084 <__gethex+0x3c0>
 800f0fe:	f015 051f 	ands.w	r5, r5, #31
 800f102:	d0f9      	beq.n	800f0f8 <__gethex+0x434>
 800f104:	9b01      	ldr	r3, [sp, #4]
 800f106:	441a      	add	r2, r3
 800f108:	f1c5 0520 	rsb	r5, r5, #32
 800f10c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800f110:	f000 fa78 	bl	800f604 <__hi0bits>
 800f114:	42a8      	cmp	r0, r5
 800f116:	dbe6      	blt.n	800f0e6 <__gethex+0x422>
 800f118:	e7ee      	b.n	800f0f8 <__gethex+0x434>
 800f11a:	bf00      	nop
 800f11c:	08010db8 	.word	0x08010db8

0800f120 <L_shift>:
 800f120:	f1c2 0208 	rsb	r2, r2, #8
 800f124:	0092      	lsls	r2, r2, #2
 800f126:	b570      	push	{r4, r5, r6, lr}
 800f128:	f1c2 0620 	rsb	r6, r2, #32
 800f12c:	6843      	ldr	r3, [r0, #4]
 800f12e:	6804      	ldr	r4, [r0, #0]
 800f130:	fa03 f506 	lsl.w	r5, r3, r6
 800f134:	432c      	orrs	r4, r5
 800f136:	40d3      	lsrs	r3, r2
 800f138:	6004      	str	r4, [r0, #0]
 800f13a:	f840 3f04 	str.w	r3, [r0, #4]!
 800f13e:	4288      	cmp	r0, r1
 800f140:	d3f4      	bcc.n	800f12c <L_shift+0xc>
 800f142:	bd70      	pop	{r4, r5, r6, pc}

0800f144 <__match>:
 800f144:	b530      	push	{r4, r5, lr}
 800f146:	6803      	ldr	r3, [r0, #0]
 800f148:	3301      	adds	r3, #1
 800f14a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f14e:	b914      	cbnz	r4, 800f156 <__match+0x12>
 800f150:	6003      	str	r3, [r0, #0]
 800f152:	2001      	movs	r0, #1
 800f154:	bd30      	pop	{r4, r5, pc}
 800f156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f15a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f15e:	2d19      	cmp	r5, #25
 800f160:	bf98      	it	ls
 800f162:	3220      	addls	r2, #32
 800f164:	42a2      	cmp	r2, r4
 800f166:	d0f0      	beq.n	800f14a <__match+0x6>
 800f168:	2000      	movs	r0, #0
 800f16a:	e7f3      	b.n	800f154 <__match+0x10>

0800f16c <__hexnan>:
 800f16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f170:	680b      	ldr	r3, [r1, #0]
 800f172:	6801      	ldr	r1, [r0, #0]
 800f174:	115e      	asrs	r6, r3, #5
 800f176:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f17a:	f013 031f 	ands.w	r3, r3, #31
 800f17e:	b087      	sub	sp, #28
 800f180:	bf18      	it	ne
 800f182:	3604      	addne	r6, #4
 800f184:	2500      	movs	r5, #0
 800f186:	1f37      	subs	r7, r6, #4
 800f188:	4682      	mov	sl, r0
 800f18a:	4690      	mov	r8, r2
 800f18c:	9301      	str	r3, [sp, #4]
 800f18e:	f846 5c04 	str.w	r5, [r6, #-4]
 800f192:	46b9      	mov	r9, r7
 800f194:	463c      	mov	r4, r7
 800f196:	9502      	str	r5, [sp, #8]
 800f198:	46ab      	mov	fp, r5
 800f19a:	784a      	ldrb	r2, [r1, #1]
 800f19c:	1c4b      	adds	r3, r1, #1
 800f19e:	9303      	str	r3, [sp, #12]
 800f1a0:	b342      	cbz	r2, 800f1f4 <__hexnan+0x88>
 800f1a2:	4610      	mov	r0, r2
 800f1a4:	9105      	str	r1, [sp, #20]
 800f1a6:	9204      	str	r2, [sp, #16]
 800f1a8:	f7ff fd76 	bl	800ec98 <__hexdig_fun>
 800f1ac:	2800      	cmp	r0, #0
 800f1ae:	d14f      	bne.n	800f250 <__hexnan+0xe4>
 800f1b0:	9a04      	ldr	r2, [sp, #16]
 800f1b2:	9905      	ldr	r1, [sp, #20]
 800f1b4:	2a20      	cmp	r2, #32
 800f1b6:	d818      	bhi.n	800f1ea <__hexnan+0x7e>
 800f1b8:	9b02      	ldr	r3, [sp, #8]
 800f1ba:	459b      	cmp	fp, r3
 800f1bc:	dd13      	ble.n	800f1e6 <__hexnan+0x7a>
 800f1be:	454c      	cmp	r4, r9
 800f1c0:	d206      	bcs.n	800f1d0 <__hexnan+0x64>
 800f1c2:	2d07      	cmp	r5, #7
 800f1c4:	dc04      	bgt.n	800f1d0 <__hexnan+0x64>
 800f1c6:	462a      	mov	r2, r5
 800f1c8:	4649      	mov	r1, r9
 800f1ca:	4620      	mov	r0, r4
 800f1cc:	f7ff ffa8 	bl	800f120 <L_shift>
 800f1d0:	4544      	cmp	r4, r8
 800f1d2:	d950      	bls.n	800f276 <__hexnan+0x10a>
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	f1a4 0904 	sub.w	r9, r4, #4
 800f1da:	f844 3c04 	str.w	r3, [r4, #-4]
 800f1de:	f8cd b008 	str.w	fp, [sp, #8]
 800f1e2:	464c      	mov	r4, r9
 800f1e4:	461d      	mov	r5, r3
 800f1e6:	9903      	ldr	r1, [sp, #12]
 800f1e8:	e7d7      	b.n	800f19a <__hexnan+0x2e>
 800f1ea:	2a29      	cmp	r2, #41	; 0x29
 800f1ec:	d155      	bne.n	800f29a <__hexnan+0x12e>
 800f1ee:	3102      	adds	r1, #2
 800f1f0:	f8ca 1000 	str.w	r1, [sl]
 800f1f4:	f1bb 0f00 	cmp.w	fp, #0
 800f1f8:	d04f      	beq.n	800f29a <__hexnan+0x12e>
 800f1fa:	454c      	cmp	r4, r9
 800f1fc:	d206      	bcs.n	800f20c <__hexnan+0xa0>
 800f1fe:	2d07      	cmp	r5, #7
 800f200:	dc04      	bgt.n	800f20c <__hexnan+0xa0>
 800f202:	462a      	mov	r2, r5
 800f204:	4649      	mov	r1, r9
 800f206:	4620      	mov	r0, r4
 800f208:	f7ff ff8a 	bl	800f120 <L_shift>
 800f20c:	4544      	cmp	r4, r8
 800f20e:	d934      	bls.n	800f27a <__hexnan+0x10e>
 800f210:	f1a8 0204 	sub.w	r2, r8, #4
 800f214:	4623      	mov	r3, r4
 800f216:	f853 1b04 	ldr.w	r1, [r3], #4
 800f21a:	f842 1f04 	str.w	r1, [r2, #4]!
 800f21e:	429f      	cmp	r7, r3
 800f220:	d2f9      	bcs.n	800f216 <__hexnan+0xaa>
 800f222:	1b3b      	subs	r3, r7, r4
 800f224:	f023 0303 	bic.w	r3, r3, #3
 800f228:	3304      	adds	r3, #4
 800f22a:	3e03      	subs	r6, #3
 800f22c:	3401      	adds	r4, #1
 800f22e:	42a6      	cmp	r6, r4
 800f230:	bf38      	it	cc
 800f232:	2304      	movcc	r3, #4
 800f234:	4443      	add	r3, r8
 800f236:	2200      	movs	r2, #0
 800f238:	f843 2b04 	str.w	r2, [r3], #4
 800f23c:	429f      	cmp	r7, r3
 800f23e:	d2fb      	bcs.n	800f238 <__hexnan+0xcc>
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	b91b      	cbnz	r3, 800f24c <__hexnan+0xe0>
 800f244:	4547      	cmp	r7, r8
 800f246:	d126      	bne.n	800f296 <__hexnan+0x12a>
 800f248:	2301      	movs	r3, #1
 800f24a:	603b      	str	r3, [r7, #0]
 800f24c:	2005      	movs	r0, #5
 800f24e:	e025      	b.n	800f29c <__hexnan+0x130>
 800f250:	3501      	adds	r5, #1
 800f252:	2d08      	cmp	r5, #8
 800f254:	f10b 0b01 	add.w	fp, fp, #1
 800f258:	dd06      	ble.n	800f268 <__hexnan+0xfc>
 800f25a:	4544      	cmp	r4, r8
 800f25c:	d9c3      	bls.n	800f1e6 <__hexnan+0x7a>
 800f25e:	2300      	movs	r3, #0
 800f260:	f844 3c04 	str.w	r3, [r4, #-4]
 800f264:	2501      	movs	r5, #1
 800f266:	3c04      	subs	r4, #4
 800f268:	6822      	ldr	r2, [r4, #0]
 800f26a:	f000 000f 	and.w	r0, r0, #15
 800f26e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f272:	6020      	str	r0, [r4, #0]
 800f274:	e7b7      	b.n	800f1e6 <__hexnan+0x7a>
 800f276:	2508      	movs	r5, #8
 800f278:	e7b5      	b.n	800f1e6 <__hexnan+0x7a>
 800f27a:	9b01      	ldr	r3, [sp, #4]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d0df      	beq.n	800f240 <__hexnan+0xd4>
 800f280:	f1c3 0320 	rsb	r3, r3, #32
 800f284:	f04f 32ff 	mov.w	r2, #4294967295
 800f288:	40da      	lsrs	r2, r3
 800f28a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f28e:	4013      	ands	r3, r2
 800f290:	f846 3c04 	str.w	r3, [r6, #-4]
 800f294:	e7d4      	b.n	800f240 <__hexnan+0xd4>
 800f296:	3f04      	subs	r7, #4
 800f298:	e7d2      	b.n	800f240 <__hexnan+0xd4>
 800f29a:	2004      	movs	r0, #4
 800f29c:	b007      	add	sp, #28
 800f29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800f2a4 <sbrk_aligned>:
 800f2a4:	b570      	push	{r4, r5, r6, lr}
 800f2a6:	4e0e      	ldr	r6, [pc, #56]	; (800f2e0 <sbrk_aligned+0x3c>)
 800f2a8:	460c      	mov	r4, r1
 800f2aa:	6831      	ldr	r1, [r6, #0]
 800f2ac:	4605      	mov	r5, r0
 800f2ae:	b911      	cbnz	r1, 800f2b6 <sbrk_aligned+0x12>
 800f2b0:	f000 fe1e 	bl	800fef0 <_sbrk_r>
 800f2b4:	6030      	str	r0, [r6, #0]
 800f2b6:	4621      	mov	r1, r4
 800f2b8:	4628      	mov	r0, r5
 800f2ba:	f000 fe19 	bl	800fef0 <_sbrk_r>
 800f2be:	1c43      	adds	r3, r0, #1
 800f2c0:	d00a      	beq.n	800f2d8 <sbrk_aligned+0x34>
 800f2c2:	1cc4      	adds	r4, r0, #3
 800f2c4:	f024 0403 	bic.w	r4, r4, #3
 800f2c8:	42a0      	cmp	r0, r4
 800f2ca:	d007      	beq.n	800f2dc <sbrk_aligned+0x38>
 800f2cc:	1a21      	subs	r1, r4, r0
 800f2ce:	4628      	mov	r0, r5
 800f2d0:	f000 fe0e 	bl	800fef0 <_sbrk_r>
 800f2d4:	3001      	adds	r0, #1
 800f2d6:	d101      	bne.n	800f2dc <sbrk_aligned+0x38>
 800f2d8:	f04f 34ff 	mov.w	r4, #4294967295
 800f2dc:	4620      	mov	r0, r4
 800f2de:	bd70      	pop	{r4, r5, r6, pc}
 800f2e0:	20001060 	.word	0x20001060

0800f2e4 <_malloc_r>:
 800f2e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2e8:	1ccd      	adds	r5, r1, #3
 800f2ea:	f025 0503 	bic.w	r5, r5, #3
 800f2ee:	3508      	adds	r5, #8
 800f2f0:	2d0c      	cmp	r5, #12
 800f2f2:	bf38      	it	cc
 800f2f4:	250c      	movcc	r5, #12
 800f2f6:	2d00      	cmp	r5, #0
 800f2f8:	4607      	mov	r7, r0
 800f2fa:	db01      	blt.n	800f300 <_malloc_r+0x1c>
 800f2fc:	42a9      	cmp	r1, r5
 800f2fe:	d905      	bls.n	800f30c <_malloc_r+0x28>
 800f300:	230c      	movs	r3, #12
 800f302:	603b      	str	r3, [r7, #0]
 800f304:	2600      	movs	r6, #0
 800f306:	4630      	mov	r0, r6
 800f308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f30c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f3e0 <_malloc_r+0xfc>
 800f310:	f000 f87a 	bl	800f408 <__malloc_lock>
 800f314:	f8d8 3000 	ldr.w	r3, [r8]
 800f318:	461c      	mov	r4, r3
 800f31a:	bb5c      	cbnz	r4, 800f374 <_malloc_r+0x90>
 800f31c:	4629      	mov	r1, r5
 800f31e:	4638      	mov	r0, r7
 800f320:	f7ff ffc0 	bl	800f2a4 <sbrk_aligned>
 800f324:	1c43      	adds	r3, r0, #1
 800f326:	4604      	mov	r4, r0
 800f328:	d155      	bne.n	800f3d6 <_malloc_r+0xf2>
 800f32a:	f8d8 4000 	ldr.w	r4, [r8]
 800f32e:	4626      	mov	r6, r4
 800f330:	2e00      	cmp	r6, #0
 800f332:	d145      	bne.n	800f3c0 <_malloc_r+0xdc>
 800f334:	2c00      	cmp	r4, #0
 800f336:	d048      	beq.n	800f3ca <_malloc_r+0xe6>
 800f338:	6823      	ldr	r3, [r4, #0]
 800f33a:	4631      	mov	r1, r6
 800f33c:	4638      	mov	r0, r7
 800f33e:	eb04 0903 	add.w	r9, r4, r3
 800f342:	f000 fdd5 	bl	800fef0 <_sbrk_r>
 800f346:	4581      	cmp	r9, r0
 800f348:	d13f      	bne.n	800f3ca <_malloc_r+0xe6>
 800f34a:	6821      	ldr	r1, [r4, #0]
 800f34c:	1a6d      	subs	r5, r5, r1
 800f34e:	4629      	mov	r1, r5
 800f350:	4638      	mov	r0, r7
 800f352:	f7ff ffa7 	bl	800f2a4 <sbrk_aligned>
 800f356:	3001      	adds	r0, #1
 800f358:	d037      	beq.n	800f3ca <_malloc_r+0xe6>
 800f35a:	6823      	ldr	r3, [r4, #0]
 800f35c:	442b      	add	r3, r5
 800f35e:	6023      	str	r3, [r4, #0]
 800f360:	f8d8 3000 	ldr.w	r3, [r8]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d038      	beq.n	800f3da <_malloc_r+0xf6>
 800f368:	685a      	ldr	r2, [r3, #4]
 800f36a:	42a2      	cmp	r2, r4
 800f36c:	d12b      	bne.n	800f3c6 <_malloc_r+0xe2>
 800f36e:	2200      	movs	r2, #0
 800f370:	605a      	str	r2, [r3, #4]
 800f372:	e00f      	b.n	800f394 <_malloc_r+0xb0>
 800f374:	6822      	ldr	r2, [r4, #0]
 800f376:	1b52      	subs	r2, r2, r5
 800f378:	d41f      	bmi.n	800f3ba <_malloc_r+0xd6>
 800f37a:	2a0b      	cmp	r2, #11
 800f37c:	d917      	bls.n	800f3ae <_malloc_r+0xca>
 800f37e:	1961      	adds	r1, r4, r5
 800f380:	42a3      	cmp	r3, r4
 800f382:	6025      	str	r5, [r4, #0]
 800f384:	bf18      	it	ne
 800f386:	6059      	strne	r1, [r3, #4]
 800f388:	6863      	ldr	r3, [r4, #4]
 800f38a:	bf08      	it	eq
 800f38c:	f8c8 1000 	streq.w	r1, [r8]
 800f390:	5162      	str	r2, [r4, r5]
 800f392:	604b      	str	r3, [r1, #4]
 800f394:	4638      	mov	r0, r7
 800f396:	f104 060b 	add.w	r6, r4, #11
 800f39a:	f000 f83b 	bl	800f414 <__malloc_unlock>
 800f39e:	f026 0607 	bic.w	r6, r6, #7
 800f3a2:	1d23      	adds	r3, r4, #4
 800f3a4:	1af2      	subs	r2, r6, r3
 800f3a6:	d0ae      	beq.n	800f306 <_malloc_r+0x22>
 800f3a8:	1b9b      	subs	r3, r3, r6
 800f3aa:	50a3      	str	r3, [r4, r2]
 800f3ac:	e7ab      	b.n	800f306 <_malloc_r+0x22>
 800f3ae:	42a3      	cmp	r3, r4
 800f3b0:	6862      	ldr	r2, [r4, #4]
 800f3b2:	d1dd      	bne.n	800f370 <_malloc_r+0x8c>
 800f3b4:	f8c8 2000 	str.w	r2, [r8]
 800f3b8:	e7ec      	b.n	800f394 <_malloc_r+0xb0>
 800f3ba:	4623      	mov	r3, r4
 800f3bc:	6864      	ldr	r4, [r4, #4]
 800f3be:	e7ac      	b.n	800f31a <_malloc_r+0x36>
 800f3c0:	4634      	mov	r4, r6
 800f3c2:	6876      	ldr	r6, [r6, #4]
 800f3c4:	e7b4      	b.n	800f330 <_malloc_r+0x4c>
 800f3c6:	4613      	mov	r3, r2
 800f3c8:	e7cc      	b.n	800f364 <_malloc_r+0x80>
 800f3ca:	230c      	movs	r3, #12
 800f3cc:	603b      	str	r3, [r7, #0]
 800f3ce:	4638      	mov	r0, r7
 800f3d0:	f000 f820 	bl	800f414 <__malloc_unlock>
 800f3d4:	e797      	b.n	800f306 <_malloc_r+0x22>
 800f3d6:	6025      	str	r5, [r4, #0]
 800f3d8:	e7dc      	b.n	800f394 <_malloc_r+0xb0>
 800f3da:	605b      	str	r3, [r3, #4]
 800f3dc:	deff      	udf	#255	; 0xff
 800f3de:	bf00      	nop
 800f3e0:	2000105c 	.word	0x2000105c

0800f3e4 <__ascii_mbtowc>:
 800f3e4:	b082      	sub	sp, #8
 800f3e6:	b901      	cbnz	r1, 800f3ea <__ascii_mbtowc+0x6>
 800f3e8:	a901      	add	r1, sp, #4
 800f3ea:	b142      	cbz	r2, 800f3fe <__ascii_mbtowc+0x1a>
 800f3ec:	b14b      	cbz	r3, 800f402 <__ascii_mbtowc+0x1e>
 800f3ee:	7813      	ldrb	r3, [r2, #0]
 800f3f0:	600b      	str	r3, [r1, #0]
 800f3f2:	7812      	ldrb	r2, [r2, #0]
 800f3f4:	1e10      	subs	r0, r2, #0
 800f3f6:	bf18      	it	ne
 800f3f8:	2001      	movne	r0, #1
 800f3fa:	b002      	add	sp, #8
 800f3fc:	4770      	bx	lr
 800f3fe:	4610      	mov	r0, r2
 800f400:	e7fb      	b.n	800f3fa <__ascii_mbtowc+0x16>
 800f402:	f06f 0001 	mvn.w	r0, #1
 800f406:	e7f8      	b.n	800f3fa <__ascii_mbtowc+0x16>

0800f408 <__malloc_lock>:
 800f408:	4801      	ldr	r0, [pc, #4]	; (800f410 <__malloc_lock+0x8>)
 800f40a:	f7ff bb96 	b.w	800eb3a <__retarget_lock_acquire_recursive>
 800f40e:	bf00      	nop
 800f410:	20001058 	.word	0x20001058

0800f414 <__malloc_unlock>:
 800f414:	4801      	ldr	r0, [pc, #4]	; (800f41c <__malloc_unlock+0x8>)
 800f416:	f7ff bb91 	b.w	800eb3c <__retarget_lock_release_recursive>
 800f41a:	bf00      	nop
 800f41c:	20001058 	.word	0x20001058

0800f420 <_Balloc>:
 800f420:	b570      	push	{r4, r5, r6, lr}
 800f422:	69c6      	ldr	r6, [r0, #28]
 800f424:	4604      	mov	r4, r0
 800f426:	460d      	mov	r5, r1
 800f428:	b976      	cbnz	r6, 800f448 <_Balloc+0x28>
 800f42a:	2010      	movs	r0, #16
 800f42c:	f000 fda4 	bl	800ff78 <malloc>
 800f430:	4602      	mov	r2, r0
 800f432:	61e0      	str	r0, [r4, #28]
 800f434:	b920      	cbnz	r0, 800f440 <_Balloc+0x20>
 800f436:	4b18      	ldr	r3, [pc, #96]	; (800f498 <_Balloc+0x78>)
 800f438:	4818      	ldr	r0, [pc, #96]	; (800f49c <_Balloc+0x7c>)
 800f43a:	216b      	movs	r1, #107	; 0x6b
 800f43c:	f000 fd68 	bl	800ff10 <__assert_func>
 800f440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f444:	6006      	str	r6, [r0, #0]
 800f446:	60c6      	str	r6, [r0, #12]
 800f448:	69e6      	ldr	r6, [r4, #28]
 800f44a:	68f3      	ldr	r3, [r6, #12]
 800f44c:	b183      	cbz	r3, 800f470 <_Balloc+0x50>
 800f44e:	69e3      	ldr	r3, [r4, #28]
 800f450:	68db      	ldr	r3, [r3, #12]
 800f452:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f456:	b9b8      	cbnz	r0, 800f488 <_Balloc+0x68>
 800f458:	2101      	movs	r1, #1
 800f45a:	fa01 f605 	lsl.w	r6, r1, r5
 800f45e:	1d72      	adds	r2, r6, #5
 800f460:	0092      	lsls	r2, r2, #2
 800f462:	4620      	mov	r0, r4
 800f464:	f000 fd72 	bl	800ff4c <_calloc_r>
 800f468:	b160      	cbz	r0, 800f484 <_Balloc+0x64>
 800f46a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f46e:	e00e      	b.n	800f48e <_Balloc+0x6e>
 800f470:	2221      	movs	r2, #33	; 0x21
 800f472:	2104      	movs	r1, #4
 800f474:	4620      	mov	r0, r4
 800f476:	f000 fd69 	bl	800ff4c <_calloc_r>
 800f47a:	69e3      	ldr	r3, [r4, #28]
 800f47c:	60f0      	str	r0, [r6, #12]
 800f47e:	68db      	ldr	r3, [r3, #12]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d1e4      	bne.n	800f44e <_Balloc+0x2e>
 800f484:	2000      	movs	r0, #0
 800f486:	bd70      	pop	{r4, r5, r6, pc}
 800f488:	6802      	ldr	r2, [r0, #0]
 800f48a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f48e:	2300      	movs	r3, #0
 800f490:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f494:	e7f7      	b.n	800f486 <_Balloc+0x66>
 800f496:	bf00      	nop
 800f498:	08010e29 	.word	0x08010e29
 800f49c:	08010e40 	.word	0x08010e40

0800f4a0 <_Bfree>:
 800f4a0:	b570      	push	{r4, r5, r6, lr}
 800f4a2:	69c6      	ldr	r6, [r0, #28]
 800f4a4:	4605      	mov	r5, r0
 800f4a6:	460c      	mov	r4, r1
 800f4a8:	b976      	cbnz	r6, 800f4c8 <_Bfree+0x28>
 800f4aa:	2010      	movs	r0, #16
 800f4ac:	f000 fd64 	bl	800ff78 <malloc>
 800f4b0:	4602      	mov	r2, r0
 800f4b2:	61e8      	str	r0, [r5, #28]
 800f4b4:	b920      	cbnz	r0, 800f4c0 <_Bfree+0x20>
 800f4b6:	4b09      	ldr	r3, [pc, #36]	; (800f4dc <_Bfree+0x3c>)
 800f4b8:	4809      	ldr	r0, [pc, #36]	; (800f4e0 <_Bfree+0x40>)
 800f4ba:	218f      	movs	r1, #143	; 0x8f
 800f4bc:	f000 fd28 	bl	800ff10 <__assert_func>
 800f4c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f4c4:	6006      	str	r6, [r0, #0]
 800f4c6:	60c6      	str	r6, [r0, #12]
 800f4c8:	b13c      	cbz	r4, 800f4da <_Bfree+0x3a>
 800f4ca:	69eb      	ldr	r3, [r5, #28]
 800f4cc:	6862      	ldr	r2, [r4, #4]
 800f4ce:	68db      	ldr	r3, [r3, #12]
 800f4d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f4d4:	6021      	str	r1, [r4, #0]
 800f4d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f4da:	bd70      	pop	{r4, r5, r6, pc}
 800f4dc:	08010e29 	.word	0x08010e29
 800f4e0:	08010e40 	.word	0x08010e40

0800f4e4 <__multadd>:
 800f4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4e8:	690d      	ldr	r5, [r1, #16]
 800f4ea:	4607      	mov	r7, r0
 800f4ec:	460c      	mov	r4, r1
 800f4ee:	461e      	mov	r6, r3
 800f4f0:	f101 0c14 	add.w	ip, r1, #20
 800f4f4:	2000      	movs	r0, #0
 800f4f6:	f8dc 3000 	ldr.w	r3, [ip]
 800f4fa:	b299      	uxth	r1, r3
 800f4fc:	fb02 6101 	mla	r1, r2, r1, r6
 800f500:	0c1e      	lsrs	r6, r3, #16
 800f502:	0c0b      	lsrs	r3, r1, #16
 800f504:	fb02 3306 	mla	r3, r2, r6, r3
 800f508:	b289      	uxth	r1, r1
 800f50a:	3001      	adds	r0, #1
 800f50c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f510:	4285      	cmp	r5, r0
 800f512:	f84c 1b04 	str.w	r1, [ip], #4
 800f516:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f51a:	dcec      	bgt.n	800f4f6 <__multadd+0x12>
 800f51c:	b30e      	cbz	r6, 800f562 <__multadd+0x7e>
 800f51e:	68a3      	ldr	r3, [r4, #8]
 800f520:	42ab      	cmp	r3, r5
 800f522:	dc19      	bgt.n	800f558 <__multadd+0x74>
 800f524:	6861      	ldr	r1, [r4, #4]
 800f526:	4638      	mov	r0, r7
 800f528:	3101      	adds	r1, #1
 800f52a:	f7ff ff79 	bl	800f420 <_Balloc>
 800f52e:	4680      	mov	r8, r0
 800f530:	b928      	cbnz	r0, 800f53e <__multadd+0x5a>
 800f532:	4602      	mov	r2, r0
 800f534:	4b0c      	ldr	r3, [pc, #48]	; (800f568 <__multadd+0x84>)
 800f536:	480d      	ldr	r0, [pc, #52]	; (800f56c <__multadd+0x88>)
 800f538:	21ba      	movs	r1, #186	; 0xba
 800f53a:	f000 fce9 	bl	800ff10 <__assert_func>
 800f53e:	6922      	ldr	r2, [r4, #16]
 800f540:	3202      	adds	r2, #2
 800f542:	f104 010c 	add.w	r1, r4, #12
 800f546:	0092      	lsls	r2, r2, #2
 800f548:	300c      	adds	r0, #12
 800f54a:	f7ff faf8 	bl	800eb3e <memcpy>
 800f54e:	4621      	mov	r1, r4
 800f550:	4638      	mov	r0, r7
 800f552:	f7ff ffa5 	bl	800f4a0 <_Bfree>
 800f556:	4644      	mov	r4, r8
 800f558:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f55c:	3501      	adds	r5, #1
 800f55e:	615e      	str	r6, [r3, #20]
 800f560:	6125      	str	r5, [r4, #16]
 800f562:	4620      	mov	r0, r4
 800f564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f568:	08010db8 	.word	0x08010db8
 800f56c:	08010e40 	.word	0x08010e40

0800f570 <__s2b>:
 800f570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f574:	460c      	mov	r4, r1
 800f576:	4615      	mov	r5, r2
 800f578:	461f      	mov	r7, r3
 800f57a:	2209      	movs	r2, #9
 800f57c:	3308      	adds	r3, #8
 800f57e:	4606      	mov	r6, r0
 800f580:	fb93 f3f2 	sdiv	r3, r3, r2
 800f584:	2100      	movs	r1, #0
 800f586:	2201      	movs	r2, #1
 800f588:	429a      	cmp	r2, r3
 800f58a:	db09      	blt.n	800f5a0 <__s2b+0x30>
 800f58c:	4630      	mov	r0, r6
 800f58e:	f7ff ff47 	bl	800f420 <_Balloc>
 800f592:	b940      	cbnz	r0, 800f5a6 <__s2b+0x36>
 800f594:	4602      	mov	r2, r0
 800f596:	4b19      	ldr	r3, [pc, #100]	; (800f5fc <__s2b+0x8c>)
 800f598:	4819      	ldr	r0, [pc, #100]	; (800f600 <__s2b+0x90>)
 800f59a:	21d3      	movs	r1, #211	; 0xd3
 800f59c:	f000 fcb8 	bl	800ff10 <__assert_func>
 800f5a0:	0052      	lsls	r2, r2, #1
 800f5a2:	3101      	adds	r1, #1
 800f5a4:	e7f0      	b.n	800f588 <__s2b+0x18>
 800f5a6:	9b08      	ldr	r3, [sp, #32]
 800f5a8:	6143      	str	r3, [r0, #20]
 800f5aa:	2d09      	cmp	r5, #9
 800f5ac:	f04f 0301 	mov.w	r3, #1
 800f5b0:	6103      	str	r3, [r0, #16]
 800f5b2:	dd16      	ble.n	800f5e2 <__s2b+0x72>
 800f5b4:	f104 0909 	add.w	r9, r4, #9
 800f5b8:	46c8      	mov	r8, r9
 800f5ba:	442c      	add	r4, r5
 800f5bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f5c0:	4601      	mov	r1, r0
 800f5c2:	3b30      	subs	r3, #48	; 0x30
 800f5c4:	220a      	movs	r2, #10
 800f5c6:	4630      	mov	r0, r6
 800f5c8:	f7ff ff8c 	bl	800f4e4 <__multadd>
 800f5cc:	45a0      	cmp	r8, r4
 800f5ce:	d1f5      	bne.n	800f5bc <__s2b+0x4c>
 800f5d0:	f1a5 0408 	sub.w	r4, r5, #8
 800f5d4:	444c      	add	r4, r9
 800f5d6:	1b2d      	subs	r5, r5, r4
 800f5d8:	1963      	adds	r3, r4, r5
 800f5da:	42bb      	cmp	r3, r7
 800f5dc:	db04      	blt.n	800f5e8 <__s2b+0x78>
 800f5de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5e2:	340a      	adds	r4, #10
 800f5e4:	2509      	movs	r5, #9
 800f5e6:	e7f6      	b.n	800f5d6 <__s2b+0x66>
 800f5e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f5ec:	4601      	mov	r1, r0
 800f5ee:	3b30      	subs	r3, #48	; 0x30
 800f5f0:	220a      	movs	r2, #10
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	f7ff ff76 	bl	800f4e4 <__multadd>
 800f5f8:	e7ee      	b.n	800f5d8 <__s2b+0x68>
 800f5fa:	bf00      	nop
 800f5fc:	08010db8 	.word	0x08010db8
 800f600:	08010e40 	.word	0x08010e40

0800f604 <__hi0bits>:
 800f604:	0c03      	lsrs	r3, r0, #16
 800f606:	041b      	lsls	r3, r3, #16
 800f608:	b9d3      	cbnz	r3, 800f640 <__hi0bits+0x3c>
 800f60a:	0400      	lsls	r0, r0, #16
 800f60c:	2310      	movs	r3, #16
 800f60e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f612:	bf04      	itt	eq
 800f614:	0200      	lsleq	r0, r0, #8
 800f616:	3308      	addeq	r3, #8
 800f618:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f61c:	bf04      	itt	eq
 800f61e:	0100      	lsleq	r0, r0, #4
 800f620:	3304      	addeq	r3, #4
 800f622:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f626:	bf04      	itt	eq
 800f628:	0080      	lsleq	r0, r0, #2
 800f62a:	3302      	addeq	r3, #2
 800f62c:	2800      	cmp	r0, #0
 800f62e:	db05      	blt.n	800f63c <__hi0bits+0x38>
 800f630:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f634:	f103 0301 	add.w	r3, r3, #1
 800f638:	bf08      	it	eq
 800f63a:	2320      	moveq	r3, #32
 800f63c:	4618      	mov	r0, r3
 800f63e:	4770      	bx	lr
 800f640:	2300      	movs	r3, #0
 800f642:	e7e4      	b.n	800f60e <__hi0bits+0xa>

0800f644 <__lo0bits>:
 800f644:	6803      	ldr	r3, [r0, #0]
 800f646:	f013 0207 	ands.w	r2, r3, #7
 800f64a:	d00c      	beq.n	800f666 <__lo0bits+0x22>
 800f64c:	07d9      	lsls	r1, r3, #31
 800f64e:	d422      	bmi.n	800f696 <__lo0bits+0x52>
 800f650:	079a      	lsls	r2, r3, #30
 800f652:	bf49      	itett	mi
 800f654:	085b      	lsrmi	r3, r3, #1
 800f656:	089b      	lsrpl	r3, r3, #2
 800f658:	6003      	strmi	r3, [r0, #0]
 800f65a:	2201      	movmi	r2, #1
 800f65c:	bf5c      	itt	pl
 800f65e:	6003      	strpl	r3, [r0, #0]
 800f660:	2202      	movpl	r2, #2
 800f662:	4610      	mov	r0, r2
 800f664:	4770      	bx	lr
 800f666:	b299      	uxth	r1, r3
 800f668:	b909      	cbnz	r1, 800f66e <__lo0bits+0x2a>
 800f66a:	0c1b      	lsrs	r3, r3, #16
 800f66c:	2210      	movs	r2, #16
 800f66e:	b2d9      	uxtb	r1, r3
 800f670:	b909      	cbnz	r1, 800f676 <__lo0bits+0x32>
 800f672:	3208      	adds	r2, #8
 800f674:	0a1b      	lsrs	r3, r3, #8
 800f676:	0719      	lsls	r1, r3, #28
 800f678:	bf04      	itt	eq
 800f67a:	091b      	lsreq	r3, r3, #4
 800f67c:	3204      	addeq	r2, #4
 800f67e:	0799      	lsls	r1, r3, #30
 800f680:	bf04      	itt	eq
 800f682:	089b      	lsreq	r3, r3, #2
 800f684:	3202      	addeq	r2, #2
 800f686:	07d9      	lsls	r1, r3, #31
 800f688:	d403      	bmi.n	800f692 <__lo0bits+0x4e>
 800f68a:	085b      	lsrs	r3, r3, #1
 800f68c:	f102 0201 	add.w	r2, r2, #1
 800f690:	d003      	beq.n	800f69a <__lo0bits+0x56>
 800f692:	6003      	str	r3, [r0, #0]
 800f694:	e7e5      	b.n	800f662 <__lo0bits+0x1e>
 800f696:	2200      	movs	r2, #0
 800f698:	e7e3      	b.n	800f662 <__lo0bits+0x1e>
 800f69a:	2220      	movs	r2, #32
 800f69c:	e7e1      	b.n	800f662 <__lo0bits+0x1e>
	...

0800f6a0 <__i2b>:
 800f6a0:	b510      	push	{r4, lr}
 800f6a2:	460c      	mov	r4, r1
 800f6a4:	2101      	movs	r1, #1
 800f6a6:	f7ff febb 	bl	800f420 <_Balloc>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	b928      	cbnz	r0, 800f6ba <__i2b+0x1a>
 800f6ae:	4b05      	ldr	r3, [pc, #20]	; (800f6c4 <__i2b+0x24>)
 800f6b0:	4805      	ldr	r0, [pc, #20]	; (800f6c8 <__i2b+0x28>)
 800f6b2:	f240 1145 	movw	r1, #325	; 0x145
 800f6b6:	f000 fc2b 	bl	800ff10 <__assert_func>
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	6144      	str	r4, [r0, #20]
 800f6be:	6103      	str	r3, [r0, #16]
 800f6c0:	bd10      	pop	{r4, pc}
 800f6c2:	bf00      	nop
 800f6c4:	08010db8 	.word	0x08010db8
 800f6c8:	08010e40 	.word	0x08010e40

0800f6cc <__multiply>:
 800f6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6d0:	4691      	mov	r9, r2
 800f6d2:	690a      	ldr	r2, [r1, #16]
 800f6d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f6d8:	429a      	cmp	r2, r3
 800f6da:	bfb8      	it	lt
 800f6dc:	460b      	movlt	r3, r1
 800f6de:	460c      	mov	r4, r1
 800f6e0:	bfbc      	itt	lt
 800f6e2:	464c      	movlt	r4, r9
 800f6e4:	4699      	movlt	r9, r3
 800f6e6:	6927      	ldr	r7, [r4, #16]
 800f6e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f6ec:	68a3      	ldr	r3, [r4, #8]
 800f6ee:	6861      	ldr	r1, [r4, #4]
 800f6f0:	eb07 060a 	add.w	r6, r7, sl
 800f6f4:	42b3      	cmp	r3, r6
 800f6f6:	b085      	sub	sp, #20
 800f6f8:	bfb8      	it	lt
 800f6fa:	3101      	addlt	r1, #1
 800f6fc:	f7ff fe90 	bl	800f420 <_Balloc>
 800f700:	b930      	cbnz	r0, 800f710 <__multiply+0x44>
 800f702:	4602      	mov	r2, r0
 800f704:	4b44      	ldr	r3, [pc, #272]	; (800f818 <__multiply+0x14c>)
 800f706:	4845      	ldr	r0, [pc, #276]	; (800f81c <__multiply+0x150>)
 800f708:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800f70c:	f000 fc00 	bl	800ff10 <__assert_func>
 800f710:	f100 0514 	add.w	r5, r0, #20
 800f714:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f718:	462b      	mov	r3, r5
 800f71a:	2200      	movs	r2, #0
 800f71c:	4543      	cmp	r3, r8
 800f71e:	d321      	bcc.n	800f764 <__multiply+0x98>
 800f720:	f104 0314 	add.w	r3, r4, #20
 800f724:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f728:	f109 0314 	add.w	r3, r9, #20
 800f72c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f730:	9202      	str	r2, [sp, #8]
 800f732:	1b3a      	subs	r2, r7, r4
 800f734:	3a15      	subs	r2, #21
 800f736:	f022 0203 	bic.w	r2, r2, #3
 800f73a:	3204      	adds	r2, #4
 800f73c:	f104 0115 	add.w	r1, r4, #21
 800f740:	428f      	cmp	r7, r1
 800f742:	bf38      	it	cc
 800f744:	2204      	movcc	r2, #4
 800f746:	9201      	str	r2, [sp, #4]
 800f748:	9a02      	ldr	r2, [sp, #8]
 800f74a:	9303      	str	r3, [sp, #12]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d80c      	bhi.n	800f76a <__multiply+0x9e>
 800f750:	2e00      	cmp	r6, #0
 800f752:	dd03      	ble.n	800f75c <__multiply+0x90>
 800f754:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d05b      	beq.n	800f814 <__multiply+0x148>
 800f75c:	6106      	str	r6, [r0, #16]
 800f75e:	b005      	add	sp, #20
 800f760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f764:	f843 2b04 	str.w	r2, [r3], #4
 800f768:	e7d8      	b.n	800f71c <__multiply+0x50>
 800f76a:	f8b3 a000 	ldrh.w	sl, [r3]
 800f76e:	f1ba 0f00 	cmp.w	sl, #0
 800f772:	d024      	beq.n	800f7be <__multiply+0xf2>
 800f774:	f104 0e14 	add.w	lr, r4, #20
 800f778:	46a9      	mov	r9, r5
 800f77a:	f04f 0c00 	mov.w	ip, #0
 800f77e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f782:	f8d9 1000 	ldr.w	r1, [r9]
 800f786:	fa1f fb82 	uxth.w	fp, r2
 800f78a:	b289      	uxth	r1, r1
 800f78c:	fb0a 110b 	mla	r1, sl, fp, r1
 800f790:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f794:	f8d9 2000 	ldr.w	r2, [r9]
 800f798:	4461      	add	r1, ip
 800f79a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f79e:	fb0a c20b 	mla	r2, sl, fp, ip
 800f7a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f7a6:	b289      	uxth	r1, r1
 800f7a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f7ac:	4577      	cmp	r7, lr
 800f7ae:	f849 1b04 	str.w	r1, [r9], #4
 800f7b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f7b6:	d8e2      	bhi.n	800f77e <__multiply+0xb2>
 800f7b8:	9a01      	ldr	r2, [sp, #4]
 800f7ba:	f845 c002 	str.w	ip, [r5, r2]
 800f7be:	9a03      	ldr	r2, [sp, #12]
 800f7c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f7c4:	3304      	adds	r3, #4
 800f7c6:	f1b9 0f00 	cmp.w	r9, #0
 800f7ca:	d021      	beq.n	800f810 <__multiply+0x144>
 800f7cc:	6829      	ldr	r1, [r5, #0]
 800f7ce:	f104 0c14 	add.w	ip, r4, #20
 800f7d2:	46ae      	mov	lr, r5
 800f7d4:	f04f 0a00 	mov.w	sl, #0
 800f7d8:	f8bc b000 	ldrh.w	fp, [ip]
 800f7dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f7e0:	fb09 220b 	mla	r2, r9, fp, r2
 800f7e4:	4452      	add	r2, sl
 800f7e6:	b289      	uxth	r1, r1
 800f7e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f7ec:	f84e 1b04 	str.w	r1, [lr], #4
 800f7f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f7f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f7f8:	f8be 1000 	ldrh.w	r1, [lr]
 800f7fc:	fb09 110a 	mla	r1, r9, sl, r1
 800f800:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800f804:	4567      	cmp	r7, ip
 800f806:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f80a:	d8e5      	bhi.n	800f7d8 <__multiply+0x10c>
 800f80c:	9a01      	ldr	r2, [sp, #4]
 800f80e:	50a9      	str	r1, [r5, r2]
 800f810:	3504      	adds	r5, #4
 800f812:	e799      	b.n	800f748 <__multiply+0x7c>
 800f814:	3e01      	subs	r6, #1
 800f816:	e79b      	b.n	800f750 <__multiply+0x84>
 800f818:	08010db8 	.word	0x08010db8
 800f81c:	08010e40 	.word	0x08010e40

0800f820 <__pow5mult>:
 800f820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f824:	4615      	mov	r5, r2
 800f826:	f012 0203 	ands.w	r2, r2, #3
 800f82a:	4606      	mov	r6, r0
 800f82c:	460f      	mov	r7, r1
 800f82e:	d007      	beq.n	800f840 <__pow5mult+0x20>
 800f830:	4c25      	ldr	r4, [pc, #148]	; (800f8c8 <__pow5mult+0xa8>)
 800f832:	3a01      	subs	r2, #1
 800f834:	2300      	movs	r3, #0
 800f836:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f83a:	f7ff fe53 	bl	800f4e4 <__multadd>
 800f83e:	4607      	mov	r7, r0
 800f840:	10ad      	asrs	r5, r5, #2
 800f842:	d03d      	beq.n	800f8c0 <__pow5mult+0xa0>
 800f844:	69f4      	ldr	r4, [r6, #28]
 800f846:	b97c      	cbnz	r4, 800f868 <__pow5mult+0x48>
 800f848:	2010      	movs	r0, #16
 800f84a:	f000 fb95 	bl	800ff78 <malloc>
 800f84e:	4602      	mov	r2, r0
 800f850:	61f0      	str	r0, [r6, #28]
 800f852:	b928      	cbnz	r0, 800f860 <__pow5mult+0x40>
 800f854:	4b1d      	ldr	r3, [pc, #116]	; (800f8cc <__pow5mult+0xac>)
 800f856:	481e      	ldr	r0, [pc, #120]	; (800f8d0 <__pow5mult+0xb0>)
 800f858:	f240 11b3 	movw	r1, #435	; 0x1b3
 800f85c:	f000 fb58 	bl	800ff10 <__assert_func>
 800f860:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f864:	6004      	str	r4, [r0, #0]
 800f866:	60c4      	str	r4, [r0, #12]
 800f868:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800f86c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f870:	b94c      	cbnz	r4, 800f886 <__pow5mult+0x66>
 800f872:	f240 2171 	movw	r1, #625	; 0x271
 800f876:	4630      	mov	r0, r6
 800f878:	f7ff ff12 	bl	800f6a0 <__i2b>
 800f87c:	2300      	movs	r3, #0
 800f87e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f882:	4604      	mov	r4, r0
 800f884:	6003      	str	r3, [r0, #0]
 800f886:	f04f 0900 	mov.w	r9, #0
 800f88a:	07eb      	lsls	r3, r5, #31
 800f88c:	d50a      	bpl.n	800f8a4 <__pow5mult+0x84>
 800f88e:	4639      	mov	r1, r7
 800f890:	4622      	mov	r2, r4
 800f892:	4630      	mov	r0, r6
 800f894:	f7ff ff1a 	bl	800f6cc <__multiply>
 800f898:	4639      	mov	r1, r7
 800f89a:	4680      	mov	r8, r0
 800f89c:	4630      	mov	r0, r6
 800f89e:	f7ff fdff 	bl	800f4a0 <_Bfree>
 800f8a2:	4647      	mov	r7, r8
 800f8a4:	106d      	asrs	r5, r5, #1
 800f8a6:	d00b      	beq.n	800f8c0 <__pow5mult+0xa0>
 800f8a8:	6820      	ldr	r0, [r4, #0]
 800f8aa:	b938      	cbnz	r0, 800f8bc <__pow5mult+0x9c>
 800f8ac:	4622      	mov	r2, r4
 800f8ae:	4621      	mov	r1, r4
 800f8b0:	4630      	mov	r0, r6
 800f8b2:	f7ff ff0b 	bl	800f6cc <__multiply>
 800f8b6:	6020      	str	r0, [r4, #0]
 800f8b8:	f8c0 9000 	str.w	r9, [r0]
 800f8bc:	4604      	mov	r4, r0
 800f8be:	e7e4      	b.n	800f88a <__pow5mult+0x6a>
 800f8c0:	4638      	mov	r0, r7
 800f8c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8c6:	bf00      	nop
 800f8c8:	08010f90 	.word	0x08010f90
 800f8cc:	08010e29 	.word	0x08010e29
 800f8d0:	08010e40 	.word	0x08010e40

0800f8d4 <__lshift>:
 800f8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8d8:	460c      	mov	r4, r1
 800f8da:	6849      	ldr	r1, [r1, #4]
 800f8dc:	6923      	ldr	r3, [r4, #16]
 800f8de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f8e2:	68a3      	ldr	r3, [r4, #8]
 800f8e4:	4607      	mov	r7, r0
 800f8e6:	4691      	mov	r9, r2
 800f8e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f8ec:	f108 0601 	add.w	r6, r8, #1
 800f8f0:	42b3      	cmp	r3, r6
 800f8f2:	db0b      	blt.n	800f90c <__lshift+0x38>
 800f8f4:	4638      	mov	r0, r7
 800f8f6:	f7ff fd93 	bl	800f420 <_Balloc>
 800f8fa:	4605      	mov	r5, r0
 800f8fc:	b948      	cbnz	r0, 800f912 <__lshift+0x3e>
 800f8fe:	4602      	mov	r2, r0
 800f900:	4b28      	ldr	r3, [pc, #160]	; (800f9a4 <__lshift+0xd0>)
 800f902:	4829      	ldr	r0, [pc, #164]	; (800f9a8 <__lshift+0xd4>)
 800f904:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800f908:	f000 fb02 	bl	800ff10 <__assert_func>
 800f90c:	3101      	adds	r1, #1
 800f90e:	005b      	lsls	r3, r3, #1
 800f910:	e7ee      	b.n	800f8f0 <__lshift+0x1c>
 800f912:	2300      	movs	r3, #0
 800f914:	f100 0114 	add.w	r1, r0, #20
 800f918:	f100 0210 	add.w	r2, r0, #16
 800f91c:	4618      	mov	r0, r3
 800f91e:	4553      	cmp	r3, sl
 800f920:	db33      	blt.n	800f98a <__lshift+0xb6>
 800f922:	6920      	ldr	r0, [r4, #16]
 800f924:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f928:	f104 0314 	add.w	r3, r4, #20
 800f92c:	f019 091f 	ands.w	r9, r9, #31
 800f930:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f934:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f938:	d02b      	beq.n	800f992 <__lshift+0xbe>
 800f93a:	f1c9 0e20 	rsb	lr, r9, #32
 800f93e:	468a      	mov	sl, r1
 800f940:	2200      	movs	r2, #0
 800f942:	6818      	ldr	r0, [r3, #0]
 800f944:	fa00 f009 	lsl.w	r0, r0, r9
 800f948:	4310      	orrs	r0, r2
 800f94a:	f84a 0b04 	str.w	r0, [sl], #4
 800f94e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f952:	459c      	cmp	ip, r3
 800f954:	fa22 f20e 	lsr.w	r2, r2, lr
 800f958:	d8f3      	bhi.n	800f942 <__lshift+0x6e>
 800f95a:	ebac 0304 	sub.w	r3, ip, r4
 800f95e:	3b15      	subs	r3, #21
 800f960:	f023 0303 	bic.w	r3, r3, #3
 800f964:	3304      	adds	r3, #4
 800f966:	f104 0015 	add.w	r0, r4, #21
 800f96a:	4584      	cmp	ip, r0
 800f96c:	bf38      	it	cc
 800f96e:	2304      	movcc	r3, #4
 800f970:	50ca      	str	r2, [r1, r3]
 800f972:	b10a      	cbz	r2, 800f978 <__lshift+0xa4>
 800f974:	f108 0602 	add.w	r6, r8, #2
 800f978:	3e01      	subs	r6, #1
 800f97a:	4638      	mov	r0, r7
 800f97c:	612e      	str	r6, [r5, #16]
 800f97e:	4621      	mov	r1, r4
 800f980:	f7ff fd8e 	bl	800f4a0 <_Bfree>
 800f984:	4628      	mov	r0, r5
 800f986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f98a:	f842 0f04 	str.w	r0, [r2, #4]!
 800f98e:	3301      	adds	r3, #1
 800f990:	e7c5      	b.n	800f91e <__lshift+0x4a>
 800f992:	3904      	subs	r1, #4
 800f994:	f853 2b04 	ldr.w	r2, [r3], #4
 800f998:	f841 2f04 	str.w	r2, [r1, #4]!
 800f99c:	459c      	cmp	ip, r3
 800f99e:	d8f9      	bhi.n	800f994 <__lshift+0xc0>
 800f9a0:	e7ea      	b.n	800f978 <__lshift+0xa4>
 800f9a2:	bf00      	nop
 800f9a4:	08010db8 	.word	0x08010db8
 800f9a8:	08010e40 	.word	0x08010e40

0800f9ac <__mcmp>:
 800f9ac:	b530      	push	{r4, r5, lr}
 800f9ae:	6902      	ldr	r2, [r0, #16]
 800f9b0:	690c      	ldr	r4, [r1, #16]
 800f9b2:	1b12      	subs	r2, r2, r4
 800f9b4:	d10e      	bne.n	800f9d4 <__mcmp+0x28>
 800f9b6:	f100 0314 	add.w	r3, r0, #20
 800f9ba:	3114      	adds	r1, #20
 800f9bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f9c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f9c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f9c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f9cc:	42a5      	cmp	r5, r4
 800f9ce:	d003      	beq.n	800f9d8 <__mcmp+0x2c>
 800f9d0:	d305      	bcc.n	800f9de <__mcmp+0x32>
 800f9d2:	2201      	movs	r2, #1
 800f9d4:	4610      	mov	r0, r2
 800f9d6:	bd30      	pop	{r4, r5, pc}
 800f9d8:	4283      	cmp	r3, r0
 800f9da:	d3f3      	bcc.n	800f9c4 <__mcmp+0x18>
 800f9dc:	e7fa      	b.n	800f9d4 <__mcmp+0x28>
 800f9de:	f04f 32ff 	mov.w	r2, #4294967295
 800f9e2:	e7f7      	b.n	800f9d4 <__mcmp+0x28>

0800f9e4 <__mdiff>:
 800f9e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e8:	460c      	mov	r4, r1
 800f9ea:	4606      	mov	r6, r0
 800f9ec:	4611      	mov	r1, r2
 800f9ee:	4620      	mov	r0, r4
 800f9f0:	4690      	mov	r8, r2
 800f9f2:	f7ff ffdb 	bl	800f9ac <__mcmp>
 800f9f6:	1e05      	subs	r5, r0, #0
 800f9f8:	d110      	bne.n	800fa1c <__mdiff+0x38>
 800f9fa:	4629      	mov	r1, r5
 800f9fc:	4630      	mov	r0, r6
 800f9fe:	f7ff fd0f 	bl	800f420 <_Balloc>
 800fa02:	b930      	cbnz	r0, 800fa12 <__mdiff+0x2e>
 800fa04:	4b3a      	ldr	r3, [pc, #232]	; (800faf0 <__mdiff+0x10c>)
 800fa06:	4602      	mov	r2, r0
 800fa08:	f240 2137 	movw	r1, #567	; 0x237
 800fa0c:	4839      	ldr	r0, [pc, #228]	; (800faf4 <__mdiff+0x110>)
 800fa0e:	f000 fa7f 	bl	800ff10 <__assert_func>
 800fa12:	2301      	movs	r3, #1
 800fa14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fa18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa1c:	bfa4      	itt	ge
 800fa1e:	4643      	movge	r3, r8
 800fa20:	46a0      	movge	r8, r4
 800fa22:	4630      	mov	r0, r6
 800fa24:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fa28:	bfa6      	itte	ge
 800fa2a:	461c      	movge	r4, r3
 800fa2c:	2500      	movge	r5, #0
 800fa2e:	2501      	movlt	r5, #1
 800fa30:	f7ff fcf6 	bl	800f420 <_Balloc>
 800fa34:	b920      	cbnz	r0, 800fa40 <__mdiff+0x5c>
 800fa36:	4b2e      	ldr	r3, [pc, #184]	; (800faf0 <__mdiff+0x10c>)
 800fa38:	4602      	mov	r2, r0
 800fa3a:	f240 2145 	movw	r1, #581	; 0x245
 800fa3e:	e7e5      	b.n	800fa0c <__mdiff+0x28>
 800fa40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fa44:	6926      	ldr	r6, [r4, #16]
 800fa46:	60c5      	str	r5, [r0, #12]
 800fa48:	f104 0914 	add.w	r9, r4, #20
 800fa4c:	f108 0514 	add.w	r5, r8, #20
 800fa50:	f100 0e14 	add.w	lr, r0, #20
 800fa54:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fa58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fa5c:	f108 0210 	add.w	r2, r8, #16
 800fa60:	46f2      	mov	sl, lr
 800fa62:	2100      	movs	r1, #0
 800fa64:	f859 3b04 	ldr.w	r3, [r9], #4
 800fa68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fa6c:	fa11 f88b 	uxtah	r8, r1, fp
 800fa70:	b299      	uxth	r1, r3
 800fa72:	0c1b      	lsrs	r3, r3, #16
 800fa74:	eba8 0801 	sub.w	r8, r8, r1
 800fa78:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fa7c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fa80:	fa1f f888 	uxth.w	r8, r8
 800fa84:	1419      	asrs	r1, r3, #16
 800fa86:	454e      	cmp	r6, r9
 800fa88:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fa8c:	f84a 3b04 	str.w	r3, [sl], #4
 800fa90:	d8e8      	bhi.n	800fa64 <__mdiff+0x80>
 800fa92:	1b33      	subs	r3, r6, r4
 800fa94:	3b15      	subs	r3, #21
 800fa96:	f023 0303 	bic.w	r3, r3, #3
 800fa9a:	3304      	adds	r3, #4
 800fa9c:	3415      	adds	r4, #21
 800fa9e:	42a6      	cmp	r6, r4
 800faa0:	bf38      	it	cc
 800faa2:	2304      	movcc	r3, #4
 800faa4:	441d      	add	r5, r3
 800faa6:	4473      	add	r3, lr
 800faa8:	469e      	mov	lr, r3
 800faaa:	462e      	mov	r6, r5
 800faac:	4566      	cmp	r6, ip
 800faae:	d30e      	bcc.n	800face <__mdiff+0xea>
 800fab0:	f10c 0203 	add.w	r2, ip, #3
 800fab4:	1b52      	subs	r2, r2, r5
 800fab6:	f022 0203 	bic.w	r2, r2, #3
 800faba:	3d03      	subs	r5, #3
 800fabc:	45ac      	cmp	ip, r5
 800fabe:	bf38      	it	cc
 800fac0:	2200      	movcc	r2, #0
 800fac2:	4413      	add	r3, r2
 800fac4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fac8:	b17a      	cbz	r2, 800faea <__mdiff+0x106>
 800faca:	6107      	str	r7, [r0, #16]
 800facc:	e7a4      	b.n	800fa18 <__mdiff+0x34>
 800face:	f856 8b04 	ldr.w	r8, [r6], #4
 800fad2:	fa11 f288 	uxtah	r2, r1, r8
 800fad6:	1414      	asrs	r4, r2, #16
 800fad8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fadc:	b292      	uxth	r2, r2
 800fade:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fae2:	f84e 2b04 	str.w	r2, [lr], #4
 800fae6:	1421      	asrs	r1, r4, #16
 800fae8:	e7e0      	b.n	800faac <__mdiff+0xc8>
 800faea:	3f01      	subs	r7, #1
 800faec:	e7ea      	b.n	800fac4 <__mdiff+0xe0>
 800faee:	bf00      	nop
 800faf0:	08010db8 	.word	0x08010db8
 800faf4:	08010e40 	.word	0x08010e40

0800faf8 <__ulp>:
 800faf8:	b082      	sub	sp, #8
 800fafa:	ed8d 0b00 	vstr	d0, [sp]
 800fafe:	9a01      	ldr	r2, [sp, #4]
 800fb00:	4b0f      	ldr	r3, [pc, #60]	; (800fb40 <__ulp+0x48>)
 800fb02:	4013      	ands	r3, r2
 800fb04:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	dc08      	bgt.n	800fb1e <__ulp+0x26>
 800fb0c:	425b      	negs	r3, r3
 800fb0e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800fb12:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fb16:	da04      	bge.n	800fb22 <__ulp+0x2a>
 800fb18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800fb1c:	4113      	asrs	r3, r2
 800fb1e:	2200      	movs	r2, #0
 800fb20:	e008      	b.n	800fb34 <__ulp+0x3c>
 800fb22:	f1a2 0314 	sub.w	r3, r2, #20
 800fb26:	2b1e      	cmp	r3, #30
 800fb28:	bfda      	itte	le
 800fb2a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800fb2e:	40da      	lsrle	r2, r3
 800fb30:	2201      	movgt	r2, #1
 800fb32:	2300      	movs	r3, #0
 800fb34:	4619      	mov	r1, r3
 800fb36:	4610      	mov	r0, r2
 800fb38:	ec41 0b10 	vmov	d0, r0, r1
 800fb3c:	b002      	add	sp, #8
 800fb3e:	4770      	bx	lr
 800fb40:	7ff00000 	.word	0x7ff00000

0800fb44 <__b2d>:
 800fb44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb48:	6906      	ldr	r6, [r0, #16]
 800fb4a:	f100 0814 	add.w	r8, r0, #20
 800fb4e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800fb52:	1f37      	subs	r7, r6, #4
 800fb54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fb58:	4610      	mov	r0, r2
 800fb5a:	f7ff fd53 	bl	800f604 <__hi0bits>
 800fb5e:	f1c0 0320 	rsb	r3, r0, #32
 800fb62:	280a      	cmp	r0, #10
 800fb64:	600b      	str	r3, [r1, #0]
 800fb66:	491b      	ldr	r1, [pc, #108]	; (800fbd4 <__b2d+0x90>)
 800fb68:	dc15      	bgt.n	800fb96 <__b2d+0x52>
 800fb6a:	f1c0 0c0b 	rsb	ip, r0, #11
 800fb6e:	fa22 f30c 	lsr.w	r3, r2, ip
 800fb72:	45b8      	cmp	r8, r7
 800fb74:	ea43 0501 	orr.w	r5, r3, r1
 800fb78:	bf34      	ite	cc
 800fb7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fb7e:	2300      	movcs	r3, #0
 800fb80:	3015      	adds	r0, #21
 800fb82:	fa02 f000 	lsl.w	r0, r2, r0
 800fb86:	fa23 f30c 	lsr.w	r3, r3, ip
 800fb8a:	4303      	orrs	r3, r0
 800fb8c:	461c      	mov	r4, r3
 800fb8e:	ec45 4b10 	vmov	d0, r4, r5
 800fb92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb96:	45b8      	cmp	r8, r7
 800fb98:	bf3a      	itte	cc
 800fb9a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fb9e:	f1a6 0708 	subcc.w	r7, r6, #8
 800fba2:	2300      	movcs	r3, #0
 800fba4:	380b      	subs	r0, #11
 800fba6:	d012      	beq.n	800fbce <__b2d+0x8a>
 800fba8:	f1c0 0120 	rsb	r1, r0, #32
 800fbac:	fa23 f401 	lsr.w	r4, r3, r1
 800fbb0:	4082      	lsls	r2, r0
 800fbb2:	4322      	orrs	r2, r4
 800fbb4:	4547      	cmp	r7, r8
 800fbb6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800fbba:	bf8c      	ite	hi
 800fbbc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fbc0:	2200      	movls	r2, #0
 800fbc2:	4083      	lsls	r3, r0
 800fbc4:	40ca      	lsrs	r2, r1
 800fbc6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fbca:	4313      	orrs	r3, r2
 800fbcc:	e7de      	b.n	800fb8c <__b2d+0x48>
 800fbce:	ea42 0501 	orr.w	r5, r2, r1
 800fbd2:	e7db      	b.n	800fb8c <__b2d+0x48>
 800fbd4:	3ff00000 	.word	0x3ff00000

0800fbd8 <__d2b>:
 800fbd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fbdc:	460f      	mov	r7, r1
 800fbde:	2101      	movs	r1, #1
 800fbe0:	ec59 8b10 	vmov	r8, r9, d0
 800fbe4:	4616      	mov	r6, r2
 800fbe6:	f7ff fc1b 	bl	800f420 <_Balloc>
 800fbea:	4604      	mov	r4, r0
 800fbec:	b930      	cbnz	r0, 800fbfc <__d2b+0x24>
 800fbee:	4602      	mov	r2, r0
 800fbf0:	4b24      	ldr	r3, [pc, #144]	; (800fc84 <__d2b+0xac>)
 800fbf2:	4825      	ldr	r0, [pc, #148]	; (800fc88 <__d2b+0xb0>)
 800fbf4:	f240 310f 	movw	r1, #783	; 0x30f
 800fbf8:	f000 f98a 	bl	800ff10 <__assert_func>
 800fbfc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fc00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fc04:	bb2d      	cbnz	r5, 800fc52 <__d2b+0x7a>
 800fc06:	9301      	str	r3, [sp, #4]
 800fc08:	f1b8 0300 	subs.w	r3, r8, #0
 800fc0c:	d026      	beq.n	800fc5c <__d2b+0x84>
 800fc0e:	4668      	mov	r0, sp
 800fc10:	9300      	str	r3, [sp, #0]
 800fc12:	f7ff fd17 	bl	800f644 <__lo0bits>
 800fc16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fc1a:	b1e8      	cbz	r0, 800fc58 <__d2b+0x80>
 800fc1c:	f1c0 0320 	rsb	r3, r0, #32
 800fc20:	fa02 f303 	lsl.w	r3, r2, r3
 800fc24:	430b      	orrs	r3, r1
 800fc26:	40c2      	lsrs	r2, r0
 800fc28:	6163      	str	r3, [r4, #20]
 800fc2a:	9201      	str	r2, [sp, #4]
 800fc2c:	9b01      	ldr	r3, [sp, #4]
 800fc2e:	61a3      	str	r3, [r4, #24]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	bf14      	ite	ne
 800fc34:	2202      	movne	r2, #2
 800fc36:	2201      	moveq	r2, #1
 800fc38:	6122      	str	r2, [r4, #16]
 800fc3a:	b1bd      	cbz	r5, 800fc6c <__d2b+0x94>
 800fc3c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fc40:	4405      	add	r5, r0
 800fc42:	603d      	str	r5, [r7, #0]
 800fc44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fc48:	6030      	str	r0, [r6, #0]
 800fc4a:	4620      	mov	r0, r4
 800fc4c:	b003      	add	sp, #12
 800fc4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fc56:	e7d6      	b.n	800fc06 <__d2b+0x2e>
 800fc58:	6161      	str	r1, [r4, #20]
 800fc5a:	e7e7      	b.n	800fc2c <__d2b+0x54>
 800fc5c:	a801      	add	r0, sp, #4
 800fc5e:	f7ff fcf1 	bl	800f644 <__lo0bits>
 800fc62:	9b01      	ldr	r3, [sp, #4]
 800fc64:	6163      	str	r3, [r4, #20]
 800fc66:	3020      	adds	r0, #32
 800fc68:	2201      	movs	r2, #1
 800fc6a:	e7e5      	b.n	800fc38 <__d2b+0x60>
 800fc6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fc70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fc74:	6038      	str	r0, [r7, #0]
 800fc76:	6918      	ldr	r0, [r3, #16]
 800fc78:	f7ff fcc4 	bl	800f604 <__hi0bits>
 800fc7c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fc80:	e7e2      	b.n	800fc48 <__d2b+0x70>
 800fc82:	bf00      	nop
 800fc84:	08010db8 	.word	0x08010db8
 800fc88:	08010e40 	.word	0x08010e40

0800fc8c <__ratio>:
 800fc8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc90:	4688      	mov	r8, r1
 800fc92:	4669      	mov	r1, sp
 800fc94:	4681      	mov	r9, r0
 800fc96:	f7ff ff55 	bl	800fb44 <__b2d>
 800fc9a:	a901      	add	r1, sp, #4
 800fc9c:	4640      	mov	r0, r8
 800fc9e:	ec55 4b10 	vmov	r4, r5, d0
 800fca2:	f7ff ff4f 	bl	800fb44 <__b2d>
 800fca6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fcaa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fcae:	eba3 0c02 	sub.w	ip, r3, r2
 800fcb2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fcb6:	1a9b      	subs	r3, r3, r2
 800fcb8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fcbc:	ec51 0b10 	vmov	r0, r1, d0
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	bfd6      	itet	le
 800fcc4:	460a      	movle	r2, r1
 800fcc6:	462a      	movgt	r2, r5
 800fcc8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fccc:	468b      	mov	fp, r1
 800fcce:	462f      	mov	r7, r5
 800fcd0:	bfd4      	ite	le
 800fcd2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800fcd6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fcda:	4620      	mov	r0, r4
 800fcdc:	ee10 2a10 	vmov	r2, s0
 800fce0:	465b      	mov	r3, fp
 800fce2:	4639      	mov	r1, r7
 800fce4:	f7f0 fdaa 	bl	800083c <__aeabi_ddiv>
 800fce8:	ec41 0b10 	vmov	d0, r0, r1
 800fcec:	b003      	add	sp, #12
 800fcee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fcf2 <__copybits>:
 800fcf2:	3901      	subs	r1, #1
 800fcf4:	b570      	push	{r4, r5, r6, lr}
 800fcf6:	1149      	asrs	r1, r1, #5
 800fcf8:	6914      	ldr	r4, [r2, #16]
 800fcfa:	3101      	adds	r1, #1
 800fcfc:	f102 0314 	add.w	r3, r2, #20
 800fd00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fd04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fd08:	1f05      	subs	r5, r0, #4
 800fd0a:	42a3      	cmp	r3, r4
 800fd0c:	d30c      	bcc.n	800fd28 <__copybits+0x36>
 800fd0e:	1aa3      	subs	r3, r4, r2
 800fd10:	3b11      	subs	r3, #17
 800fd12:	f023 0303 	bic.w	r3, r3, #3
 800fd16:	3211      	adds	r2, #17
 800fd18:	42a2      	cmp	r2, r4
 800fd1a:	bf88      	it	hi
 800fd1c:	2300      	movhi	r3, #0
 800fd1e:	4418      	add	r0, r3
 800fd20:	2300      	movs	r3, #0
 800fd22:	4288      	cmp	r0, r1
 800fd24:	d305      	bcc.n	800fd32 <__copybits+0x40>
 800fd26:	bd70      	pop	{r4, r5, r6, pc}
 800fd28:	f853 6b04 	ldr.w	r6, [r3], #4
 800fd2c:	f845 6f04 	str.w	r6, [r5, #4]!
 800fd30:	e7eb      	b.n	800fd0a <__copybits+0x18>
 800fd32:	f840 3b04 	str.w	r3, [r0], #4
 800fd36:	e7f4      	b.n	800fd22 <__copybits+0x30>

0800fd38 <__any_on>:
 800fd38:	f100 0214 	add.w	r2, r0, #20
 800fd3c:	6900      	ldr	r0, [r0, #16]
 800fd3e:	114b      	asrs	r3, r1, #5
 800fd40:	4298      	cmp	r0, r3
 800fd42:	b510      	push	{r4, lr}
 800fd44:	db11      	blt.n	800fd6a <__any_on+0x32>
 800fd46:	dd0a      	ble.n	800fd5e <__any_on+0x26>
 800fd48:	f011 011f 	ands.w	r1, r1, #31
 800fd4c:	d007      	beq.n	800fd5e <__any_on+0x26>
 800fd4e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fd52:	fa24 f001 	lsr.w	r0, r4, r1
 800fd56:	fa00 f101 	lsl.w	r1, r0, r1
 800fd5a:	428c      	cmp	r4, r1
 800fd5c:	d10b      	bne.n	800fd76 <__any_on+0x3e>
 800fd5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fd62:	4293      	cmp	r3, r2
 800fd64:	d803      	bhi.n	800fd6e <__any_on+0x36>
 800fd66:	2000      	movs	r0, #0
 800fd68:	bd10      	pop	{r4, pc}
 800fd6a:	4603      	mov	r3, r0
 800fd6c:	e7f7      	b.n	800fd5e <__any_on+0x26>
 800fd6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fd72:	2900      	cmp	r1, #0
 800fd74:	d0f5      	beq.n	800fd62 <__any_on+0x2a>
 800fd76:	2001      	movs	r0, #1
 800fd78:	e7f6      	b.n	800fd68 <__any_on+0x30>

0800fd7a <__ascii_wctomb>:
 800fd7a:	b149      	cbz	r1, 800fd90 <__ascii_wctomb+0x16>
 800fd7c:	2aff      	cmp	r2, #255	; 0xff
 800fd7e:	bf85      	ittet	hi
 800fd80:	238a      	movhi	r3, #138	; 0x8a
 800fd82:	6003      	strhi	r3, [r0, #0]
 800fd84:	700a      	strbls	r2, [r1, #0]
 800fd86:	f04f 30ff 	movhi.w	r0, #4294967295
 800fd8a:	bf98      	it	ls
 800fd8c:	2001      	movls	r0, #1
 800fd8e:	4770      	bx	lr
 800fd90:	4608      	mov	r0, r1
 800fd92:	4770      	bx	lr

0800fd94 <__sflush_r>:
 800fd94:	898a      	ldrh	r2, [r1, #12]
 800fd96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd9a:	4605      	mov	r5, r0
 800fd9c:	0710      	lsls	r0, r2, #28
 800fd9e:	460c      	mov	r4, r1
 800fda0:	d458      	bmi.n	800fe54 <__sflush_r+0xc0>
 800fda2:	684b      	ldr	r3, [r1, #4]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	dc05      	bgt.n	800fdb4 <__sflush_r+0x20>
 800fda8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	dc02      	bgt.n	800fdb4 <__sflush_r+0x20>
 800fdae:	2000      	movs	r0, #0
 800fdb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fdb6:	2e00      	cmp	r6, #0
 800fdb8:	d0f9      	beq.n	800fdae <__sflush_r+0x1a>
 800fdba:	2300      	movs	r3, #0
 800fdbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fdc0:	682f      	ldr	r7, [r5, #0]
 800fdc2:	6a21      	ldr	r1, [r4, #32]
 800fdc4:	602b      	str	r3, [r5, #0]
 800fdc6:	d032      	beq.n	800fe2e <__sflush_r+0x9a>
 800fdc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fdca:	89a3      	ldrh	r3, [r4, #12]
 800fdcc:	075a      	lsls	r2, r3, #29
 800fdce:	d505      	bpl.n	800fddc <__sflush_r+0x48>
 800fdd0:	6863      	ldr	r3, [r4, #4]
 800fdd2:	1ac0      	subs	r0, r0, r3
 800fdd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fdd6:	b10b      	cbz	r3, 800fddc <__sflush_r+0x48>
 800fdd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fdda:	1ac0      	subs	r0, r0, r3
 800fddc:	2300      	movs	r3, #0
 800fdde:	4602      	mov	r2, r0
 800fde0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fde2:	6a21      	ldr	r1, [r4, #32]
 800fde4:	4628      	mov	r0, r5
 800fde6:	47b0      	blx	r6
 800fde8:	1c43      	adds	r3, r0, #1
 800fdea:	89a3      	ldrh	r3, [r4, #12]
 800fdec:	d106      	bne.n	800fdfc <__sflush_r+0x68>
 800fdee:	6829      	ldr	r1, [r5, #0]
 800fdf0:	291d      	cmp	r1, #29
 800fdf2:	d82b      	bhi.n	800fe4c <__sflush_r+0xb8>
 800fdf4:	4a29      	ldr	r2, [pc, #164]	; (800fe9c <__sflush_r+0x108>)
 800fdf6:	410a      	asrs	r2, r1
 800fdf8:	07d6      	lsls	r6, r2, #31
 800fdfa:	d427      	bmi.n	800fe4c <__sflush_r+0xb8>
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	6062      	str	r2, [r4, #4]
 800fe00:	04d9      	lsls	r1, r3, #19
 800fe02:	6922      	ldr	r2, [r4, #16]
 800fe04:	6022      	str	r2, [r4, #0]
 800fe06:	d504      	bpl.n	800fe12 <__sflush_r+0x7e>
 800fe08:	1c42      	adds	r2, r0, #1
 800fe0a:	d101      	bne.n	800fe10 <__sflush_r+0x7c>
 800fe0c:	682b      	ldr	r3, [r5, #0]
 800fe0e:	b903      	cbnz	r3, 800fe12 <__sflush_r+0x7e>
 800fe10:	6560      	str	r0, [r4, #84]	; 0x54
 800fe12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe14:	602f      	str	r7, [r5, #0]
 800fe16:	2900      	cmp	r1, #0
 800fe18:	d0c9      	beq.n	800fdae <__sflush_r+0x1a>
 800fe1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe1e:	4299      	cmp	r1, r3
 800fe20:	d002      	beq.n	800fe28 <__sflush_r+0x94>
 800fe22:	4628      	mov	r0, r5
 800fe24:	f7fe fe9a 	bl	800eb5c <_free_r>
 800fe28:	2000      	movs	r0, #0
 800fe2a:	6360      	str	r0, [r4, #52]	; 0x34
 800fe2c:	e7c0      	b.n	800fdb0 <__sflush_r+0x1c>
 800fe2e:	2301      	movs	r3, #1
 800fe30:	4628      	mov	r0, r5
 800fe32:	47b0      	blx	r6
 800fe34:	1c41      	adds	r1, r0, #1
 800fe36:	d1c8      	bne.n	800fdca <__sflush_r+0x36>
 800fe38:	682b      	ldr	r3, [r5, #0]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d0c5      	beq.n	800fdca <__sflush_r+0x36>
 800fe3e:	2b1d      	cmp	r3, #29
 800fe40:	d001      	beq.n	800fe46 <__sflush_r+0xb2>
 800fe42:	2b16      	cmp	r3, #22
 800fe44:	d101      	bne.n	800fe4a <__sflush_r+0xb6>
 800fe46:	602f      	str	r7, [r5, #0]
 800fe48:	e7b1      	b.n	800fdae <__sflush_r+0x1a>
 800fe4a:	89a3      	ldrh	r3, [r4, #12]
 800fe4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe50:	81a3      	strh	r3, [r4, #12]
 800fe52:	e7ad      	b.n	800fdb0 <__sflush_r+0x1c>
 800fe54:	690f      	ldr	r7, [r1, #16]
 800fe56:	2f00      	cmp	r7, #0
 800fe58:	d0a9      	beq.n	800fdae <__sflush_r+0x1a>
 800fe5a:	0793      	lsls	r3, r2, #30
 800fe5c:	680e      	ldr	r6, [r1, #0]
 800fe5e:	bf08      	it	eq
 800fe60:	694b      	ldreq	r3, [r1, #20]
 800fe62:	600f      	str	r7, [r1, #0]
 800fe64:	bf18      	it	ne
 800fe66:	2300      	movne	r3, #0
 800fe68:	eba6 0807 	sub.w	r8, r6, r7
 800fe6c:	608b      	str	r3, [r1, #8]
 800fe6e:	f1b8 0f00 	cmp.w	r8, #0
 800fe72:	dd9c      	ble.n	800fdae <__sflush_r+0x1a>
 800fe74:	6a21      	ldr	r1, [r4, #32]
 800fe76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fe78:	4643      	mov	r3, r8
 800fe7a:	463a      	mov	r2, r7
 800fe7c:	4628      	mov	r0, r5
 800fe7e:	47b0      	blx	r6
 800fe80:	2800      	cmp	r0, #0
 800fe82:	dc06      	bgt.n	800fe92 <__sflush_r+0xfe>
 800fe84:	89a3      	ldrh	r3, [r4, #12]
 800fe86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe8a:	81a3      	strh	r3, [r4, #12]
 800fe8c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe90:	e78e      	b.n	800fdb0 <__sflush_r+0x1c>
 800fe92:	4407      	add	r7, r0
 800fe94:	eba8 0800 	sub.w	r8, r8, r0
 800fe98:	e7e9      	b.n	800fe6e <__sflush_r+0xda>
 800fe9a:	bf00      	nop
 800fe9c:	dfbffffe 	.word	0xdfbffffe

0800fea0 <_fflush_r>:
 800fea0:	b538      	push	{r3, r4, r5, lr}
 800fea2:	690b      	ldr	r3, [r1, #16]
 800fea4:	4605      	mov	r5, r0
 800fea6:	460c      	mov	r4, r1
 800fea8:	b913      	cbnz	r3, 800feb0 <_fflush_r+0x10>
 800feaa:	2500      	movs	r5, #0
 800feac:	4628      	mov	r0, r5
 800feae:	bd38      	pop	{r3, r4, r5, pc}
 800feb0:	b118      	cbz	r0, 800feba <_fflush_r+0x1a>
 800feb2:	6a03      	ldr	r3, [r0, #32]
 800feb4:	b90b      	cbnz	r3, 800feba <_fflush_r+0x1a>
 800feb6:	f7fe fd3b 	bl	800e930 <__sinit>
 800feba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d0f3      	beq.n	800feaa <_fflush_r+0xa>
 800fec2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fec4:	07d0      	lsls	r0, r2, #31
 800fec6:	d404      	bmi.n	800fed2 <_fflush_r+0x32>
 800fec8:	0599      	lsls	r1, r3, #22
 800feca:	d402      	bmi.n	800fed2 <_fflush_r+0x32>
 800fecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fece:	f7fe fe34 	bl	800eb3a <__retarget_lock_acquire_recursive>
 800fed2:	4628      	mov	r0, r5
 800fed4:	4621      	mov	r1, r4
 800fed6:	f7ff ff5d 	bl	800fd94 <__sflush_r>
 800feda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fedc:	07da      	lsls	r2, r3, #31
 800fede:	4605      	mov	r5, r0
 800fee0:	d4e4      	bmi.n	800feac <_fflush_r+0xc>
 800fee2:	89a3      	ldrh	r3, [r4, #12]
 800fee4:	059b      	lsls	r3, r3, #22
 800fee6:	d4e1      	bmi.n	800feac <_fflush_r+0xc>
 800fee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800feea:	f7fe fe27 	bl	800eb3c <__retarget_lock_release_recursive>
 800feee:	e7dd      	b.n	800feac <_fflush_r+0xc>

0800fef0 <_sbrk_r>:
 800fef0:	b538      	push	{r3, r4, r5, lr}
 800fef2:	4d06      	ldr	r5, [pc, #24]	; (800ff0c <_sbrk_r+0x1c>)
 800fef4:	2300      	movs	r3, #0
 800fef6:	4604      	mov	r4, r0
 800fef8:	4608      	mov	r0, r1
 800fefa:	602b      	str	r3, [r5, #0]
 800fefc:	f7f3 f93c 	bl	8003178 <_sbrk>
 800ff00:	1c43      	adds	r3, r0, #1
 800ff02:	d102      	bne.n	800ff0a <_sbrk_r+0x1a>
 800ff04:	682b      	ldr	r3, [r5, #0]
 800ff06:	b103      	cbz	r3, 800ff0a <_sbrk_r+0x1a>
 800ff08:	6023      	str	r3, [r4, #0]
 800ff0a:	bd38      	pop	{r3, r4, r5, pc}
 800ff0c:	20001054 	.word	0x20001054

0800ff10 <__assert_func>:
 800ff10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff12:	4614      	mov	r4, r2
 800ff14:	461a      	mov	r2, r3
 800ff16:	4b09      	ldr	r3, [pc, #36]	; (800ff3c <__assert_func+0x2c>)
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	4605      	mov	r5, r0
 800ff1c:	68d8      	ldr	r0, [r3, #12]
 800ff1e:	b14c      	cbz	r4, 800ff34 <__assert_func+0x24>
 800ff20:	4b07      	ldr	r3, [pc, #28]	; (800ff40 <__assert_func+0x30>)
 800ff22:	9100      	str	r1, [sp, #0]
 800ff24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff28:	4906      	ldr	r1, [pc, #24]	; (800ff44 <__assert_func+0x34>)
 800ff2a:	462b      	mov	r3, r5
 800ff2c:	f000 f82c 	bl	800ff88 <fiprintf>
 800ff30:	f000 f83c 	bl	800ffac <abort>
 800ff34:	4b04      	ldr	r3, [pc, #16]	; (800ff48 <__assert_func+0x38>)
 800ff36:	461c      	mov	r4, r3
 800ff38:	e7f3      	b.n	800ff22 <__assert_func+0x12>
 800ff3a:	bf00      	nop
 800ff3c:	200001f4 	.word	0x200001f4
 800ff40:	0801109d 	.word	0x0801109d
 800ff44:	080110aa 	.word	0x080110aa
 800ff48:	080110d8 	.word	0x080110d8

0800ff4c <_calloc_r>:
 800ff4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ff4e:	fba1 2402 	umull	r2, r4, r1, r2
 800ff52:	b94c      	cbnz	r4, 800ff68 <_calloc_r+0x1c>
 800ff54:	4611      	mov	r1, r2
 800ff56:	9201      	str	r2, [sp, #4]
 800ff58:	f7ff f9c4 	bl	800f2e4 <_malloc_r>
 800ff5c:	9a01      	ldr	r2, [sp, #4]
 800ff5e:	4605      	mov	r5, r0
 800ff60:	b930      	cbnz	r0, 800ff70 <_calloc_r+0x24>
 800ff62:	4628      	mov	r0, r5
 800ff64:	b003      	add	sp, #12
 800ff66:	bd30      	pop	{r4, r5, pc}
 800ff68:	220c      	movs	r2, #12
 800ff6a:	6002      	str	r2, [r0, #0]
 800ff6c:	2500      	movs	r5, #0
 800ff6e:	e7f8      	b.n	800ff62 <_calloc_r+0x16>
 800ff70:	4621      	mov	r1, r4
 800ff72:	f7fe fd56 	bl	800ea22 <memset>
 800ff76:	e7f4      	b.n	800ff62 <_calloc_r+0x16>

0800ff78 <malloc>:
 800ff78:	4b02      	ldr	r3, [pc, #8]	; (800ff84 <malloc+0xc>)
 800ff7a:	4601      	mov	r1, r0
 800ff7c:	6818      	ldr	r0, [r3, #0]
 800ff7e:	f7ff b9b1 	b.w	800f2e4 <_malloc_r>
 800ff82:	bf00      	nop
 800ff84:	200001f4 	.word	0x200001f4

0800ff88 <fiprintf>:
 800ff88:	b40e      	push	{r1, r2, r3}
 800ff8a:	b503      	push	{r0, r1, lr}
 800ff8c:	4601      	mov	r1, r0
 800ff8e:	ab03      	add	r3, sp, #12
 800ff90:	4805      	ldr	r0, [pc, #20]	; (800ffa8 <fiprintf+0x20>)
 800ff92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff96:	6800      	ldr	r0, [r0, #0]
 800ff98:	9301      	str	r3, [sp, #4]
 800ff9a:	f000 f837 	bl	801000c <_vfiprintf_r>
 800ff9e:	b002      	add	sp, #8
 800ffa0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffa4:	b003      	add	sp, #12
 800ffa6:	4770      	bx	lr
 800ffa8:	200001f4 	.word	0x200001f4

0800ffac <abort>:
 800ffac:	b508      	push	{r3, lr}
 800ffae:	2006      	movs	r0, #6
 800ffb0:	f000 fb94 	bl	80106dc <raise>
 800ffb4:	2001      	movs	r0, #1
 800ffb6:	f7f3 f867 	bl	8003088 <_exit>

0800ffba <__sfputc_r>:
 800ffba:	6893      	ldr	r3, [r2, #8]
 800ffbc:	3b01      	subs	r3, #1
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	b410      	push	{r4}
 800ffc2:	6093      	str	r3, [r2, #8]
 800ffc4:	da08      	bge.n	800ffd8 <__sfputc_r+0x1e>
 800ffc6:	6994      	ldr	r4, [r2, #24]
 800ffc8:	42a3      	cmp	r3, r4
 800ffca:	db01      	blt.n	800ffd0 <__sfputc_r+0x16>
 800ffcc:	290a      	cmp	r1, #10
 800ffce:	d103      	bne.n	800ffd8 <__sfputc_r+0x1e>
 800ffd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffd4:	f000 bac4 	b.w	8010560 <__swbuf_r>
 800ffd8:	6813      	ldr	r3, [r2, #0]
 800ffda:	1c58      	adds	r0, r3, #1
 800ffdc:	6010      	str	r0, [r2, #0]
 800ffde:	7019      	strb	r1, [r3, #0]
 800ffe0:	4608      	mov	r0, r1
 800ffe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffe6:	4770      	bx	lr

0800ffe8 <__sfputs_r>:
 800ffe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffea:	4606      	mov	r6, r0
 800ffec:	460f      	mov	r7, r1
 800ffee:	4614      	mov	r4, r2
 800fff0:	18d5      	adds	r5, r2, r3
 800fff2:	42ac      	cmp	r4, r5
 800fff4:	d101      	bne.n	800fffa <__sfputs_r+0x12>
 800fff6:	2000      	movs	r0, #0
 800fff8:	e007      	b.n	801000a <__sfputs_r+0x22>
 800fffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fffe:	463a      	mov	r2, r7
 8010000:	4630      	mov	r0, r6
 8010002:	f7ff ffda 	bl	800ffba <__sfputc_r>
 8010006:	1c43      	adds	r3, r0, #1
 8010008:	d1f3      	bne.n	800fff2 <__sfputs_r+0xa>
 801000a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801000c <_vfiprintf_r>:
 801000c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010010:	460d      	mov	r5, r1
 8010012:	b09d      	sub	sp, #116	; 0x74
 8010014:	4614      	mov	r4, r2
 8010016:	4698      	mov	r8, r3
 8010018:	4606      	mov	r6, r0
 801001a:	b118      	cbz	r0, 8010024 <_vfiprintf_r+0x18>
 801001c:	6a03      	ldr	r3, [r0, #32]
 801001e:	b90b      	cbnz	r3, 8010024 <_vfiprintf_r+0x18>
 8010020:	f7fe fc86 	bl	800e930 <__sinit>
 8010024:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010026:	07d9      	lsls	r1, r3, #31
 8010028:	d405      	bmi.n	8010036 <_vfiprintf_r+0x2a>
 801002a:	89ab      	ldrh	r3, [r5, #12]
 801002c:	059a      	lsls	r2, r3, #22
 801002e:	d402      	bmi.n	8010036 <_vfiprintf_r+0x2a>
 8010030:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010032:	f7fe fd82 	bl	800eb3a <__retarget_lock_acquire_recursive>
 8010036:	89ab      	ldrh	r3, [r5, #12]
 8010038:	071b      	lsls	r3, r3, #28
 801003a:	d501      	bpl.n	8010040 <_vfiprintf_r+0x34>
 801003c:	692b      	ldr	r3, [r5, #16]
 801003e:	b99b      	cbnz	r3, 8010068 <_vfiprintf_r+0x5c>
 8010040:	4629      	mov	r1, r5
 8010042:	4630      	mov	r0, r6
 8010044:	f000 faca 	bl	80105dc <__swsetup_r>
 8010048:	b170      	cbz	r0, 8010068 <_vfiprintf_r+0x5c>
 801004a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801004c:	07dc      	lsls	r4, r3, #31
 801004e:	d504      	bpl.n	801005a <_vfiprintf_r+0x4e>
 8010050:	f04f 30ff 	mov.w	r0, #4294967295
 8010054:	b01d      	add	sp, #116	; 0x74
 8010056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801005a:	89ab      	ldrh	r3, [r5, #12]
 801005c:	0598      	lsls	r0, r3, #22
 801005e:	d4f7      	bmi.n	8010050 <_vfiprintf_r+0x44>
 8010060:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010062:	f7fe fd6b 	bl	800eb3c <__retarget_lock_release_recursive>
 8010066:	e7f3      	b.n	8010050 <_vfiprintf_r+0x44>
 8010068:	2300      	movs	r3, #0
 801006a:	9309      	str	r3, [sp, #36]	; 0x24
 801006c:	2320      	movs	r3, #32
 801006e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010072:	f8cd 800c 	str.w	r8, [sp, #12]
 8010076:	2330      	movs	r3, #48	; 0x30
 8010078:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801022c <_vfiprintf_r+0x220>
 801007c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010080:	f04f 0901 	mov.w	r9, #1
 8010084:	4623      	mov	r3, r4
 8010086:	469a      	mov	sl, r3
 8010088:	f813 2b01 	ldrb.w	r2, [r3], #1
 801008c:	b10a      	cbz	r2, 8010092 <_vfiprintf_r+0x86>
 801008e:	2a25      	cmp	r2, #37	; 0x25
 8010090:	d1f9      	bne.n	8010086 <_vfiprintf_r+0x7a>
 8010092:	ebba 0b04 	subs.w	fp, sl, r4
 8010096:	d00b      	beq.n	80100b0 <_vfiprintf_r+0xa4>
 8010098:	465b      	mov	r3, fp
 801009a:	4622      	mov	r2, r4
 801009c:	4629      	mov	r1, r5
 801009e:	4630      	mov	r0, r6
 80100a0:	f7ff ffa2 	bl	800ffe8 <__sfputs_r>
 80100a4:	3001      	adds	r0, #1
 80100a6:	f000 80a9 	beq.w	80101fc <_vfiprintf_r+0x1f0>
 80100aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80100ac:	445a      	add	r2, fp
 80100ae:	9209      	str	r2, [sp, #36]	; 0x24
 80100b0:	f89a 3000 	ldrb.w	r3, [sl]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	f000 80a1 	beq.w	80101fc <_vfiprintf_r+0x1f0>
 80100ba:	2300      	movs	r3, #0
 80100bc:	f04f 32ff 	mov.w	r2, #4294967295
 80100c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100c4:	f10a 0a01 	add.w	sl, sl, #1
 80100c8:	9304      	str	r3, [sp, #16]
 80100ca:	9307      	str	r3, [sp, #28]
 80100cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80100d0:	931a      	str	r3, [sp, #104]	; 0x68
 80100d2:	4654      	mov	r4, sl
 80100d4:	2205      	movs	r2, #5
 80100d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100da:	4854      	ldr	r0, [pc, #336]	; (801022c <_vfiprintf_r+0x220>)
 80100dc:	f7f0 f878 	bl	80001d0 <memchr>
 80100e0:	9a04      	ldr	r2, [sp, #16]
 80100e2:	b9d8      	cbnz	r0, 801011c <_vfiprintf_r+0x110>
 80100e4:	06d1      	lsls	r1, r2, #27
 80100e6:	bf44      	itt	mi
 80100e8:	2320      	movmi	r3, #32
 80100ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80100ee:	0713      	lsls	r3, r2, #28
 80100f0:	bf44      	itt	mi
 80100f2:	232b      	movmi	r3, #43	; 0x2b
 80100f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80100f8:	f89a 3000 	ldrb.w	r3, [sl]
 80100fc:	2b2a      	cmp	r3, #42	; 0x2a
 80100fe:	d015      	beq.n	801012c <_vfiprintf_r+0x120>
 8010100:	9a07      	ldr	r2, [sp, #28]
 8010102:	4654      	mov	r4, sl
 8010104:	2000      	movs	r0, #0
 8010106:	f04f 0c0a 	mov.w	ip, #10
 801010a:	4621      	mov	r1, r4
 801010c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010110:	3b30      	subs	r3, #48	; 0x30
 8010112:	2b09      	cmp	r3, #9
 8010114:	d94d      	bls.n	80101b2 <_vfiprintf_r+0x1a6>
 8010116:	b1b0      	cbz	r0, 8010146 <_vfiprintf_r+0x13a>
 8010118:	9207      	str	r2, [sp, #28]
 801011a:	e014      	b.n	8010146 <_vfiprintf_r+0x13a>
 801011c:	eba0 0308 	sub.w	r3, r0, r8
 8010120:	fa09 f303 	lsl.w	r3, r9, r3
 8010124:	4313      	orrs	r3, r2
 8010126:	9304      	str	r3, [sp, #16]
 8010128:	46a2      	mov	sl, r4
 801012a:	e7d2      	b.n	80100d2 <_vfiprintf_r+0xc6>
 801012c:	9b03      	ldr	r3, [sp, #12]
 801012e:	1d19      	adds	r1, r3, #4
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	9103      	str	r1, [sp, #12]
 8010134:	2b00      	cmp	r3, #0
 8010136:	bfbb      	ittet	lt
 8010138:	425b      	neglt	r3, r3
 801013a:	f042 0202 	orrlt.w	r2, r2, #2
 801013e:	9307      	strge	r3, [sp, #28]
 8010140:	9307      	strlt	r3, [sp, #28]
 8010142:	bfb8      	it	lt
 8010144:	9204      	strlt	r2, [sp, #16]
 8010146:	7823      	ldrb	r3, [r4, #0]
 8010148:	2b2e      	cmp	r3, #46	; 0x2e
 801014a:	d10c      	bne.n	8010166 <_vfiprintf_r+0x15a>
 801014c:	7863      	ldrb	r3, [r4, #1]
 801014e:	2b2a      	cmp	r3, #42	; 0x2a
 8010150:	d134      	bne.n	80101bc <_vfiprintf_r+0x1b0>
 8010152:	9b03      	ldr	r3, [sp, #12]
 8010154:	1d1a      	adds	r2, r3, #4
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	9203      	str	r2, [sp, #12]
 801015a:	2b00      	cmp	r3, #0
 801015c:	bfb8      	it	lt
 801015e:	f04f 33ff 	movlt.w	r3, #4294967295
 8010162:	3402      	adds	r4, #2
 8010164:	9305      	str	r3, [sp, #20]
 8010166:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801023c <_vfiprintf_r+0x230>
 801016a:	7821      	ldrb	r1, [r4, #0]
 801016c:	2203      	movs	r2, #3
 801016e:	4650      	mov	r0, sl
 8010170:	f7f0 f82e 	bl	80001d0 <memchr>
 8010174:	b138      	cbz	r0, 8010186 <_vfiprintf_r+0x17a>
 8010176:	9b04      	ldr	r3, [sp, #16]
 8010178:	eba0 000a 	sub.w	r0, r0, sl
 801017c:	2240      	movs	r2, #64	; 0x40
 801017e:	4082      	lsls	r2, r0
 8010180:	4313      	orrs	r3, r2
 8010182:	3401      	adds	r4, #1
 8010184:	9304      	str	r3, [sp, #16]
 8010186:	f814 1b01 	ldrb.w	r1, [r4], #1
 801018a:	4829      	ldr	r0, [pc, #164]	; (8010230 <_vfiprintf_r+0x224>)
 801018c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010190:	2206      	movs	r2, #6
 8010192:	f7f0 f81d 	bl	80001d0 <memchr>
 8010196:	2800      	cmp	r0, #0
 8010198:	d03f      	beq.n	801021a <_vfiprintf_r+0x20e>
 801019a:	4b26      	ldr	r3, [pc, #152]	; (8010234 <_vfiprintf_r+0x228>)
 801019c:	bb1b      	cbnz	r3, 80101e6 <_vfiprintf_r+0x1da>
 801019e:	9b03      	ldr	r3, [sp, #12]
 80101a0:	3307      	adds	r3, #7
 80101a2:	f023 0307 	bic.w	r3, r3, #7
 80101a6:	3308      	adds	r3, #8
 80101a8:	9303      	str	r3, [sp, #12]
 80101aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101ac:	443b      	add	r3, r7
 80101ae:	9309      	str	r3, [sp, #36]	; 0x24
 80101b0:	e768      	b.n	8010084 <_vfiprintf_r+0x78>
 80101b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80101b6:	460c      	mov	r4, r1
 80101b8:	2001      	movs	r0, #1
 80101ba:	e7a6      	b.n	801010a <_vfiprintf_r+0xfe>
 80101bc:	2300      	movs	r3, #0
 80101be:	3401      	adds	r4, #1
 80101c0:	9305      	str	r3, [sp, #20]
 80101c2:	4619      	mov	r1, r3
 80101c4:	f04f 0c0a 	mov.w	ip, #10
 80101c8:	4620      	mov	r0, r4
 80101ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101ce:	3a30      	subs	r2, #48	; 0x30
 80101d0:	2a09      	cmp	r2, #9
 80101d2:	d903      	bls.n	80101dc <_vfiprintf_r+0x1d0>
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d0c6      	beq.n	8010166 <_vfiprintf_r+0x15a>
 80101d8:	9105      	str	r1, [sp, #20]
 80101da:	e7c4      	b.n	8010166 <_vfiprintf_r+0x15a>
 80101dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80101e0:	4604      	mov	r4, r0
 80101e2:	2301      	movs	r3, #1
 80101e4:	e7f0      	b.n	80101c8 <_vfiprintf_r+0x1bc>
 80101e6:	ab03      	add	r3, sp, #12
 80101e8:	9300      	str	r3, [sp, #0]
 80101ea:	462a      	mov	r2, r5
 80101ec:	4b12      	ldr	r3, [pc, #72]	; (8010238 <_vfiprintf_r+0x22c>)
 80101ee:	a904      	add	r1, sp, #16
 80101f0:	4630      	mov	r0, r6
 80101f2:	f3af 8000 	nop.w
 80101f6:	4607      	mov	r7, r0
 80101f8:	1c78      	adds	r0, r7, #1
 80101fa:	d1d6      	bne.n	80101aa <_vfiprintf_r+0x19e>
 80101fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80101fe:	07d9      	lsls	r1, r3, #31
 8010200:	d405      	bmi.n	801020e <_vfiprintf_r+0x202>
 8010202:	89ab      	ldrh	r3, [r5, #12]
 8010204:	059a      	lsls	r2, r3, #22
 8010206:	d402      	bmi.n	801020e <_vfiprintf_r+0x202>
 8010208:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801020a:	f7fe fc97 	bl	800eb3c <__retarget_lock_release_recursive>
 801020e:	89ab      	ldrh	r3, [r5, #12]
 8010210:	065b      	lsls	r3, r3, #25
 8010212:	f53f af1d 	bmi.w	8010050 <_vfiprintf_r+0x44>
 8010216:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010218:	e71c      	b.n	8010054 <_vfiprintf_r+0x48>
 801021a:	ab03      	add	r3, sp, #12
 801021c:	9300      	str	r3, [sp, #0]
 801021e:	462a      	mov	r2, r5
 8010220:	4b05      	ldr	r3, [pc, #20]	; (8010238 <_vfiprintf_r+0x22c>)
 8010222:	a904      	add	r1, sp, #16
 8010224:	4630      	mov	r0, r6
 8010226:	f000 f879 	bl	801031c <_printf_i>
 801022a:	e7e4      	b.n	80101f6 <_vfiprintf_r+0x1ea>
 801022c:	080110d9 	.word	0x080110d9
 8010230:	080110e3 	.word	0x080110e3
 8010234:	00000000 	.word	0x00000000
 8010238:	0800ffe9 	.word	0x0800ffe9
 801023c:	080110df 	.word	0x080110df

08010240 <_printf_common>:
 8010240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010244:	4616      	mov	r6, r2
 8010246:	4699      	mov	r9, r3
 8010248:	688a      	ldr	r2, [r1, #8]
 801024a:	690b      	ldr	r3, [r1, #16]
 801024c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010250:	4293      	cmp	r3, r2
 8010252:	bfb8      	it	lt
 8010254:	4613      	movlt	r3, r2
 8010256:	6033      	str	r3, [r6, #0]
 8010258:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801025c:	4607      	mov	r7, r0
 801025e:	460c      	mov	r4, r1
 8010260:	b10a      	cbz	r2, 8010266 <_printf_common+0x26>
 8010262:	3301      	adds	r3, #1
 8010264:	6033      	str	r3, [r6, #0]
 8010266:	6823      	ldr	r3, [r4, #0]
 8010268:	0699      	lsls	r1, r3, #26
 801026a:	bf42      	ittt	mi
 801026c:	6833      	ldrmi	r3, [r6, #0]
 801026e:	3302      	addmi	r3, #2
 8010270:	6033      	strmi	r3, [r6, #0]
 8010272:	6825      	ldr	r5, [r4, #0]
 8010274:	f015 0506 	ands.w	r5, r5, #6
 8010278:	d106      	bne.n	8010288 <_printf_common+0x48>
 801027a:	f104 0a19 	add.w	sl, r4, #25
 801027e:	68e3      	ldr	r3, [r4, #12]
 8010280:	6832      	ldr	r2, [r6, #0]
 8010282:	1a9b      	subs	r3, r3, r2
 8010284:	42ab      	cmp	r3, r5
 8010286:	dc26      	bgt.n	80102d6 <_printf_common+0x96>
 8010288:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801028c:	1e13      	subs	r3, r2, #0
 801028e:	6822      	ldr	r2, [r4, #0]
 8010290:	bf18      	it	ne
 8010292:	2301      	movne	r3, #1
 8010294:	0692      	lsls	r2, r2, #26
 8010296:	d42b      	bmi.n	80102f0 <_printf_common+0xb0>
 8010298:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801029c:	4649      	mov	r1, r9
 801029e:	4638      	mov	r0, r7
 80102a0:	47c0      	blx	r8
 80102a2:	3001      	adds	r0, #1
 80102a4:	d01e      	beq.n	80102e4 <_printf_common+0xa4>
 80102a6:	6823      	ldr	r3, [r4, #0]
 80102a8:	6922      	ldr	r2, [r4, #16]
 80102aa:	f003 0306 	and.w	r3, r3, #6
 80102ae:	2b04      	cmp	r3, #4
 80102b0:	bf02      	ittt	eq
 80102b2:	68e5      	ldreq	r5, [r4, #12]
 80102b4:	6833      	ldreq	r3, [r6, #0]
 80102b6:	1aed      	subeq	r5, r5, r3
 80102b8:	68a3      	ldr	r3, [r4, #8]
 80102ba:	bf0c      	ite	eq
 80102bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80102c0:	2500      	movne	r5, #0
 80102c2:	4293      	cmp	r3, r2
 80102c4:	bfc4      	itt	gt
 80102c6:	1a9b      	subgt	r3, r3, r2
 80102c8:	18ed      	addgt	r5, r5, r3
 80102ca:	2600      	movs	r6, #0
 80102cc:	341a      	adds	r4, #26
 80102ce:	42b5      	cmp	r5, r6
 80102d0:	d11a      	bne.n	8010308 <_printf_common+0xc8>
 80102d2:	2000      	movs	r0, #0
 80102d4:	e008      	b.n	80102e8 <_printf_common+0xa8>
 80102d6:	2301      	movs	r3, #1
 80102d8:	4652      	mov	r2, sl
 80102da:	4649      	mov	r1, r9
 80102dc:	4638      	mov	r0, r7
 80102de:	47c0      	blx	r8
 80102e0:	3001      	adds	r0, #1
 80102e2:	d103      	bne.n	80102ec <_printf_common+0xac>
 80102e4:	f04f 30ff 	mov.w	r0, #4294967295
 80102e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ec:	3501      	adds	r5, #1
 80102ee:	e7c6      	b.n	801027e <_printf_common+0x3e>
 80102f0:	18e1      	adds	r1, r4, r3
 80102f2:	1c5a      	adds	r2, r3, #1
 80102f4:	2030      	movs	r0, #48	; 0x30
 80102f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80102fa:	4422      	add	r2, r4
 80102fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010300:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010304:	3302      	adds	r3, #2
 8010306:	e7c7      	b.n	8010298 <_printf_common+0x58>
 8010308:	2301      	movs	r3, #1
 801030a:	4622      	mov	r2, r4
 801030c:	4649      	mov	r1, r9
 801030e:	4638      	mov	r0, r7
 8010310:	47c0      	blx	r8
 8010312:	3001      	adds	r0, #1
 8010314:	d0e6      	beq.n	80102e4 <_printf_common+0xa4>
 8010316:	3601      	adds	r6, #1
 8010318:	e7d9      	b.n	80102ce <_printf_common+0x8e>
	...

0801031c <_printf_i>:
 801031c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010320:	7e0f      	ldrb	r7, [r1, #24]
 8010322:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010324:	2f78      	cmp	r7, #120	; 0x78
 8010326:	4691      	mov	r9, r2
 8010328:	4680      	mov	r8, r0
 801032a:	460c      	mov	r4, r1
 801032c:	469a      	mov	sl, r3
 801032e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010332:	d807      	bhi.n	8010344 <_printf_i+0x28>
 8010334:	2f62      	cmp	r7, #98	; 0x62
 8010336:	d80a      	bhi.n	801034e <_printf_i+0x32>
 8010338:	2f00      	cmp	r7, #0
 801033a:	f000 80d4 	beq.w	80104e6 <_printf_i+0x1ca>
 801033e:	2f58      	cmp	r7, #88	; 0x58
 8010340:	f000 80c0 	beq.w	80104c4 <_printf_i+0x1a8>
 8010344:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010348:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801034c:	e03a      	b.n	80103c4 <_printf_i+0xa8>
 801034e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010352:	2b15      	cmp	r3, #21
 8010354:	d8f6      	bhi.n	8010344 <_printf_i+0x28>
 8010356:	a101      	add	r1, pc, #4	; (adr r1, 801035c <_printf_i+0x40>)
 8010358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801035c:	080103b5 	.word	0x080103b5
 8010360:	080103c9 	.word	0x080103c9
 8010364:	08010345 	.word	0x08010345
 8010368:	08010345 	.word	0x08010345
 801036c:	08010345 	.word	0x08010345
 8010370:	08010345 	.word	0x08010345
 8010374:	080103c9 	.word	0x080103c9
 8010378:	08010345 	.word	0x08010345
 801037c:	08010345 	.word	0x08010345
 8010380:	08010345 	.word	0x08010345
 8010384:	08010345 	.word	0x08010345
 8010388:	080104cd 	.word	0x080104cd
 801038c:	080103f5 	.word	0x080103f5
 8010390:	08010487 	.word	0x08010487
 8010394:	08010345 	.word	0x08010345
 8010398:	08010345 	.word	0x08010345
 801039c:	080104ef 	.word	0x080104ef
 80103a0:	08010345 	.word	0x08010345
 80103a4:	080103f5 	.word	0x080103f5
 80103a8:	08010345 	.word	0x08010345
 80103ac:	08010345 	.word	0x08010345
 80103b0:	0801048f 	.word	0x0801048f
 80103b4:	682b      	ldr	r3, [r5, #0]
 80103b6:	1d1a      	adds	r2, r3, #4
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	602a      	str	r2, [r5, #0]
 80103bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80103c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80103c4:	2301      	movs	r3, #1
 80103c6:	e09f      	b.n	8010508 <_printf_i+0x1ec>
 80103c8:	6820      	ldr	r0, [r4, #0]
 80103ca:	682b      	ldr	r3, [r5, #0]
 80103cc:	0607      	lsls	r7, r0, #24
 80103ce:	f103 0104 	add.w	r1, r3, #4
 80103d2:	6029      	str	r1, [r5, #0]
 80103d4:	d501      	bpl.n	80103da <_printf_i+0xbe>
 80103d6:	681e      	ldr	r6, [r3, #0]
 80103d8:	e003      	b.n	80103e2 <_printf_i+0xc6>
 80103da:	0646      	lsls	r6, r0, #25
 80103dc:	d5fb      	bpl.n	80103d6 <_printf_i+0xba>
 80103de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80103e2:	2e00      	cmp	r6, #0
 80103e4:	da03      	bge.n	80103ee <_printf_i+0xd2>
 80103e6:	232d      	movs	r3, #45	; 0x2d
 80103e8:	4276      	negs	r6, r6
 80103ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80103ee:	485a      	ldr	r0, [pc, #360]	; (8010558 <_printf_i+0x23c>)
 80103f0:	230a      	movs	r3, #10
 80103f2:	e012      	b.n	801041a <_printf_i+0xfe>
 80103f4:	682b      	ldr	r3, [r5, #0]
 80103f6:	6820      	ldr	r0, [r4, #0]
 80103f8:	1d19      	adds	r1, r3, #4
 80103fa:	6029      	str	r1, [r5, #0]
 80103fc:	0605      	lsls	r5, r0, #24
 80103fe:	d501      	bpl.n	8010404 <_printf_i+0xe8>
 8010400:	681e      	ldr	r6, [r3, #0]
 8010402:	e002      	b.n	801040a <_printf_i+0xee>
 8010404:	0641      	lsls	r1, r0, #25
 8010406:	d5fb      	bpl.n	8010400 <_printf_i+0xe4>
 8010408:	881e      	ldrh	r6, [r3, #0]
 801040a:	4853      	ldr	r0, [pc, #332]	; (8010558 <_printf_i+0x23c>)
 801040c:	2f6f      	cmp	r7, #111	; 0x6f
 801040e:	bf0c      	ite	eq
 8010410:	2308      	moveq	r3, #8
 8010412:	230a      	movne	r3, #10
 8010414:	2100      	movs	r1, #0
 8010416:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801041a:	6865      	ldr	r5, [r4, #4]
 801041c:	60a5      	str	r5, [r4, #8]
 801041e:	2d00      	cmp	r5, #0
 8010420:	bfa2      	ittt	ge
 8010422:	6821      	ldrge	r1, [r4, #0]
 8010424:	f021 0104 	bicge.w	r1, r1, #4
 8010428:	6021      	strge	r1, [r4, #0]
 801042a:	b90e      	cbnz	r6, 8010430 <_printf_i+0x114>
 801042c:	2d00      	cmp	r5, #0
 801042e:	d04b      	beq.n	80104c8 <_printf_i+0x1ac>
 8010430:	4615      	mov	r5, r2
 8010432:	fbb6 f1f3 	udiv	r1, r6, r3
 8010436:	fb03 6711 	mls	r7, r3, r1, r6
 801043a:	5dc7      	ldrb	r7, [r0, r7]
 801043c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010440:	4637      	mov	r7, r6
 8010442:	42bb      	cmp	r3, r7
 8010444:	460e      	mov	r6, r1
 8010446:	d9f4      	bls.n	8010432 <_printf_i+0x116>
 8010448:	2b08      	cmp	r3, #8
 801044a:	d10b      	bne.n	8010464 <_printf_i+0x148>
 801044c:	6823      	ldr	r3, [r4, #0]
 801044e:	07de      	lsls	r6, r3, #31
 8010450:	d508      	bpl.n	8010464 <_printf_i+0x148>
 8010452:	6923      	ldr	r3, [r4, #16]
 8010454:	6861      	ldr	r1, [r4, #4]
 8010456:	4299      	cmp	r1, r3
 8010458:	bfde      	ittt	le
 801045a:	2330      	movle	r3, #48	; 0x30
 801045c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010460:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010464:	1b52      	subs	r2, r2, r5
 8010466:	6122      	str	r2, [r4, #16]
 8010468:	f8cd a000 	str.w	sl, [sp]
 801046c:	464b      	mov	r3, r9
 801046e:	aa03      	add	r2, sp, #12
 8010470:	4621      	mov	r1, r4
 8010472:	4640      	mov	r0, r8
 8010474:	f7ff fee4 	bl	8010240 <_printf_common>
 8010478:	3001      	adds	r0, #1
 801047a:	d14a      	bne.n	8010512 <_printf_i+0x1f6>
 801047c:	f04f 30ff 	mov.w	r0, #4294967295
 8010480:	b004      	add	sp, #16
 8010482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010486:	6823      	ldr	r3, [r4, #0]
 8010488:	f043 0320 	orr.w	r3, r3, #32
 801048c:	6023      	str	r3, [r4, #0]
 801048e:	4833      	ldr	r0, [pc, #204]	; (801055c <_printf_i+0x240>)
 8010490:	2778      	movs	r7, #120	; 0x78
 8010492:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010496:	6823      	ldr	r3, [r4, #0]
 8010498:	6829      	ldr	r1, [r5, #0]
 801049a:	061f      	lsls	r7, r3, #24
 801049c:	f851 6b04 	ldr.w	r6, [r1], #4
 80104a0:	d402      	bmi.n	80104a8 <_printf_i+0x18c>
 80104a2:	065f      	lsls	r7, r3, #25
 80104a4:	bf48      	it	mi
 80104a6:	b2b6      	uxthmi	r6, r6
 80104a8:	07df      	lsls	r7, r3, #31
 80104aa:	bf48      	it	mi
 80104ac:	f043 0320 	orrmi.w	r3, r3, #32
 80104b0:	6029      	str	r1, [r5, #0]
 80104b2:	bf48      	it	mi
 80104b4:	6023      	strmi	r3, [r4, #0]
 80104b6:	b91e      	cbnz	r6, 80104c0 <_printf_i+0x1a4>
 80104b8:	6823      	ldr	r3, [r4, #0]
 80104ba:	f023 0320 	bic.w	r3, r3, #32
 80104be:	6023      	str	r3, [r4, #0]
 80104c0:	2310      	movs	r3, #16
 80104c2:	e7a7      	b.n	8010414 <_printf_i+0xf8>
 80104c4:	4824      	ldr	r0, [pc, #144]	; (8010558 <_printf_i+0x23c>)
 80104c6:	e7e4      	b.n	8010492 <_printf_i+0x176>
 80104c8:	4615      	mov	r5, r2
 80104ca:	e7bd      	b.n	8010448 <_printf_i+0x12c>
 80104cc:	682b      	ldr	r3, [r5, #0]
 80104ce:	6826      	ldr	r6, [r4, #0]
 80104d0:	6961      	ldr	r1, [r4, #20]
 80104d2:	1d18      	adds	r0, r3, #4
 80104d4:	6028      	str	r0, [r5, #0]
 80104d6:	0635      	lsls	r5, r6, #24
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	d501      	bpl.n	80104e0 <_printf_i+0x1c4>
 80104dc:	6019      	str	r1, [r3, #0]
 80104de:	e002      	b.n	80104e6 <_printf_i+0x1ca>
 80104e0:	0670      	lsls	r0, r6, #25
 80104e2:	d5fb      	bpl.n	80104dc <_printf_i+0x1c0>
 80104e4:	8019      	strh	r1, [r3, #0]
 80104e6:	2300      	movs	r3, #0
 80104e8:	6123      	str	r3, [r4, #16]
 80104ea:	4615      	mov	r5, r2
 80104ec:	e7bc      	b.n	8010468 <_printf_i+0x14c>
 80104ee:	682b      	ldr	r3, [r5, #0]
 80104f0:	1d1a      	adds	r2, r3, #4
 80104f2:	602a      	str	r2, [r5, #0]
 80104f4:	681d      	ldr	r5, [r3, #0]
 80104f6:	6862      	ldr	r2, [r4, #4]
 80104f8:	2100      	movs	r1, #0
 80104fa:	4628      	mov	r0, r5
 80104fc:	f7ef fe68 	bl	80001d0 <memchr>
 8010500:	b108      	cbz	r0, 8010506 <_printf_i+0x1ea>
 8010502:	1b40      	subs	r0, r0, r5
 8010504:	6060      	str	r0, [r4, #4]
 8010506:	6863      	ldr	r3, [r4, #4]
 8010508:	6123      	str	r3, [r4, #16]
 801050a:	2300      	movs	r3, #0
 801050c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010510:	e7aa      	b.n	8010468 <_printf_i+0x14c>
 8010512:	6923      	ldr	r3, [r4, #16]
 8010514:	462a      	mov	r2, r5
 8010516:	4649      	mov	r1, r9
 8010518:	4640      	mov	r0, r8
 801051a:	47d0      	blx	sl
 801051c:	3001      	adds	r0, #1
 801051e:	d0ad      	beq.n	801047c <_printf_i+0x160>
 8010520:	6823      	ldr	r3, [r4, #0]
 8010522:	079b      	lsls	r3, r3, #30
 8010524:	d413      	bmi.n	801054e <_printf_i+0x232>
 8010526:	68e0      	ldr	r0, [r4, #12]
 8010528:	9b03      	ldr	r3, [sp, #12]
 801052a:	4298      	cmp	r0, r3
 801052c:	bfb8      	it	lt
 801052e:	4618      	movlt	r0, r3
 8010530:	e7a6      	b.n	8010480 <_printf_i+0x164>
 8010532:	2301      	movs	r3, #1
 8010534:	4632      	mov	r2, r6
 8010536:	4649      	mov	r1, r9
 8010538:	4640      	mov	r0, r8
 801053a:	47d0      	blx	sl
 801053c:	3001      	adds	r0, #1
 801053e:	d09d      	beq.n	801047c <_printf_i+0x160>
 8010540:	3501      	adds	r5, #1
 8010542:	68e3      	ldr	r3, [r4, #12]
 8010544:	9903      	ldr	r1, [sp, #12]
 8010546:	1a5b      	subs	r3, r3, r1
 8010548:	42ab      	cmp	r3, r5
 801054a:	dcf2      	bgt.n	8010532 <_printf_i+0x216>
 801054c:	e7eb      	b.n	8010526 <_printf_i+0x20a>
 801054e:	2500      	movs	r5, #0
 8010550:	f104 0619 	add.w	r6, r4, #25
 8010554:	e7f5      	b.n	8010542 <_printf_i+0x226>
 8010556:	bf00      	nop
 8010558:	080110ea 	.word	0x080110ea
 801055c:	080110fb 	.word	0x080110fb

08010560 <__swbuf_r>:
 8010560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010562:	460e      	mov	r6, r1
 8010564:	4614      	mov	r4, r2
 8010566:	4605      	mov	r5, r0
 8010568:	b118      	cbz	r0, 8010572 <__swbuf_r+0x12>
 801056a:	6a03      	ldr	r3, [r0, #32]
 801056c:	b90b      	cbnz	r3, 8010572 <__swbuf_r+0x12>
 801056e:	f7fe f9df 	bl	800e930 <__sinit>
 8010572:	69a3      	ldr	r3, [r4, #24]
 8010574:	60a3      	str	r3, [r4, #8]
 8010576:	89a3      	ldrh	r3, [r4, #12]
 8010578:	071a      	lsls	r2, r3, #28
 801057a:	d525      	bpl.n	80105c8 <__swbuf_r+0x68>
 801057c:	6923      	ldr	r3, [r4, #16]
 801057e:	b31b      	cbz	r3, 80105c8 <__swbuf_r+0x68>
 8010580:	6823      	ldr	r3, [r4, #0]
 8010582:	6922      	ldr	r2, [r4, #16]
 8010584:	1a98      	subs	r0, r3, r2
 8010586:	6963      	ldr	r3, [r4, #20]
 8010588:	b2f6      	uxtb	r6, r6
 801058a:	4283      	cmp	r3, r0
 801058c:	4637      	mov	r7, r6
 801058e:	dc04      	bgt.n	801059a <__swbuf_r+0x3a>
 8010590:	4621      	mov	r1, r4
 8010592:	4628      	mov	r0, r5
 8010594:	f7ff fc84 	bl	800fea0 <_fflush_r>
 8010598:	b9e0      	cbnz	r0, 80105d4 <__swbuf_r+0x74>
 801059a:	68a3      	ldr	r3, [r4, #8]
 801059c:	3b01      	subs	r3, #1
 801059e:	60a3      	str	r3, [r4, #8]
 80105a0:	6823      	ldr	r3, [r4, #0]
 80105a2:	1c5a      	adds	r2, r3, #1
 80105a4:	6022      	str	r2, [r4, #0]
 80105a6:	701e      	strb	r6, [r3, #0]
 80105a8:	6962      	ldr	r2, [r4, #20]
 80105aa:	1c43      	adds	r3, r0, #1
 80105ac:	429a      	cmp	r2, r3
 80105ae:	d004      	beq.n	80105ba <__swbuf_r+0x5a>
 80105b0:	89a3      	ldrh	r3, [r4, #12]
 80105b2:	07db      	lsls	r3, r3, #31
 80105b4:	d506      	bpl.n	80105c4 <__swbuf_r+0x64>
 80105b6:	2e0a      	cmp	r6, #10
 80105b8:	d104      	bne.n	80105c4 <__swbuf_r+0x64>
 80105ba:	4621      	mov	r1, r4
 80105bc:	4628      	mov	r0, r5
 80105be:	f7ff fc6f 	bl	800fea0 <_fflush_r>
 80105c2:	b938      	cbnz	r0, 80105d4 <__swbuf_r+0x74>
 80105c4:	4638      	mov	r0, r7
 80105c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105c8:	4621      	mov	r1, r4
 80105ca:	4628      	mov	r0, r5
 80105cc:	f000 f806 	bl	80105dc <__swsetup_r>
 80105d0:	2800      	cmp	r0, #0
 80105d2:	d0d5      	beq.n	8010580 <__swbuf_r+0x20>
 80105d4:	f04f 37ff 	mov.w	r7, #4294967295
 80105d8:	e7f4      	b.n	80105c4 <__swbuf_r+0x64>
	...

080105dc <__swsetup_r>:
 80105dc:	b538      	push	{r3, r4, r5, lr}
 80105de:	4b2a      	ldr	r3, [pc, #168]	; (8010688 <__swsetup_r+0xac>)
 80105e0:	4605      	mov	r5, r0
 80105e2:	6818      	ldr	r0, [r3, #0]
 80105e4:	460c      	mov	r4, r1
 80105e6:	b118      	cbz	r0, 80105f0 <__swsetup_r+0x14>
 80105e8:	6a03      	ldr	r3, [r0, #32]
 80105ea:	b90b      	cbnz	r3, 80105f0 <__swsetup_r+0x14>
 80105ec:	f7fe f9a0 	bl	800e930 <__sinit>
 80105f0:	89a3      	ldrh	r3, [r4, #12]
 80105f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80105f6:	0718      	lsls	r0, r3, #28
 80105f8:	d422      	bmi.n	8010640 <__swsetup_r+0x64>
 80105fa:	06d9      	lsls	r1, r3, #27
 80105fc:	d407      	bmi.n	801060e <__swsetup_r+0x32>
 80105fe:	2309      	movs	r3, #9
 8010600:	602b      	str	r3, [r5, #0]
 8010602:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010606:	81a3      	strh	r3, [r4, #12]
 8010608:	f04f 30ff 	mov.w	r0, #4294967295
 801060c:	e034      	b.n	8010678 <__swsetup_r+0x9c>
 801060e:	0758      	lsls	r0, r3, #29
 8010610:	d512      	bpl.n	8010638 <__swsetup_r+0x5c>
 8010612:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010614:	b141      	cbz	r1, 8010628 <__swsetup_r+0x4c>
 8010616:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801061a:	4299      	cmp	r1, r3
 801061c:	d002      	beq.n	8010624 <__swsetup_r+0x48>
 801061e:	4628      	mov	r0, r5
 8010620:	f7fe fa9c 	bl	800eb5c <_free_r>
 8010624:	2300      	movs	r3, #0
 8010626:	6363      	str	r3, [r4, #52]	; 0x34
 8010628:	89a3      	ldrh	r3, [r4, #12]
 801062a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801062e:	81a3      	strh	r3, [r4, #12]
 8010630:	2300      	movs	r3, #0
 8010632:	6063      	str	r3, [r4, #4]
 8010634:	6923      	ldr	r3, [r4, #16]
 8010636:	6023      	str	r3, [r4, #0]
 8010638:	89a3      	ldrh	r3, [r4, #12]
 801063a:	f043 0308 	orr.w	r3, r3, #8
 801063e:	81a3      	strh	r3, [r4, #12]
 8010640:	6923      	ldr	r3, [r4, #16]
 8010642:	b94b      	cbnz	r3, 8010658 <__swsetup_r+0x7c>
 8010644:	89a3      	ldrh	r3, [r4, #12]
 8010646:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801064a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801064e:	d003      	beq.n	8010658 <__swsetup_r+0x7c>
 8010650:	4621      	mov	r1, r4
 8010652:	4628      	mov	r0, r5
 8010654:	f000 f884 	bl	8010760 <__smakebuf_r>
 8010658:	89a0      	ldrh	r0, [r4, #12]
 801065a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801065e:	f010 0301 	ands.w	r3, r0, #1
 8010662:	d00a      	beq.n	801067a <__swsetup_r+0x9e>
 8010664:	2300      	movs	r3, #0
 8010666:	60a3      	str	r3, [r4, #8]
 8010668:	6963      	ldr	r3, [r4, #20]
 801066a:	425b      	negs	r3, r3
 801066c:	61a3      	str	r3, [r4, #24]
 801066e:	6923      	ldr	r3, [r4, #16]
 8010670:	b943      	cbnz	r3, 8010684 <__swsetup_r+0xa8>
 8010672:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010676:	d1c4      	bne.n	8010602 <__swsetup_r+0x26>
 8010678:	bd38      	pop	{r3, r4, r5, pc}
 801067a:	0781      	lsls	r1, r0, #30
 801067c:	bf58      	it	pl
 801067e:	6963      	ldrpl	r3, [r4, #20]
 8010680:	60a3      	str	r3, [r4, #8]
 8010682:	e7f4      	b.n	801066e <__swsetup_r+0x92>
 8010684:	2000      	movs	r0, #0
 8010686:	e7f7      	b.n	8010678 <__swsetup_r+0x9c>
 8010688:	200001f4 	.word	0x200001f4

0801068c <_raise_r>:
 801068c:	291f      	cmp	r1, #31
 801068e:	b538      	push	{r3, r4, r5, lr}
 8010690:	4604      	mov	r4, r0
 8010692:	460d      	mov	r5, r1
 8010694:	d904      	bls.n	80106a0 <_raise_r+0x14>
 8010696:	2316      	movs	r3, #22
 8010698:	6003      	str	r3, [r0, #0]
 801069a:	f04f 30ff 	mov.w	r0, #4294967295
 801069e:	bd38      	pop	{r3, r4, r5, pc}
 80106a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80106a2:	b112      	cbz	r2, 80106aa <_raise_r+0x1e>
 80106a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80106a8:	b94b      	cbnz	r3, 80106be <_raise_r+0x32>
 80106aa:	4620      	mov	r0, r4
 80106ac:	f000 f830 	bl	8010710 <_getpid_r>
 80106b0:	462a      	mov	r2, r5
 80106b2:	4601      	mov	r1, r0
 80106b4:	4620      	mov	r0, r4
 80106b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80106ba:	f000 b817 	b.w	80106ec <_kill_r>
 80106be:	2b01      	cmp	r3, #1
 80106c0:	d00a      	beq.n	80106d8 <_raise_r+0x4c>
 80106c2:	1c59      	adds	r1, r3, #1
 80106c4:	d103      	bne.n	80106ce <_raise_r+0x42>
 80106c6:	2316      	movs	r3, #22
 80106c8:	6003      	str	r3, [r0, #0]
 80106ca:	2001      	movs	r0, #1
 80106cc:	e7e7      	b.n	801069e <_raise_r+0x12>
 80106ce:	2400      	movs	r4, #0
 80106d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80106d4:	4628      	mov	r0, r5
 80106d6:	4798      	blx	r3
 80106d8:	2000      	movs	r0, #0
 80106da:	e7e0      	b.n	801069e <_raise_r+0x12>

080106dc <raise>:
 80106dc:	4b02      	ldr	r3, [pc, #8]	; (80106e8 <raise+0xc>)
 80106de:	4601      	mov	r1, r0
 80106e0:	6818      	ldr	r0, [r3, #0]
 80106e2:	f7ff bfd3 	b.w	801068c <_raise_r>
 80106e6:	bf00      	nop
 80106e8:	200001f4 	.word	0x200001f4

080106ec <_kill_r>:
 80106ec:	b538      	push	{r3, r4, r5, lr}
 80106ee:	4d07      	ldr	r5, [pc, #28]	; (801070c <_kill_r+0x20>)
 80106f0:	2300      	movs	r3, #0
 80106f2:	4604      	mov	r4, r0
 80106f4:	4608      	mov	r0, r1
 80106f6:	4611      	mov	r1, r2
 80106f8:	602b      	str	r3, [r5, #0]
 80106fa:	f7f2 fcb5 	bl	8003068 <_kill>
 80106fe:	1c43      	adds	r3, r0, #1
 8010700:	d102      	bne.n	8010708 <_kill_r+0x1c>
 8010702:	682b      	ldr	r3, [r5, #0]
 8010704:	b103      	cbz	r3, 8010708 <_kill_r+0x1c>
 8010706:	6023      	str	r3, [r4, #0]
 8010708:	bd38      	pop	{r3, r4, r5, pc}
 801070a:	bf00      	nop
 801070c:	20001054 	.word	0x20001054

08010710 <_getpid_r>:
 8010710:	f7f2 bca2 	b.w	8003058 <_getpid>

08010714 <__swhatbuf_r>:
 8010714:	b570      	push	{r4, r5, r6, lr}
 8010716:	460c      	mov	r4, r1
 8010718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801071c:	2900      	cmp	r1, #0
 801071e:	b096      	sub	sp, #88	; 0x58
 8010720:	4615      	mov	r5, r2
 8010722:	461e      	mov	r6, r3
 8010724:	da0d      	bge.n	8010742 <__swhatbuf_r+0x2e>
 8010726:	89a3      	ldrh	r3, [r4, #12]
 8010728:	f013 0f80 	tst.w	r3, #128	; 0x80
 801072c:	f04f 0100 	mov.w	r1, #0
 8010730:	bf0c      	ite	eq
 8010732:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010736:	2340      	movne	r3, #64	; 0x40
 8010738:	2000      	movs	r0, #0
 801073a:	6031      	str	r1, [r6, #0]
 801073c:	602b      	str	r3, [r5, #0]
 801073e:	b016      	add	sp, #88	; 0x58
 8010740:	bd70      	pop	{r4, r5, r6, pc}
 8010742:	466a      	mov	r2, sp
 8010744:	f000 f848 	bl	80107d8 <_fstat_r>
 8010748:	2800      	cmp	r0, #0
 801074a:	dbec      	blt.n	8010726 <__swhatbuf_r+0x12>
 801074c:	9901      	ldr	r1, [sp, #4]
 801074e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010752:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010756:	4259      	negs	r1, r3
 8010758:	4159      	adcs	r1, r3
 801075a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801075e:	e7eb      	b.n	8010738 <__swhatbuf_r+0x24>

08010760 <__smakebuf_r>:
 8010760:	898b      	ldrh	r3, [r1, #12]
 8010762:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010764:	079d      	lsls	r5, r3, #30
 8010766:	4606      	mov	r6, r0
 8010768:	460c      	mov	r4, r1
 801076a:	d507      	bpl.n	801077c <__smakebuf_r+0x1c>
 801076c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010770:	6023      	str	r3, [r4, #0]
 8010772:	6123      	str	r3, [r4, #16]
 8010774:	2301      	movs	r3, #1
 8010776:	6163      	str	r3, [r4, #20]
 8010778:	b002      	add	sp, #8
 801077a:	bd70      	pop	{r4, r5, r6, pc}
 801077c:	ab01      	add	r3, sp, #4
 801077e:	466a      	mov	r2, sp
 8010780:	f7ff ffc8 	bl	8010714 <__swhatbuf_r>
 8010784:	9900      	ldr	r1, [sp, #0]
 8010786:	4605      	mov	r5, r0
 8010788:	4630      	mov	r0, r6
 801078a:	f7fe fdab 	bl	800f2e4 <_malloc_r>
 801078e:	b948      	cbnz	r0, 80107a4 <__smakebuf_r+0x44>
 8010790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010794:	059a      	lsls	r2, r3, #22
 8010796:	d4ef      	bmi.n	8010778 <__smakebuf_r+0x18>
 8010798:	f023 0303 	bic.w	r3, r3, #3
 801079c:	f043 0302 	orr.w	r3, r3, #2
 80107a0:	81a3      	strh	r3, [r4, #12]
 80107a2:	e7e3      	b.n	801076c <__smakebuf_r+0xc>
 80107a4:	89a3      	ldrh	r3, [r4, #12]
 80107a6:	6020      	str	r0, [r4, #0]
 80107a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107ac:	81a3      	strh	r3, [r4, #12]
 80107ae:	9b00      	ldr	r3, [sp, #0]
 80107b0:	6163      	str	r3, [r4, #20]
 80107b2:	9b01      	ldr	r3, [sp, #4]
 80107b4:	6120      	str	r0, [r4, #16]
 80107b6:	b15b      	cbz	r3, 80107d0 <__smakebuf_r+0x70>
 80107b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107bc:	4630      	mov	r0, r6
 80107be:	f000 f81d 	bl	80107fc <_isatty_r>
 80107c2:	b128      	cbz	r0, 80107d0 <__smakebuf_r+0x70>
 80107c4:	89a3      	ldrh	r3, [r4, #12]
 80107c6:	f023 0303 	bic.w	r3, r3, #3
 80107ca:	f043 0301 	orr.w	r3, r3, #1
 80107ce:	81a3      	strh	r3, [r4, #12]
 80107d0:	89a3      	ldrh	r3, [r4, #12]
 80107d2:	431d      	orrs	r5, r3
 80107d4:	81a5      	strh	r5, [r4, #12]
 80107d6:	e7cf      	b.n	8010778 <__smakebuf_r+0x18>

080107d8 <_fstat_r>:
 80107d8:	b538      	push	{r3, r4, r5, lr}
 80107da:	4d07      	ldr	r5, [pc, #28]	; (80107f8 <_fstat_r+0x20>)
 80107dc:	2300      	movs	r3, #0
 80107de:	4604      	mov	r4, r0
 80107e0:	4608      	mov	r0, r1
 80107e2:	4611      	mov	r1, r2
 80107e4:	602b      	str	r3, [r5, #0]
 80107e6:	f7f2 fc9e 	bl	8003126 <_fstat>
 80107ea:	1c43      	adds	r3, r0, #1
 80107ec:	d102      	bne.n	80107f4 <_fstat_r+0x1c>
 80107ee:	682b      	ldr	r3, [r5, #0]
 80107f0:	b103      	cbz	r3, 80107f4 <_fstat_r+0x1c>
 80107f2:	6023      	str	r3, [r4, #0]
 80107f4:	bd38      	pop	{r3, r4, r5, pc}
 80107f6:	bf00      	nop
 80107f8:	20001054 	.word	0x20001054

080107fc <_isatty_r>:
 80107fc:	b538      	push	{r3, r4, r5, lr}
 80107fe:	4d06      	ldr	r5, [pc, #24]	; (8010818 <_isatty_r+0x1c>)
 8010800:	2300      	movs	r3, #0
 8010802:	4604      	mov	r4, r0
 8010804:	4608      	mov	r0, r1
 8010806:	602b      	str	r3, [r5, #0]
 8010808:	f7f2 fc9d 	bl	8003146 <_isatty>
 801080c:	1c43      	adds	r3, r0, #1
 801080e:	d102      	bne.n	8010816 <_isatty_r+0x1a>
 8010810:	682b      	ldr	r3, [r5, #0]
 8010812:	b103      	cbz	r3, 8010816 <_isatty_r+0x1a>
 8010814:	6023      	str	r3, [r4, #0]
 8010816:	bd38      	pop	{r3, r4, r5, pc}
 8010818:	20001054 	.word	0x20001054

0801081c <_init>:
 801081c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801081e:	bf00      	nop
 8010820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010822:	bc08      	pop	{r3}
 8010824:	469e      	mov	lr, r3
 8010826:	4770      	bx	lr

08010828 <_fini>:
 8010828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801082a:	bf00      	nop
 801082c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801082e:	bc08      	pop	{r3}
 8010830:	469e      	mov	lr, r3
 8010832:	4770      	bx	lr
