// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/19/2023 21:27:42"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module procesadorArm (
	clk,
	clkArduino,
	rst,
	readEnable,
	dataArduino);
input 	clk;
input 	clkArduino;
input 	rst;
input 	readEnable;
output 	[15:0] dataArduino;

// Design Ports Information
// clkArduino	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readEnable	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[0]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[2]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[5]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[6]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[7]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[8]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[10]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[13]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[14]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataArduino[15]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \clkArduino~input_o ;
wire \readEnable~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \PR|CPU|R0|rf[0][0]~feeder_combout ;
wire \rst~input_o ;
wire \PR|regFD|InstrReg[30]~feeder_combout ;
wire \PR|CPU|regDE|RegWriteReg~q ;
wire \PR|CPU|regEM|RegWriteReg~q ;
wire \PR|CPU|regMW|RegWriteReg~q ;
wire \PR|CPU|R0|rf[0][0]~q ;
wire \PR|CPU|regDE|RD1Reg[0]~0_combout ;
wire \PR|CPU|R0|rf[0][1]~0_combout ;
wire \PR|CPU|R0|rf[0][1]~q ;
wire \PR|CPU|regDE|RD1Reg[1]~1_combout ;
wire \PR|CPU|R0|rf[0][2]~q ;
wire \PR|CPU|R0|rf[0][3]~feeder_combout ;
wire \PR|CPU|R0|rf[0][3]~q ;
wire \PR|CPU|regDE|RD1Reg[3]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[4]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[4]~feeder_combout ;
wire \PR|CPU|R0|rf[0][4]~feeder_combout ;
wire \PR|CPU|R0|rf[0][4]~q ;
wire \PR|CPU|regDE|RD1Reg[4]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[5]~feeder_combout ;
wire \PR|CPU|R0|rf[0][5]~feeder_combout ;
wire \PR|CPU|R0|rf[0][5]~q ;
wire \PR|CPU|regEM|ALUResultReg[6]~feeder_combout ;
wire \PR|CPU|R0|rf[0][6]~feeder_combout ;
wire \PR|CPU|R0|rf[0][6]~q ;
wire \PR|CPU|regDE|RD1Reg[6]~feeder_combout ;
wire \PR|CPU|R0|rf[0][7]~feeder_combout ;
wire \PR|CPU|R0|rf[0][7]~q ;
wire \PR|CPU|regDE|RD1Reg[7]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[8]~feeder_combout ;
wire \PR|CPU|R0|rf[0][8]~feeder_combout ;
wire \PR|CPU|R0|rf[0][8]~q ;
wire \PR|CPU|regDE|RD1Reg[8]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[9]~feeder_combout ;
wire \PR|CPU|R0|rf[0][9]~feeder_combout ;
wire \PR|CPU|R0|rf[0][9]~q ;
wire \PR|CPU|regDE|RD1Reg[9]~feeder_combout ;
wire \PR|CPU|R0|rf[0][10]~q ;
wire \PR|CPU|regDE|RD1Reg[10]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[11]~feeder_combout ;
wire \PR|CPU|R0|rf[0][11]~q ;
wire \PR|CPU|regEM|ALUResultReg[12]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[12]~feeder_combout ;
wire \PR|CPU|R0|rf[0][12]~feeder_combout ;
wire \PR|CPU|R0|rf[0][12]~q ;
wire \PR|CPU|regDE|RD1Reg[12]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[13]~feeder_combout ;
wire \PR|CPU|R0|rf[0][13]~feeder_combout ;
wire \PR|CPU|R0|rf[0][13]~q ;
wire \PR|CPU|regDE|RD1Reg[13]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[14]~feeder_combout ;
wire \PR|CPU|R0|rf[0][14]~feeder_combout ;
wire \PR|CPU|R0|rf[0][14]~q ;
wire \PR|CPU|regEM|ALUResultReg[15]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[15]~feeder_combout ;
wire \PR|CPU|R0|rf[0][15]~feeder_combout ;
wire \PR|CPU|R0|rf[0][15]~q ;
wire \PR|CPU|regEM|ALUResultReg[16]~feeder_combout ;
wire \PR|CPU|regMW|ALUOutReg[16]~feeder_combout ;
wire \PR|CPU|R0|rf[0][16]~q ;
wire \PR|CPU|regEM|ALUResultReg[17]~DUPLICATE_q ;
wire \PR|CPU|regMW|ALUOutReg[17]~feeder_combout ;
wire \PR|CPU|R0|rf[0][17]~feeder_combout ;
wire \PR|CPU|R0|rf[0][17]~q ;
wire \PR|CPU|regEM|ALUResultReg[18]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[18]~DUPLICATE_q ;
wire \PR|CPU|R0|rf[0][18]~feeder_combout ;
wire \PR|CPU|R0|rf[0][18]~q ;
wire \PR|CPU|regDE|RD1Reg[18]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[19]~feeder_combout ;
wire \PR|CPU|regEM|ALUResultReg[19]~DUPLICATE_q ;
wire \PR|CPU|regMW|ALUOutReg[19]~feeder_combout ;
wire \PR|CPU|R0|rf[0][19]~feeder_combout ;
wire \PR|CPU|R0|rf[0][19]~q ;
wire \PR|CPU|regEM|ALUResultReg[20]~feeder_combout ;
wire \PR|CS|LessThan1~0_combout ;
wire \~GND~combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire [31:0] \PR|CPU|regEM|ALUResultReg ;
wire [3:0] \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w ;
wire [31:0] \PR|CPU|regDE|RD1Reg ;
wire [31:0] \PR|CPU|regMW|ALUOutReg ;
wire [31:0] \PR|regFD|InstrReg ;

wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \dataArduino[0]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[0]),
	.obar());
// synopsys translate_off
defparam \dataArduino[0]~output .bus_hold = "false";
defparam \dataArduino[0]~output .open_drain_output = "false";
defparam \dataArduino[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \dataArduino[1]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[1]),
	.obar());
// synopsys translate_off
defparam \dataArduino[1]~output .bus_hold = "false";
defparam \dataArduino[1]~output .open_drain_output = "false";
defparam \dataArduino[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \dataArduino[2]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[2]),
	.obar());
// synopsys translate_off
defparam \dataArduino[2]~output .bus_hold = "false";
defparam \dataArduino[2]~output .open_drain_output = "false";
defparam \dataArduino[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \dataArduino[3]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[3]),
	.obar());
// synopsys translate_off
defparam \dataArduino[3]~output .bus_hold = "false";
defparam \dataArduino[3]~output .open_drain_output = "false";
defparam \dataArduino[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \dataArduino[4]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[4]),
	.obar());
// synopsys translate_off
defparam \dataArduino[4]~output .bus_hold = "false";
defparam \dataArduino[4]~output .open_drain_output = "false";
defparam \dataArduino[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \dataArduino[5]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[5]),
	.obar());
// synopsys translate_off
defparam \dataArduino[5]~output .bus_hold = "false";
defparam \dataArduino[5]~output .open_drain_output = "false";
defparam \dataArduino[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \dataArduino[6]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[6]),
	.obar());
// synopsys translate_off
defparam \dataArduino[6]~output .bus_hold = "false";
defparam \dataArduino[6]~output .open_drain_output = "false";
defparam \dataArduino[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \dataArduino[7]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[7]),
	.obar());
// synopsys translate_off
defparam \dataArduino[7]~output .bus_hold = "false";
defparam \dataArduino[7]~output .open_drain_output = "false";
defparam \dataArduino[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \dataArduino[8]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[8]),
	.obar());
// synopsys translate_off
defparam \dataArduino[8]~output .bus_hold = "false";
defparam \dataArduino[8]~output .open_drain_output = "false";
defparam \dataArduino[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \dataArduino[9]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[9]),
	.obar());
// synopsys translate_off
defparam \dataArduino[9]~output .bus_hold = "false";
defparam \dataArduino[9]~output .open_drain_output = "false";
defparam \dataArduino[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \dataArduino[10]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[10]),
	.obar());
// synopsys translate_off
defparam \dataArduino[10]~output .bus_hold = "false";
defparam \dataArduino[10]~output .open_drain_output = "false";
defparam \dataArduino[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \dataArduino[11]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[11]),
	.obar());
// synopsys translate_off
defparam \dataArduino[11]~output .bus_hold = "false";
defparam \dataArduino[11]~output .open_drain_output = "false";
defparam \dataArduino[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \dataArduino[12]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[12]),
	.obar());
// synopsys translate_off
defparam \dataArduino[12]~output .bus_hold = "false";
defparam \dataArduino[12]~output .open_drain_output = "false";
defparam \dataArduino[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \dataArduino[13]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[13]),
	.obar());
// synopsys translate_off
defparam \dataArduino[13]~output .bus_hold = "false";
defparam \dataArduino[13]~output .open_drain_output = "false";
defparam \dataArduino[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \dataArduino[14]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[14]),
	.obar());
// synopsys translate_off
defparam \dataArduino[14]~output .bus_hold = "false";
defparam \dataArduino[14]~output .open_drain_output = "false";
defparam \dataArduino[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \dataArduino[15]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataArduino[15]),
	.obar());
// synopsys translate_off
defparam \dataArduino[15]~output .bus_hold = "false";
defparam \dataArduino[15]~output .open_drain_output = "false";
defparam \dataArduino[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \PR|CPU|R0|rf[0][0]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][0]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \PR|CPU|R0|rf[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N9
cyclonev_lcell_comb \PR|regFD|InstrReg[30]~feeder (
// Equation(s):
// \PR|regFD|InstrReg[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|regFD|InstrReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|regFD|InstrReg[30]~feeder .extended_lut = "off";
defparam \PR|regFD|InstrReg[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \PR|regFD|InstrReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N11
dffeas \PR|regFD|InstrReg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|regFD|InstrReg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|regFD|InstrReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|regFD|InstrReg[30] .is_wysiwyg = "true";
defparam \PR|regFD|InstrReg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N8
dffeas \PR|CPU|regDE|RegWriteReg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|regFD|InstrReg [30]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RegWriteReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RegWriteReg .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RegWriteReg .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N22
dffeas \PR|CPU|regEM|RegWriteReg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RegWriteReg~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|RegWriteReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|RegWriteReg .is_wysiwyg = "true";
defparam \PR|CPU|regEM|RegWriteReg .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \PR|CPU|regMW|RegWriteReg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|RegWriteReg~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|RegWriteReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|RegWriteReg .is_wysiwyg = "true";
defparam \PR|CPU|regMW|RegWriteReg .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N41
dffeas \PR|CPU|R0|rf[0][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][0] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[0]~0 (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[0]~0_combout  = ( !\PR|CPU|R0|rf[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[0]~0 .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PR|CPU|regDE|RD1Reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \PR|CPU|regDE|RD1Reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[0] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N5
dffeas \PR|CPU|regEM|ALUResultReg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[1] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N17
dffeas \PR|CPU|regMW|ALUOutReg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[1] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N39
cyclonev_lcell_comb \PR|CPU|R0|rf[0][1]~0 (
// Equation(s):
// \PR|CPU|R0|rf[0][1]~0_combout  = ( !\PR|CPU|regMW|ALUOutReg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][1]~0 .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PR|CPU|R0|rf[0][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N41
dffeas \PR|CPU|R0|rf[0][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][1] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N57
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[1]~1 (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[1]~1_combout  = ( !\PR|CPU|R0|rf[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[1]~1 .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PR|CPU|regDE|RD1Reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N59
dffeas \PR|CPU|regDE|RD1Reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[1] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N26
dffeas \PR|CPU|regEM|ALUResultReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[2] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N28
dffeas \PR|CPU|regMW|ALUOutReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[2] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N38
dffeas \PR|CPU|R0|rf[0][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regMW|ALUOutReg [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][2] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N34
dffeas \PR|CPU|regDE|RD1Reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][2]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[2] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N44
dffeas \PR|CPU|regEM|ALUResultReg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[3] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N58
dffeas \PR|CPU|regMW|ALUOutReg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[3] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \PR|CPU|R0|rf[0][3]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][3]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][3]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N43
dffeas \PR|CPU|R0|rf[0][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][3] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N33
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[3]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[3]~feeder_combout  = ( \PR|CPU|R0|rf[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[3]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N34
dffeas \PR|CPU|regDE|RD1Reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[3] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[4]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[4]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[4]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N50
dffeas \PR|CPU|regEM|ALUResultReg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[4] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[4]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[4]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[4]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N40
dffeas \PR|CPU|regMW|ALUOutReg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[4] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N51
cyclonev_lcell_comb \PR|CPU|R0|rf[0][4]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][4]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][4]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N53
dffeas \PR|CPU|R0|rf[0][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][4] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N9
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[4]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[4]~feeder_combout  = ( \PR|CPU|R0|rf[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[4]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N10
dffeas \PR|CPU|regDE|RD1Reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[4] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[5]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[5]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[5]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N44
dffeas \PR|CPU|regEM|ALUResultReg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[5] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N1
dffeas \PR|CPU|regMW|ALUOutReg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[5] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \PR|CPU|R0|rf[0][5]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][5]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][5]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N7
dffeas \PR|CPU|R0|rf[0][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][5] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N53
dffeas \PR|CPU|regDE|RD1Reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][5]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[5] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N48
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[6]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[6]~feeder_combout  = \PR|CPU|regDE|RD1Reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PR|CPU|regDE|RD1Reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[6]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PR|CPU|regEM|ALUResultReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N50
dffeas \PR|CPU|regEM|ALUResultReg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[6] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N17
dffeas \PR|CPU|regMW|ALUOutReg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[6] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \PR|CPU|R0|rf[0][6]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][6]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][6]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N55
dffeas \PR|CPU|R0|rf[0][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][6] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[6]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[6]~feeder_combout  = ( \PR|CPU|R0|rf[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[6]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N31
dffeas \PR|CPU|regDE|RD1Reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[6] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N59
dffeas \PR|CPU|regEM|ALUResultReg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[7] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N14
dffeas \PR|CPU|regMW|ALUOutReg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[7] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \PR|CPU|R0|rf[0][7]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][7]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][7]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N46
dffeas \PR|CPU|R0|rf[0][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][7] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N27
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[7]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[7]~feeder_combout  = ( \PR|CPU|R0|rf[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[7]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N29
dffeas \PR|CPU|regDE|RD1Reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[7] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N17
dffeas \PR|CPU|regEM|ALUResultReg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[8] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[8]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[8]~feeder_combout  = \PR|CPU|regEM|ALUResultReg [8]

	.dataa(gnd),
	.datab(!\PR|CPU|regEM|ALUResultReg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[8]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \PR|CPU|regMW|ALUOutReg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N26
dffeas \PR|CPU|regMW|ALUOutReg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[8] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \PR|CPU|R0|rf[0][8]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][8]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][8]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N25
dffeas \PR|CPU|R0|rf[0][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][8] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N9
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[8]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[8]~feeder_combout  = ( \PR|CPU|R0|rf[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[8]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N11
dffeas \PR|CPU|regDE|RD1Reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[8] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[9]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[9]~feeder_combout  = \PR|CPU|regDE|RD1Reg [8]

	.dataa(gnd),
	.datab(!\PR|CPU|regDE|RD1Reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[9]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \PR|CPU|regEM|ALUResultReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N8
dffeas \PR|CPU|regEM|ALUResultReg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[9] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N31
dffeas \PR|CPU|regMW|ALUOutReg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [9]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[9] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N9
cyclonev_lcell_comb \PR|CPU|R0|rf[0][9]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][9]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][9]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N10
dffeas \PR|CPU|R0|rf[0][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][9] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N27
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[9]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[9]~feeder_combout  = ( \PR|CPU|R0|rf[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[9]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N29
dffeas \PR|CPU|regDE|RD1Reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[9] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N56
dffeas \PR|CPU|regEM|ALUResultReg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [9]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[10] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N16
dffeas \PR|CPU|regMW|ALUOutReg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [10]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[10] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N40
dffeas \PR|CPU|R0|rf[0][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regMW|ALUOutReg [10]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][10] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[10]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[10]~feeder_combout  = ( \PR|CPU|R0|rf[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[10]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N41
dffeas \PR|CPU|regDE|RD1Reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[10] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[11]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[11]~feeder_combout  = \PR|CPU|regDE|RD1Reg [10]

	.dataa(gnd),
	.datab(!\PR|CPU|regDE|RD1Reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[11]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \PR|CPU|regEM|ALUResultReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N38
dffeas \PR|CPU|regEM|ALUResultReg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[11] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N56
dffeas \PR|CPU|regMW|ALUOutReg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg [11]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[11] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N28
dffeas \PR|CPU|R0|rf[0][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regMW|ALUOutReg [11]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][11] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N44
dffeas \PR|CPU|regDE|RD1Reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][11]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[11] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N33
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[12]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[12]~feeder_combout  = \PR|CPU|regDE|RD1Reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PR|CPU|regDE|RD1Reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[12]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PR|CPU|regEM|ALUResultReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N35
dffeas \PR|CPU|regEM|ALUResultReg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[12] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[12]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[12]~feeder_combout  = \PR|CPU|regEM|ALUResultReg [12]

	.dataa(!\PR|CPU|regEM|ALUResultReg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[12]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \PR|CPU|regMW|ALUOutReg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N47
dffeas \PR|CPU|regMW|ALUOutReg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[12] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \PR|CPU|R0|rf[0][12]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][12]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][12]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N19
dffeas \PR|CPU|R0|rf[0][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][12] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[12]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[12]~feeder_combout  = ( \PR|CPU|R0|rf[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[12]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N1
dffeas \PR|CPU|regDE|RD1Reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[12] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N56
dffeas \PR|CPU|regEM|ALUResultReg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [12]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[13] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[13]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[13]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[13]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N1
dffeas \PR|CPU|regMW|ALUOutReg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[13] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \PR|CPU|R0|rf[0][13]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][13]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][13]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N20
dffeas \PR|CPU|R0|rf[0][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][13] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[13]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[13]~feeder_combout  = ( \PR|CPU|R0|rf[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[13]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N13
dffeas \PR|CPU|regDE|RD1Reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[13] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N38
dffeas \PR|CPU|regEM|ALUResultReg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [13]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[14] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[14]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[14]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[14]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N32
dffeas \PR|CPU|regMW|ALUOutReg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[14] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \PR|CPU|R0|rf[0][14]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][14]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][14]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N49
dffeas \PR|CPU|R0|rf[0][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][14] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N22
dffeas \PR|CPU|regDE|RD1Reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][14]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[14] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[15]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[15]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[15]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N5
dffeas \PR|CPU|regEM|ALUResultReg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[15] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N30
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[15]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[15]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[15]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N31
dffeas \PR|CPU|regMW|ALUOutReg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[15] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \PR|CPU|R0|rf[0][15]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][15]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][15]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N58
dffeas \PR|CPU|R0|rf[0][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][15] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N19
dffeas \PR|CPU|regDE|RD1Reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][15]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[15] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N27
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[16]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[16]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[16]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N29
dffeas \PR|CPU|regEM|ALUResultReg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[16] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[16]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[16]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[16]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N49
dffeas \PR|CPU|regMW|ALUOutReg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[16] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N23
dffeas \PR|CPU|R0|rf[0][16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regMW|ALUOutReg [16]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][16] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N52
dffeas \PR|CPU|regDE|RD1Reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][16]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[16] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N10
dffeas \PR|CPU|regEM|ALUResultReg[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [16]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[17]~DUPLICATE .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N45
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[17]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[17]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg[17]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[17]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N46
dffeas \PR|CPU|regMW|ALUOutReg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[17] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N27
cyclonev_lcell_comb \PR|CPU|R0|rf[0][17]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][17]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][17]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N29
dffeas \PR|CPU|R0|rf[0][17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][17] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N4
dffeas \PR|CPU|regDE|RD1Reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][17]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[17] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N51
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[18]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[18]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[18]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N53
dffeas \PR|CPU|regEM|ALUResultReg[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[18]~DUPLICATE .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N19
dffeas \PR|CPU|regMW|ALUOutReg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regEM|ALUResultReg[18]~DUPLICATE_q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[18] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \PR|CPU|R0|rf[0][18]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][18]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][18]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N37
dffeas \PR|CPU|R0|rf[0][18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][18] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N3
cyclonev_lcell_comb \PR|CPU|regDE|RD1Reg[18]~feeder (
// Equation(s):
// \PR|CPU|regDE|RD1Reg[18]~feeder_combout  = ( \PR|CPU|R0|rf[0][18]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|R0|rf[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regDE|RD1Reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[18]~feeder .extended_lut = "off";
defparam \PR|CPU|regDE|RD1Reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regDE|RD1Reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N4
dffeas \PR|CPU|regDE|RD1Reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regDE|RD1Reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[18] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[19]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[19]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[19]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N2
dffeas \PR|CPU|regEM|ALUResultReg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[19] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N11
dffeas \PR|CPU|regEM|ALUResultReg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|regDE|RD1Reg [16]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[17] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N52
dffeas \PR|CPU|regEM|ALUResultReg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[18] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N1
dffeas \PR|CPU|regEM|ALUResultReg[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \PR|CPU|regMW|ALUOutReg[19]~feeder (
// Equation(s):
// \PR|CPU|regMW|ALUOutReg[19]~feeder_combout  = ( \PR|CPU|regEM|ALUResultReg[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regEM|ALUResultReg[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regMW|ALUOutReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[19]~feeder .extended_lut = "off";
defparam \PR|CPU|regMW|ALUOutReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regMW|ALUOutReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N52
dffeas \PR|CPU|regMW|ALUOutReg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regMW|ALUOutReg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regMW|ALUOutReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regMW|ALUOutReg[19] .is_wysiwyg = "true";
defparam \PR|CPU|regMW|ALUOutReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \PR|CPU|R0|rf[0][19]~feeder (
// Equation(s):
// \PR|CPU|R0|rf[0][19]~feeder_combout  = ( \PR|CPU|regMW|ALUOutReg [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regMW|ALUOutReg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|R0|rf[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][19]~feeder .extended_lut = "off";
defparam \PR|CPU|R0|rf[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|R0|rf[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N23
dffeas \PR|CPU|R0|rf[0][19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|R0|rf[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PR|CPU|regMW|RegWriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|R0|rf[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|R0|rf[0][19] .is_wysiwyg = "true";
defparam \PR|CPU|R0|rf[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N55
dffeas \PR|CPU|regDE|RD1Reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PR|CPU|R0|rf[0][19]~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regDE|RD1Reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regDE|RD1Reg[19] .is_wysiwyg = "true";
defparam \PR|CPU|regDE|RD1Reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \PR|CPU|regEM|ALUResultReg[20]~feeder (
// Equation(s):
// \PR|CPU|regEM|ALUResultReg[20]~feeder_combout  = ( \PR|CPU|regDE|RD1Reg [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|CPU|regDE|RD1Reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CPU|regEM|ALUResultReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[20]~feeder .extended_lut = "off";
defparam \PR|CPU|regEM|ALUResultReg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PR|CPU|regEM|ALUResultReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N44
dffeas \PR|CPU|regEM|ALUResultReg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PR|CPU|regEM|ALUResultReg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|CPU|regEM|ALUResultReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|CPU|regEM|ALUResultReg[20] .is_wysiwyg = "true";
defparam \PR|CPU|regEM|ALUResultReg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \PR|CS|LessThan1~0 (
// Equation(s):
// \PR|CS|LessThan1~0_combout  = ( \PR|CPU|regEM|ALUResultReg [15] & ( \PR|CPU|regEM|ALUResultReg [20] ) ) # ( !\PR|CPU|regEM|ALUResultReg [15] & ( \PR|CPU|regEM|ALUResultReg [20] ) ) # ( \PR|CPU|regEM|ALUResultReg [15] & ( !\PR|CPU|regEM|ALUResultReg [20] & 
// ( (\PR|CPU|regEM|ALUResultReg [19] & \PR|CPU|regEM|ALUResultReg [18]) ) ) ) # ( !\PR|CPU|regEM|ALUResultReg [15] & ( !\PR|CPU|regEM|ALUResultReg [20] & ( (\PR|CPU|regEM|ALUResultReg [19] & (\PR|CPU|regEM|ALUResultReg [18] & ((\PR|CPU|regEM|ALUResultReg 
// [16]) # (\PR|CPU|regEM|ALUResultReg [17])))) ) ) )

	.dataa(!\PR|CPU|regEM|ALUResultReg [19]),
	.datab(!\PR|CPU|regEM|ALUResultReg [17]),
	.datac(!\PR|CPU|regEM|ALUResultReg [18]),
	.datad(!\PR|CPU|regEM|ALUResultReg [16]),
	.datae(!\PR|CPU|regEM|ALUResultReg [15]),
	.dataf(!\PR|CPU|regEM|ALUResultReg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|CS|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|CS|LessThan1~0 .extended_lut = "off";
defparam \PR|CS|LessThan1~0 .lut_mask = 64'h01050505FFFFFFFF;
defparam \PR|CS|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w[3] (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3] = ( !\PR|CPU|regEM|ALUResultReg [14] & ( \PR|CS|LessThan1~0_combout  & ( (!\PR|CPU|regEM|ALUResultReg [13] & \PR|CPU|regEM|ALUResultReg [15]) ) ) ) # ( 
// !\PR|CPU|regEM|ALUResultReg [14] & ( !\PR|CS|LessThan1~0_combout  & ( (!\PR|CPU|regEM|ALUResultReg [13] & !\PR|CPU|regEM|ALUResultReg [15]) ) ) )

	.dataa(!\PR|CPU|regEM|ALUResultReg [13]),
	.datab(gnd),
	.datac(!\PR|CPU|regEM|ALUResultReg [15]),
	.datad(gnd),
	.datae(!\PR|CPU|regEM|ALUResultReg [14]),
	.dataf(!\PR|CS|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w[3] .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w[3] .lut_mask = 64'hA0A000000A0A0000;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [1]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010354ED5960484769C5149396AADDBA37C9E3";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [2]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005B24B17E58B5CC5756EBB85C415C0D472611";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [3]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE344D6281884DA279B48E47CE86C91D6A23";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [4]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1E817BAC0EAFF66BC47C6BC41866EB67F84";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [5]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011FE08ECFADC0A5656C6EB9C3406A0F879718";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [6]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE069F8E1B1C2670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [7]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [8]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [9]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [10]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [11]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [12]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [13]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [14]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [15]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_a|w_anode21602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~input_o ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\PR|CPU|regEM|ALUResultReg [16]}),
	.portaaddr({\PR|CPU|regEM|ALUResultReg [12],\PR|CPU|regEM|ALUResultReg [11],\PR|CPU|regEM|ALUResultReg [10],\PR|CPU|regEM|ALUResultReg [9],\PR|CPU|regEM|ALUResultReg [8],\PR|CPU|regEM|ALUResultReg [7],\PR|CPU|regEM|ALUResultReg [6],\PR|CPU|regEM|ALUResultReg [5],\PR|CPU|regEM|ALUResultReg [4],
\PR|CPU|regEM|ALUResultReg [3],\PR|CPU|regEM|ALUResultReg [2],\PR|CPU|regEM|ALUResultReg [1],\PR|CS|LessThan1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "DRAMArduino.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 819200;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF8E18000670C608000400E0F87F000";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \clkArduino~input (
	.i(clkArduino),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clkArduino~input_o ));
// synopsys translate_off
defparam \clkArduino~input .bus_hold = "false";
defparam \clkArduino~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \readEnable~input (
	.i(readEnable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readEnable~input_o ));
// synopsys translate_off
defparam \readEnable~input .bus_hold = "false";
defparam \readEnable~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
