#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fdb458ee80 .scope module, "slave_test_tb" "slave_test_tb" 2 8;
 .timescale -9 -9;
v000001fdb4601660_0 .var "HADDR1", 15 0;
v000001fdb4600c60_0 .var "HWDATA1", 31 0;
v000001fdb4600d00_0 .var "clk", 0 0;
o000001fdb45ad648 .functor BUFZ 1, C4<z>; HiZ drive
v000001fdb4601db0_0 .net "hsel_1", 0 0, o000001fdb45ad648;  0 drivers
v000001fdb46022b0_0 .net "rst", 0 0, v000001fdb471bb00_0;  1 drivers
v000001fdb46025d0_0 .net "sa1", 0 0, v000001fdb471bba0_0;  1 drivers
v000001fdb4602850_0 .var "sadd", 15 0;
v000001fdb4601950_0 .net "sl_rdy_1", 0 0, v000001fdb45a35b0_0;  1 drivers
v000001fdb4602b70_0 .net "slrsp_1", 0 0, v000001fdb45a3650_0;  1 drivers
v000001fdb4603250_0 .net "sw1", 0 0, v000001fdb45a3790_0;  1 drivers
S_000001fdb45a3420 .scope module, "slave_cpt" "slave_control" 2 16, 3 1 0, S_000001fdb458ee80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "slrsp_1";
    .port_info 1 /OUTPUT 1 "sl_rdy_1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "rst";
    .port_info 4 /OUTPUT 1 "sw1";
    .port_info 5 /OUTPUT 1 "sa1";
P_000001fdb4587340 .param/l "s0" 0 3 9, C4<000>;
P_000001fdb4587378 .param/l "s1" 0 3 9, C4<001>;
P_000001fdb45873b0 .param/l "s2" 0 3 9, C4<010>;
P_000001fdb45873e8 .param/l "s3" 0 3 9, C4<011>;
P_000001fdb4587420 .param/l "s4" 0 3 9, C4<100>;
v000001fdb458f010_0 .net "clk", 0 0, v000001fdb4600d00_0;  1 drivers
v000001fdb471bb00_0 .var "rst", 0 0;
v000001fdb471bba0_0 .var "sa1", 0 0;
v000001fdb45a35b0_0 .var "sl_rdy_1", 0 0;
v000001fdb45a3650_0 .var "slrsp_1", 0 0;
v000001fdb45a36f0_0 .var "state", 2 0;
v000001fdb45a3790_0 .var "sw1", 0 0;
E_000001fdb458d540 .event anyedge, v000001fdb45a36f0_0;
E_000001fdb458cec0 .event posedge, v000001fdb458f010_0;
S_000001fdb45a2f20 .scope module, "slve_dpt" "slave_data_path" 2 15, 4 1 0, S_000001fdb458ee80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "slrsp_1";
    .port_info 1 /OUTPUT 1 "sl_rdy_1";
    .port_info 2 /INPUT 16 "HADDR1";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "hsel_1";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 32 "HWDATA1";
    .port_info 7 /INPUT 16 "sadd";
    .port_info 8 /INPUT 1 "sw1";
    .port_info 9 /INPUT 1 "sa1";
v000001fdb4600940_0 .net "COMP", 0 0, v000001fdb4601160_0;  1 drivers
v000001fdb4600da0_0 .net "HADDR1", 15 0, v000001fdb4601660_0;  1 drivers
v000001fdb46017a0_0 .net "HWDATA1", 31 0, v000001fdb4600c60_0;  1 drivers
v000001fdb4600f80_0 .net "Q", 31 0, v000001fdb45a09f0_0;  1 drivers
v000001fdb4601020_0 .net "SA", 15 0, v000001fdb45a1ab0_0;  1 drivers
v000001fdb4600bc0_0 .net "SD", 31 0, v000001fdb4600a80_0;  1 drivers
v000001fdb4601340_0 .net "clk", 0 0, v000001fdb4600d00_0;  alias, 1 drivers
v000001fdb4601200_0 .net "hsel_1", 0 0, o000001fdb45ad648;  alias, 0 drivers
v000001fdb46015c0_0 .net "rst", 0 0, v000001fdb471bb00_0;  alias, 1 drivers
v000001fdb4601480_0 .net "sa1", 0 0, v000001fdb471bba0_0;  alias, 1 drivers
v000001fdb46009e0_0 .net "sadd", 15 0, v000001fdb4602850_0;  1 drivers
v000001fdb46008a0_0 .net "sl_rdy_1", 0 0, v000001fdb45a35b0_0;  alias, 1 drivers
v000001fdb46012a0_0 .net "slrsp_1", 0 0, v000001fdb45a3650_0;  alias, 1 drivers
v000001fdb4600b20_0 .net "sw1", 0 0, v000001fdb45a3790_0;  alias, 1 drivers
S_000001fdb45a3160 .scope module, "SHADDR1" "PIPO" 4 14, 5 1 0, S_000001fdb45a2f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001fdb45a32f0_0 .net "clk", 0 0, v000001fdb4600d00_0;  alias, 1 drivers
v000001fdb45a1a10_0 .net "din", 15 0, v000001fdb4601660_0;  alias, 1 drivers
v000001fdb45a1ab0_0 .var "dout", 15 0;
v000001fdb45a1b50_0 .net "ld", 0 0, v000001fdb471bba0_0;  alias, 1 drivers
S_000001fdb45a1bf0 .scope module, "SHADDR2" "PIPOD" 4 19, 6 1 0, S_000001fdb45a2f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "dout";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001fdb45a1d80_0 .net "clk", 0 0, v000001fdb4600d00_0;  alias, 1 drivers
v000001fdb45a0950_0 .net "din", 31 0, v000001fdb4600a80_0;  alias, 1 drivers
v000001fdb45a09f0_0 .var "dout", 31 0;
v000001fdb4600e40_0 .net "ld", 0 0, v000001fdb4601160_0;  alias, 1 drivers
S_000001fdb45a0a90 .scope module, "SHWDATA1" "PIPOD" 4 15, 6 1 0, S_000001fdb45a2f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "dout";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001fdb46010c0_0 .net "clk", 0 0, v000001fdb4600d00_0;  alias, 1 drivers
v000001fdb4601700_0 .net "din", 31 0, v000001fdb4600c60_0;  alias, 1 drivers
v000001fdb4600a80_0 .var "dout", 31 0;
v000001fdb4601520_0 .net "ld", 0 0, v000001fdb45a3790_0;  alias, 1 drivers
S_000001fdb45a0c20 .scope module, "add_compare" "COMPAR" 4 17, 7 1 0, S_000001fdb45a2f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 1 "A_eq_B";
v000001fdb4600ee0_0 .net "A", 15 0, v000001fdb4601660_0;  alias, 1 drivers
v000001fdb4601160_0 .var "A_eq_B", 0 0;
v000001fdb46013e0_0 .net "B", 15 0, v000001fdb4602850_0;  alias, 1 drivers
E_000001fdb458c880 .event anyedge, v000001fdb45a1a10_0, v000001fdb46013e0_0;
    .scope S_000001fdb45a3160;
T_0 ;
    %wait E_000001fdb458cec0;
    %load/vec4 v000001fdb45a1b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001fdb45a1a10_0;
    %assign/vec4 v000001fdb45a1ab0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fdb45a0a90;
T_1 ;
    %wait E_000001fdb458cec0;
    %load/vec4 v000001fdb4601520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001fdb4601700_0;
    %assign/vec4 v000001fdb4600a80_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fdb45a0c20;
T_2 ;
    %wait E_000001fdb458c880;
    %load/vec4 v000001fdb4600ee0_0;
    %load/vec4 v000001fdb46013e0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdb4601160_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb4601160_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fdb45a1bf0;
T_3 ;
    %wait E_000001fdb458cec0;
    %load/vec4 v000001fdb4600e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001fdb45a0950_0;
    %assign/vec4 v000001fdb45a09f0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fdb45a3420;
T_4 ;
    %wait E_000001fdb458cec0;
    %load/vec4 v000001fdb45a36f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fdb45a36f0_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001fdb45a36f0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001fdb45a36f0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001fdb45a36f0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001fdb45a36f0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fdb45a36f0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fdb45a3420;
T_5 ;
    %wait E_000001fdb458d540;
    %load/vec4 v000001fdb45a36f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bba0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bba0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdb45a35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bba0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdb471bba0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fdb45a3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bba0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb45a3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb471bba0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fdb458ee80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdb4600d00_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001fdb458ee80;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000001fdb4600d00_0;
    %inv;
    %store/vec4 v000001fdb4600d00_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fdb458ee80;
T_8 ;
    %delay 1, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001fdb4601660_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001fdb4602850_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001fdb4600c60_0, 0, 32;
    %delay 1, 0;
    %end;
    .thread T_8;
    .scope S_000001fdb458ee80;
T_9 ;
    %vpi_call 2 39 "$dumpfile", "slave_test_tb.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fdb458ee80 {0 0 0};
    %vpi_call 2 41 "$display", "End of test!!!" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "slave_test_tb.v";
    "./slave_control.v";
    "./slave_data_path.v";
    "./PIPO.v";
    "./PIPOD.v";
    "./COMPAR.v";
