{"siegfried":"1.9.0","scandate":"2020-10-23T18:47:11-04:00","signature":"default.sig","created":"2020-10-08T10:36:55-04:00","identifiers":[{"name":"wikidata","details":"wikidata-definitions-1.0.0 (2020-10-08)"}],"files":[{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\68asmsim Menu\\68asmsim.zip","filesize": 146149,"modified":"1997-01-14T04:30:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q26211936","format":"ZIP archive file format, version 5.2","URI":"http://www.wikidata.org/entity/Q26211936","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211977","format":"ZIP archive file format, version 2.0","URI":"http://www.wikidata.org/entity/Q26211977","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211940","format":"ZIP archive file format, version 5.1","URI":"http://www.wikidata.org/entity/Q26211940","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211915","format":"ZIP archive file format, version 6.2.1","URI":"http://www.wikidata.org/entity/Q26211915","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q10394822","format":"ZIP archive file format, version 6.3.2","URI":"http://www.wikidata.org/entity/Q10394822","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211975","format":"ZIP archive file format, version 2.1","URI":"http://www.wikidata.org/entity/Q26211975","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211905","format":"ZIP archive file format, version 6.2.2","URI":"http://www.wikidata.org/entity/Q26211905","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q5532250","format":"General Transit Feed Specification","URI":"http://www.wikidata.org/entity/Q5532250","mime":"","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211927","format":"ZIP archive file format, version 6.2.0","URI":"http://www.wikidata.org/entity/Q26211927","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211957","format":"ZIP archive file format, version 4.5","URI":"http://www.wikidata.org/entity/Q26211957","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211948","format":"ZIP archive file format, version 5.0","URI":"http://www.wikidata.org/entity/Q26211948","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211958","format":"ZIP archive file format, version 2.7","URI":"http://www.wikidata.org/entity/Q26211958","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211874","format":"ZIP archive file format, version 6.3.1","URI":"http://www.wikidata.org/entity/Q26211874","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211954","format":"ZIP archive file format, version 4.6","URI":"http://www.wikidata.org/entity/Q26211954","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211891","format":"ZIP archive file format, version 6.3.0","URI":"http://www.wikidata.org/entity/Q26211891","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211983","format":"ZIP archive file format, version 1.0","URI":"http://www.wikidata.org/entity/Q26211983","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211840","format":"ZIP archive file format, ISO/IEC 21320â€“1:2015","URI":"http://www.wikidata.org/entity/Q26211840","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211965","format":"ZIP archive file format, version 2.5","URI":"http://www.wikidata.org/entity/Q26211965","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211978","format":"ZIP archive file format, version 1.1","URI":"http://www.wikidata.org/entity/Q26211978","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211931","format":"ZIP archive file format, version 6.1.0","URI":"http://www.wikidata.org/entity/Q26211931","mime":"application/zip","basis":"extension match zip","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\68asmsim Menu\\Instructions-- installing and using 68asmsim.doc","filesize": 664576,"modified":"2005-01-19T16:16:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\68asmsim Menu\\Introduction-- ASM 68K.doc","filesize": 33792,"modified":"2005-01-19T16:17:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\68asmsim Menu\\SIM.DOC","filesize": 18832,"modified":"1989-04-09T21:52:36-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858035","format":"Word Binary File Format, version nFib=0x00C1","URI":"http://www.wikidata.org/entity/Q28858035","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q61641368","format":"Microsoft Word for Windows Document, version 2","URI":"http://www.wikidata.org/entity/Q61641368","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q51801746","format":"Stationery for Mac OS X","URI":"http://www.wikidata.org/entity/Q51801746","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q85621726","format":"PFS:First Choice Document","URI":"http://www.wikidata.org/entity/Q85621726","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858042","format":"Word Binary File Format, version nFibNew=0x010C","URI":"http://www.wikidata.org/entity/Q28858042","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q48915661","format":"Interleaf Document","URI":"http://www.wikidata.org/entity/Q48915661","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q48782098","format":"Microsoft Word for MS-DOS Document, version 3","URI":"http://www.wikidata.org/entity/Q48782098","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q61639409","format":"Microsoft Word for Windows Document, version 1","URI":"http://www.wikidata.org/entity/Q61639409","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q85621806","format":"PFS:First Choice Document 3","URI":"http://www.wikidata.org/entity/Q85621806","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858037","format":"Word Binary File Format, version nFib=0x00C0","URI":"http://www.wikidata.org/entity/Q28858037","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858038","format":"Word Binary File Format, version nFib=0x00C2","URI":"http://www.wikidata.org/entity/Q28858038","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858039","format":"Word Binary File Format, version nFibNew=0x00D9","URI":"http://www.wikidata.org/entity/Q28858039","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858044","format":"Word Binary File Format, version nFibNew=0x0112","URI":"http://www.wikidata.org/entity/Q28858044","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q48782394","format":"Microsoft Word for MS-DOS Document, version 5.5","URI":"http://www.wikidata.org/entity/Q48782394","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q60628185","format":"Wordperfect Secondary File, version 5","URI":"http://www.wikidata.org/entity/Q60628185","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q62664770","format":"WordPerfect for MS-DOS/Windows Document file format, version 6","URI":"http://www.wikidata.org/entity/Q62664770","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q48782202","format":"Microsoft Word for MS-DOS Document, version 4","URI":"http://www.wikidata.org/entity/Q48782202","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q66439286","format":"DisplayWrite Document file format, version 5","URI":"http://www.wikidata.org/entity/Q66439286","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q63061396","format":"Microsoft Word Document","URI":"http://www.wikidata.org/entity/Q63061396","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858041","format":"Word Binary File Format, version nFibNew=0x0101","URI":"http://www.wikidata.org/entity/Q28858041","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q686498","format":"doc","URI":"http://www.wikidata.org/entity/Q686498","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q48782238","format":"Microsoft Word for MS-DOS Document, version 5","URI":"http://www.wikidata.org/entity/Q48782238","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q62664735","format":"Wordperfect Secondary File, version 5.1 and 5.2","URI":"http://www.wikidata.org/entity/Q62664735","mime":"","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q63061514","format":"Microsoft Word Document, version 97-2003","URI":"http://www.wikidata.org/entity/Q63061514","mime":"application/msword","basis":"extension match doc","source":"","warning":""},{"ns":"wikidata","id":"Q60000066","format":"Microsoft Office Owner File","URI":"http://www.wikidata.org/entity/Q60000066","mime":"","basis":"extension match doc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.10\\Assembler generated files\\10_10.ASM","filesize": 306,"modified":"2004-08-17T16:38:38-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.10\\Assembler generated files\\10_10.H68","filesize": 126,"modified":"2004-12-01T03:13:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.10\\Assembler generated files\\10_10.LIS","filesize": 831,"modified":"2004-12-01T03:13:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.10\\Example  10.10.doc","filesize": 111104,"modified":"2004-12-30T00:07:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.11\\Assembler generated files\\10_11.H68","filesize": 130,"modified":"2004-11-30T17:54:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.11\\Assembler generated files\\10_11.LIS","filesize": 1191,"modified":"2004-11-30T17:54:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.11\\Assembler generated files\\10_11.asm","filesize": 474,"modified":"2004-12-01T03:18:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.11\\Example 10-11.doc","filesize": 138752,"modified":"2005-02-03T17:47:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.12\\Assembler generated files\\10_12.H68","filesize": 82,"modified":"2004-12-01T17:39:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.12\\Assembler generated files\\10_12.LIS","filesize": 620,"modified":"2004-12-01T17:39:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.12\\Assembler generated files\\10_12.asm","filesize": 191,"modified":"2004-12-01T17:38:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.12\\Example 10.12.doc","filesize": 65024,"modified":"2004-12-30T00:11:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.13\\Assembler generated files\\10_13.H68","filesize": 226,"modified":"2004-12-04T03:50:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.13\\Assembler generated files\\10_13.LIS","filesize": 1540,"modified":"2004-12-04T03:50:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.13\\Assembler generated files\\10_13.asm","filesize": 772,"modified":"2004-12-04T03:50:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.13\\Example 10-13.doc","filesize": 222208,"modified":"2005-02-04T19:12:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.14\\Assembler generated files\\10_14.H68","filesize": 174,"modified":"2004-12-04T12:20:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.14\\Assembler generated files\\10_14.LIS","filesize": 1930,"modified":"2004-12-04T12:20:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.14\\Assembler generated files\\10_14.asm","filesize": 973,"modified":"2004-12-04T12:20:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.14\\example 10.14.doc","filesize": 186368,"modified":"2004-12-30T00:13:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.15\\Assembler generated files\\10_15.H68","filesize": 226,"modified":"2004-12-01T18:46:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.15\\Assembler generated files\\10_15.LIS","filesize": 1822,"modified":"2004-12-01T18:46:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.15\\Assembler generated files\\10_15.asm","filesize": 673,"modified":"2004-12-01T18:45:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.15\\Example 10.15.doc","filesize": 142336,"modified":"2004-12-30T00:14:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.3\\Assembler generated files\\10_3.H68","filesize": 314,"modified":"2004-12-01T18:50:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.3\\Assembler generated files\\10_3.LIS","filesize": 2106,"modified":"2004-12-01T18:50:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.3\\Assembler generated files\\10_3.asm","filesize": 765,"modified":"2004-12-01T18:50:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.3\\Example 10-3.doc","filesize": 113664,"modified":"2005-01-18T01:25:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.4\\Assembler generated files\\10_4.H68","filesize": 1038,"modified":"2004-12-01T11:11:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.4\\Assembler generated files\\10_4.LIS","filesize": 4558,"modified":"2004-12-01T11:11:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.4\\Assembler generated files\\10_4.asm","filesize": 1873,"modified":"2004-12-01T11:10:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.4\\Example 10-4.doc","filesize": 113664,"modified":"2005-01-18T01:31:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.5\\Assembler generated files\\10_5.H68","filesize": 162,"modified":"2004-12-07T10:38:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.5\\Assembler generated files\\10_5.LIS","filesize": 1553,"modified":"2004-12-07T10:38:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.5\\Assembler generated files\\10_5.asm","filesize": 692,"modified":"2004-12-07T10:38:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.5\\Example 10-5.doc","filesize": 121856,"modified":"2005-02-02T12:46:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.6\\Assembler generated files\\10_6.H68","filesize": 114,"modified":"2004-12-01T15:36:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.6\\Assembler generated files\\10_6.LIS","filesize": 792,"modified":"2004-12-01T15:36:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.6\\Assembler generated files\\10_6.asm","filesize": 267,"modified":"2004-08-17T17:26:48-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.6\\Example 10.6.doc","filesize": 107008,"modified":"2004-12-30T00:01:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.7\\Assembler generated files\\10_7.H68","filesize": 146,"modified":"2004-12-07T10:38:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.7\\Assembler generated files\\10_7.LIS","filesize": 1673,"modified":"2004-12-07T10:38:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.7\\Assembler generated files\\10_7.asm","filesize": 812,"modified":"2004-12-07T10:38:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.7\\Example 10.7.doc","filesize": 169472,"modified":"2004-12-30T00:03:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.8\\Assembler generated files\\10_8.H68","filesize": 94,"modified":"2004-11-30T17:43:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.8\\Assembler generated files\\10_8.LIS","filesize": 958,"modified":"2004-11-30T17:43:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.8\\Assembler generated files\\10_8.asm","filesize": 433,"modified":"2004-11-30T16:59:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.8\\Example 10-8.doc","filesize": 152064,"modified":"2005-02-03T17:46:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.9\\Assembler generated files\\10_9.H68","filesize": 74,"modified":"2004-12-01T17:01:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.9\\Assembler generated files\\10_9.LIS","filesize": 666,"modified":"2004-12-01T17:01:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.9\\Assembler generated files\\10_9.asm","filesize": 237,"modified":"2004-12-01T17:01:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\68asmsim & Ch 10 68000 examples\\Example 10.9\\Example 10.9.doc","filesize": 93696,"modified":"2004-12-30T00:06:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.10\\Assembler generated files\\9-10.EXE","filesize": 551,"modified":"2004-11-09T15:31:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.10\\Assembler generated files\\9-10.asm","filesize": 1135,"modified":"2004-11-09T15:31:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.10\\Assembler generated files\\9-10.lst","filesize": 2220,"modified":"2004-11-09T15:31:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.10\\Assembler generated files\\9-10.obj","filesize": 137,"modified":"2004-11-09T15:31:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.10\\Assembler generated files\\9-10.sbr","filesize": 153,"modified":"2004-11-09T15:31:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.10\\Example 9.10.doc","filesize": 117248,"modified":"2005-01-06T00:58:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.11\\Assembler generated files\\9-11.EXE","filesize": 537,"modified":"2004-11-10T17:29:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.11\\Assembler generated files\\9-11.asm","filesize": 582,"modified":"2004-11-03T16:44:58-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.11\\Assembler generated files\\9-11.lst","filesize": 1277,"modified":"2004-11-10T17:29:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.11\\Assembler generated files\\9-11.obj","filesize": 92,"modified":"2004-11-10T17:29:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.11\\Assembler generated files\\9-11.sbr","filesize": 85,"modified":"2004-11-10T17:29:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.11\\Example 9.11.doc","filesize": 78336,"modified":"2005-01-06T01:00:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.12\\Assembler generated files\\EX9.12.ASM","filesize": 319,"modified":"2004-10-24T16:19:28-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.12\\Assembler generated files\\EX9.12.EXE","filesize": 522,"modified":"2004-10-24T16:19:58-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.12\\Assembler generated files\\EX9.12.lst","filesize": 925,"modified":"2004-10-24T16:19:46-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.12\\Assembler generated files\\EX9.12.obj","filesize": 99,"modified":"2004-10-24T16:19:46-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.12\\Assembler generated files\\EX9.12.sbr","filesize": 108,"modified":"2004-10-24T16:19:46-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.12\\Example 9-12.doc","filesize": 39936,"modified":"2005-02-16T01:59:21-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.13\\Assembler generated files\\EX913.EXE","filesize": 535,"modified":"2004-11-16T12:08:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.13\\Assembler generated files\\EX913.lst","filesize": 1192,"modified":"2004-11-16T12:08:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.13\\Assembler generated files\\EX913.obj","filesize": 107,"modified":"2004-11-16T12:08:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.13\\Assembler generated files\\ex913.asm","filesize": 421,"modified":"2004-11-16T11:29:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.13\\Example 9-13.doc","filesize": 146944,"modified":"2005-01-09T18:20:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.14\\Assembler generated files\\9-14.EXE","filesize": 560,"modified":"2004-11-16T12:56:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.14\\Assembler generated files\\9-14.asm","filesize": 927,"modified":"2004-11-16T12:56:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.14\\Assembler generated files\\9-14.lst","filesize": 1796,"modified":"2004-11-16T12:56:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.14\\Assembler generated files\\9-14.obj","filesize": 115,"modified":"2004-11-16T12:56:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.14\\Assembler generated files\\9-14.sbr","filesize": 100,"modified":"2004-11-16T12:56:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.14\\Example 9-14.doc","filesize": 121344,"modified":"2005-01-09T18:23:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.15\\Assembler generated files\\9-15.EXE","filesize": 540,"modified":"2004-11-10T11:14:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.15\\Assembler generated files\\9-15.asm","filesize": 616,"modified":"2004-11-10T11:22:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.15\\Assembler generated files\\9-15.lst","filesize": 1567,"modified":"2004-11-10T11:25:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.15\\Assembler generated files\\9-15.obj","filesize": 119,"modified":"2004-11-10T11:25:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.15\\Assembler generated files\\9-15.sbr","filesize": 141,"modified":"2004-11-10T11:25:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.15\\Example 9.15.doc","filesize": 70144,"modified":"2005-01-06T01:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.16\\Assembler generated files\\EX916.EXE","filesize": 556,"modified":"2004-11-29T03:37:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.16\\Assembler generated files\\ex916.asm","filesize": 768,"modified":"2004-11-29T03:36:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.16\\Assembler generated files\\ex916.lst","filesize": 2030,"modified":"2004-11-29T03:37:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.16\\Assembler generated files\\ex916.obj","filesize": 128,"modified":"2004-11-29T03:37:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.16\\Assembler generated files\\ex916.sbr","filesize": 174,"modified":"2004-11-29T03:37:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.16\\Example 9.16.doc","filesize": 418304,"modified":"2005-01-06T01:06:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.17\\Assembler generated files\\9-17.EXE","filesize": 524,"modified":"2004-11-10T15:35:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.17\\Assembler generated files\\9-17.asm","filesize": 441,"modified":"2004-11-03T15:37:34-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.17\\Assembler generated files\\9-17.lst","filesize": 1054,"modified":"2004-11-10T15:35:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.17\\Assembler generated files\\9-17.obj","filesize": 79,"modified":"2004-11-10T15:35:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.17\\Example 9-17.doc","filesize": 77312,"modified":"2005-01-28T19:42:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.18\\Assembler generated files\\EX918.EXE","filesize": 29255,"modified":"2004-11-29T03:05:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.18\\Assembler generated files\\ex918.asm","filesize": 1061,"modified":"2004-11-29T03:03:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.18\\Assembler generated files\\ex918.lst","filesize": 2488,"modified":"2004-11-29T03:05:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.18\\Assembler generated files\\ex918.obj","filesize": 174,"modified":"2004-11-29T03:05:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.18\\Assembler generated files\\ex918.sbr","filesize": 203,"modified":"2004-11-29T03:05:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.18\\Example 9-18.doc","filesize": 247808,"modified":"2005-02-02T12:46:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.3\\Assembler generated files\\EX93.EXE","filesize": 525,"modified":"2004-10-26T04:54:58-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.3\\Assembler generated files\\ex93.asm","filesize": 178,"modified":"2004-10-19T13:29:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.3\\Assembler generated files\\ex93.lst","filesize": 797,"modified":"2004-10-26T04:54:50-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.3\\Assembler generated files\\ex93.obj","filesize": 88,"modified":"2004-10-26T04:54:50-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.3\\Assembler generated files\\ex93.sbr","filesize": 86,"modified":"2004-10-26T04:54:50-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.3\\Ex9.3.doc","filesize": 112128,"modified":"2005-01-06T00:48:21-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.4\\Assembler generated files\\EX94.EXE","filesize": 560,"modified":"2004-11-08T18:20:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.4\\Assembler generated files\\ex94.asm","filesize": 622,"modified":"2004-11-08T18:15:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.4\\Assembler generated files\\ex94.lst","filesize": 1730,"modified":"2004-11-08T18:20:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.4\\Assembler generated files\\ex94.obj","filesize": 136,"modified":"2004-11-08T18:20:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.4\\Assembler generated files\\ex94.sbr","filesize": 145,"modified":"2004-11-08T18:20:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.4\\Example 9-4.doc","filesize": 269824,"modified":"2005-01-08T02:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.5\\Assembler generated files\\EX95.EXE","filesize": 517,"modified":"2004-10-12T13:56:12-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.5\\Assembler generated files\\ex95.asm","filesize": 86,"modified":"2004-10-12T13:55:38-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.5\\Assembler generated files\\ex95.lst","filesize": 572,"modified":"2004-10-12T13:56:00-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.5\\Assembler generated files\\ex95.obj","filesize": 61,"modified":"2004-10-12T13:56:00-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.5\\Assembler generated files\\ex95.sbr","filesize": 59,"modified":"2004-10-12T13:56:00-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.5\\Example 9-5.doc","filesize": 83968,"modified":"2004-12-06T13:23:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.6\\Assembler generated files\\EX9_6.EXE","filesize": 525,"modified":"2004-11-03T05:32:16-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.6\\Assembler generated files\\ex9_6.asm","filesize": 316,"modified":"2004-11-03T05:32:02-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.6\\Assembler generated files\\ex9_6.lst","filesize": 1081,"modified":"2004-11-03T05:32:06-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.6\\Assembler generated files\\ex9_6.obj","filesize": 89,"modified":"2004-11-03T05:32:06-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.6\\Assembler generated files\\ex9_6.sbr","filesize": 149,"modified":"2004-11-03T05:32:06-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.6\\Example 9.6.doc","filesize": 148480,"modified":"2005-01-06T00:50:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.7\\Assembler generated files\\EX97.EXE","filesize": 540,"modified":"2004-11-03T17:44:44-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.7\\Assembler generated files\\ex97.asm","filesize": 511,"modified":"2004-11-03T17:44:04-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.7\\Assembler generated files\\ex97.lst","filesize": 1371,"modified":"2004-11-03T17:44:40-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.7\\Assembler generated files\\ex97.obj","filesize": 95,"modified":"2004-11-03T17:44:40-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.7\\Assembler generated files\\ex97.sbr","filesize": 100,"modified":"2004-11-03T17:44:40-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.7\\Example 9-7.doc","filesize": 173568,"modified":"2005-01-09T17:37:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.8\\Assembler generated files\\E9_8.EXE","filesize": 538,"modified":"2004-11-06T12:11:25-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.8\\Assembler generated files\\e9_8.asm","filesize": 515,"modified":"2004-11-03T14:47:23-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.8\\Assembler generated files\\e9_8.lst","filesize": 1377,"modified":"2004-11-06T12:11:08-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.8\\Assembler generated files\\e9_8.obj","filesize": 96,"modified":"2004-11-06T12:11:08-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.8\\Assembler generated files\\e9_8.sbr","filesize": 127,"modified":"2004-11-06T12:11:08-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.8\\Example 9-8.doc","filesize": 138240,"modified":"2005-01-28T19:24:22-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.9\\Assembler generated files\\E9_9.ASM","filesize": 554,"modified":"2004-11-06T18:17:14-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.9\\Assembler generated files\\E9_9.EXE","filesize": 535,"modified":"2004-11-06T19:09:42-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q1076355","format":"Portable Executable","URI":"http://www.wikidata.org/entity/Q1076355","mime":"application/efi; application/vnd.microsoft.portable-executable","basis":"extension match exe; byte match at 0, 2 (signature 1/2)","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.9\\Assembler generated files\\E9_9.lst","filesize": 1335,"modified":"2004-11-06T19:09:34-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q29904539","format":"Statistical Analysis System output file","URI":"http://www.wikidata.org/entity/Q29904539","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q28755628","format":"Exact Yearbook LST file","URI":"http://www.wikidata.org/entity/Q28755628","mime":"","basis":"extension match lst","source":"","warning":""},{"ns":"wikidata","id":"Q58103465","format":"Adobe Font List","URI":"http://www.wikidata.org/entity/Q58103465","mime":"","basis":"extension match lst","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.9\\Assembler generated files\\E9_9.obj","filesize": 106,"modified":"2004-11-06T19:09:34-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q856364","format":"Common Object File Format","URI":"http://www.wikidata.org/entity/Q856364","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q2119595","format":"Wavefront .obj file","URI":"http://www.wikidata.org/entity/Q2119595","mime":"text/plain","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q28344021","format":"Imagine Object File","URI":"http://www.wikidata.org/entity/Q28344021","mime":"","basis":"extension match obj","source":"","warning":""},{"ns":"wikidata","id":"Q7311459","format":"Relocatable Object Module Format","URI":"http://www.wikidata.org/entity/Q7311459","mime":"","basis":"extension match obj","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.9\\Assembler generated files\\E9_9.sbr","filesize": 131,"modified":"2004-11-06T19:09:34-04:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\Example 9.9\\Example 9.9.doc","filesize": 139264,"modified":"2005-01-06T00:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\masm 6.11menu\\Instructions for using MASM6.11 and Debug.doc","filesize": 861184,"modified":"2005-01-06T00:46:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\masm 6.11menu\\Introduction to MASM and DEBUG.doc","filesize": 44544,"modified":"2005-01-05T23:33:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Masm 6.11 & ch9 8086 examples\\masm 6.11menu\\MASM611\\MASM611.zip","filesize": 4153239,"modified":"2004-10-05T14:31:52-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q26211936","format":"ZIP archive file format, version 5.2","URI":"http://www.wikidata.org/entity/Q26211936","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211977","format":"ZIP archive file format, version 2.0","URI":"http://www.wikidata.org/entity/Q26211977","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211940","format":"ZIP archive file format, version 5.1","URI":"http://www.wikidata.org/entity/Q26211940","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211915","format":"ZIP archive file format, version 6.2.1","URI":"http://www.wikidata.org/entity/Q26211915","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q10394822","format":"ZIP archive file format, version 6.3.2","URI":"http://www.wikidata.org/entity/Q10394822","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211975","format":"ZIP archive file format, version 2.1","URI":"http://www.wikidata.org/entity/Q26211975","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211905","format":"ZIP archive file format, version 6.2.2","URI":"http://www.wikidata.org/entity/Q26211905","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q5532250","format":"General Transit Feed Specification","URI":"http://www.wikidata.org/entity/Q5532250","mime":"","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211927","format":"ZIP archive file format, version 6.2.0","URI":"http://www.wikidata.org/entity/Q26211927","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211957","format":"ZIP archive file format, version 4.5","URI":"http://www.wikidata.org/entity/Q26211957","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211948","format":"ZIP archive file format, version 5.0","URI":"http://www.wikidata.org/entity/Q26211948","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211958","format":"ZIP archive file format, version 2.7","URI":"http://www.wikidata.org/entity/Q26211958","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211874","format":"ZIP archive file format, version 6.3.1","URI":"http://www.wikidata.org/entity/Q26211874","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211954","format":"ZIP archive file format, version 4.6","URI":"http://www.wikidata.org/entity/Q26211954","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211891","format":"ZIP archive file format, version 6.3.0","URI":"http://www.wikidata.org/entity/Q26211891","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211983","format":"ZIP archive file format, version 1.0","URI":"http://www.wikidata.org/entity/Q26211983","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211840","format":"ZIP archive file format, ISO/IEC 21320â€“1:2015","URI":"http://www.wikidata.org/entity/Q26211840","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211965","format":"ZIP archive file format, version 2.5","URI":"http://www.wikidata.org/entity/Q26211965","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211978","format":"ZIP archive file format, version 1.1","URI":"http://www.wikidata.org/entity/Q26211978","mime":"application/zip","basis":"extension match zip","source":"","warning":""},{"ns":"wikidata","id":"Q26211931","format":"ZIP archive file format, version 6.1.0","URI":"http://www.wikidata.org/entity/Q26211931","mime":"application/zip","basis":"extension match zip","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Installation.doc","filesize": 661504,"modified":"2005-01-06T01:12:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Altera Links.txt","filesize": 76,"modified":"2004-12-13T11:07:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q3807693","format":"ASCII tab","URI":"http://www.wikidata.org/entity/Q3807693","mime":"","basis":"extension match txt","source":"","warning":""},{"ns":"wikidata","id":"Q95994246","format":"Agilent Microarray file format","URI":"http://www.wikidata.org/entity/Q95994246","mime":"","basis":"extension match txt","source":"","warning":""},{"ns":"wikidata","id":"Q58006953","format":"TRIM Context Reference File","URI":"http://www.wikidata.org/entity/Q58006953","mime":"","basis":"extension match txt","source":"","warning":""},{"ns":"wikidata","id":"Q723030","format":"AsciiDoc","URI":"http://www.wikidata.org/entity/Q723030","mime":"","basis":"extension match txt","source":"","warning":""},{"ns":"wikidata","id":"Q27979156","format":"ASCII art","URI":"http://www.wikidata.org/entity/Q27979156","mime":"text/vnd.ascii-art","basis":"extension match txt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\ALT008_SC.wmv","filesize": 679574,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q27895063","format":"Windows Media Video","URI":"http://www.wikidata.org/entity/Q27895063","mime":"video/x-ms-wmv","basis":"extension match wmv","source":"","warning":""},{"ns":"wikidata","id":"Q1353763","format":"WMV HD","URI":"http://www.wikidata.org/entity/Q1353763","mime":"video/x-ms-wmv","basis":"extension match wmv","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\ALT008_presenter.wmv","filesize": 6027431,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q27895063","format":"Windows Media Video","URI":"http://www.wikidata.org/entity/Q27895063","mime":"video/x-ms-wmv","basis":"extension match wmv","source":"","warning":""},{"ns":"wikidata","id":"Q1353763","format":"WMV HD","URI":"http://www.wikidata.org/entity/Q1353763","mime":"video/x-ms-wmv","basis":"extension match wmv","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\Thumbs.db","filesize": 7680,"modified":"2004-07-15T11:58:21-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q66134804","format":"Access Project file format","URI":"http://www.wikidata.org/entity/Q66134804","mime":"","basis":"byte match at 0, 9","source":"Wikidata reference is empty","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\WS_FTP.LOG","filesize": 1084,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q5448342","format":"File change log","URI":"http://www.wikidata.org/entity/Q5448342","mime":"","basis":"extension match log","source":"","warning":""},{"ns":"wikidata","id":"Q29904540","format":"Statistical Analysis System log file","URI":"http://www.wikidata.org/entity/Q29904540","mime":"","basis":"extension match log","source":"","warning":""},{"ns":"wikidata","id":"Q5421818","format":"Extended Log Format","URI":"http://www.wikidata.org/entity/Q5421818","mime":"","basis":"extension match log","source":"","warning":""},{"ns":"wikidata","id":"Q50223812","format":"Bluetooth Snoop Packet Capture","URI":"http://www.wikidata.org/entity/Q50223812","mime":"","basis":"extension match log","source":"","warning":""},{"ns":"wikidata","id":"Q5153426","format":"Common Log Format","URI":"http://www.wikidata.org/entity/Q5153426","mime":"","basis":"extension match log","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\displayLogic.js","filesize": 7083,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q5924007","format":"JavaScript","URI":"http://www.wikidata.org/entity/Q5924007","mime":"text/javascript; application/node; application/javascript","basis":"extension match js","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\index.html","filesize": 550,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q99184084","format":"Atom web feed","URI":"http://www.wikidata.org/entity/Q99184084","mime":"application/atom+xml","basis":"byte match at 0, 1","source":"Wikidata reference is empty","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\middleFrames.html","filesize": 485,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q99184084","format":"Atom web feed","URI":"http://www.wikidata.org/entity/Q99184084","mime":"application/atom+xml","basis":"byte match at 0, 1","source":"Wikidata reference is empty","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\rightBar.html","filesize": 5681,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q673906","format":"Simple Standards-Based Slide Show System","URI":"http://www.wikidata.org/entity/Q673906","mime":"application/xhtml+xml; text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q1888930","format":"Vector Markup Language","URI":"http://www.wikidata.org/entity/Q1888930","mime":"application/vnd.openxmlformats-officedocument.vmlDrawing","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q28786544","format":"Netscape bookmarks","URI":"http://www.wikidata.org/entity/Q28786544","mime":"","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q8811","format":"HyperText Markup Language","URI":"http://www.wikidata.org/entity/Q8811","mime":"text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q2053","format":"HTML5","URI":"http://www.wikidata.org/entity/Q2053","mime":"text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q29151645","format":"Research Articles in Simplified HTML","URI":"http://www.wikidata.org/entity/Q29151645","mime":"","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q17073241","format":"Opera Show Format","URI":"http://www.wikidata.org/entity/Q17073241","mime":"application/xhtml+xml; text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q288405","format":"hOCR","URI":"http://www.wikidata.org/entity/Q288405","mime":"text/vnd.hocr+html; text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q166074","format":"Extensible HyperText Markup Language","URI":"http://www.wikidata.org/entity/Q166074","mime":"application/xhtml+xml","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q62626012","format":"HyperText Markup Language","URI":"http://www.wikidata.org/entity/Q62626012","mime":"text/html","basis":"extension match html","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\screenCap.html","filesize": 2995,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q673906","format":"Simple Standards-Based Slide Show System","URI":"http://www.wikidata.org/entity/Q673906","mime":"application/xhtml+xml; text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q1888930","format":"Vector Markup Language","URI":"http://www.wikidata.org/entity/Q1888930","mime":"application/vnd.openxmlformats-officedocument.vmlDrawing","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q28786544","format":"Netscape bookmarks","URI":"http://www.wikidata.org/entity/Q28786544","mime":"","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q8811","format":"HyperText Markup Language","URI":"http://www.wikidata.org/entity/Q8811","mime":"text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q2053","format":"HTML5","URI":"http://www.wikidata.org/entity/Q2053","mime":"text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q29151645","format":"Research Articles in Simplified HTML","URI":"http://www.wikidata.org/entity/Q29151645","mime":"","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q17073241","format":"Opera Show Format","URI":"http://www.wikidata.org/entity/Q17073241","mime":"application/xhtml+xml; text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q288405","format":"hOCR","URI":"http://www.wikidata.org/entity/Q288405","mime":"text/vnd.hocr+html; text/html","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q166074","format":"Extensible HyperText Markup Language","URI":"http://www.wikidata.org/entity/Q166074","mime":"application/xhtml+xml","basis":"extension match html","source":"","warning":""},{"ns":"wikidata","id":"Q62626012","format":"HyperText Markup Language","URI":"http://www.wikidata.org/entity/Q62626012","mime":"text/html","basis":"extension match html","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\spacer.gif","filesize": 1049,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q28206109","format":"farbfeld","URI":"http://www.wikidata.org/entity/Q28206109","mime":"","basis":"byte match at 0, 6","source":"Wikidata reference is empty","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\Movie Tutorial\\top.html","filesize": 472,"modified":"2004-07-14T18:05:32-04:00","errors": "","matches": [{"ns":"wikidata","id":"Q99184084","format":"Atom web feed","URI":"http://www.wikidata.org/entity/Q99184084","mime":"application/atom+xml","basis":"byte match at 0, 1","source":"Wikidata reference is empty","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\intro_to_quartus2.pdf","filesize": 1971278,"modified":"2004-12-13T11:06:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q26549229","format":"Portable Document Format/Archive, version 3 Unicode","URI":"http://www.wikidata.org/entity/Q26549229","mime":"application/pdf","basis":"extension match pdf; byte match at 0, 8 (signature 2/2)","source":"PRONOM (Wikidata) (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\mnl_qts_quick_start.pdf","filesize": 721866,"modified":"2004-12-13T11:05:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q26549229","format":"Portable Document Format/Archive, version 3 Unicode","URI":"http://www.wikidata.org/entity/Q26549229","mime":"application/pdf","basis":"extension match pdf; byte match at 0, 8 (signature 2/2)","source":"PRONOM (Wikidata) (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\quartus_install.pdf","filesize": 401869,"modified":"2004-12-13T03:44:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q26549229","format":"Portable Document Format/Archive, version 3 Unicode","URI":"http://www.wikidata.org/entity/Q26549229","mime":"application/pdf","basis":"extension match pdf; byte match at 0, 8 (signature 2/2)","source":"PRONOM (Wikidata) (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\How to install  QuartusII\\Support Documents\\quartusii_handbook.pdf","filesize": 12903411,"modified":"2004-12-13T11:06:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q26549229","format":"Portable Document Format/Archive, version 3 Unicode","URI":"http://www.wikidata.org/entity/Q26549229","mime":"application/pdf","basis":"extension match pdf; byte match at 0, 8 (signature 2/2)","source":"PRONOM (Wikidata) (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.asm.rpt","filesize": 9526,"modified":"2004-12-05T04:54:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.done","filesize": 26,"modified":"2004-12-05T04:56:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.fit.eqn","filesize": 365,"modified":"2004-12-05T04:54:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.fit.rpt","filesize": 106042,"modified":"2004-12-05T04:54:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.fit.summary","filesize": 456,"modified":"2004-12-05T04:54:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.flow.rpt","filesize": 4325,"modified":"2004-12-05T04:54:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.map.eqn","filesize": 303,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.map.rpt","filesize": 14205,"modified":"2004-12-05T04:54:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.map.summary","filesize": 317,"modified":"2004-12-05T04:54:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.pin","filesize": 57917,"modified":"2004-12-05T04:54:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.pof","filesize": 524443,"modified":"2004-12-05T04:54:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.qsf","filesize": 2669,"modified":"2004-12-05T04:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.sim.rpt","filesize": 4780,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.sof","filesize": 429057,"modified":"2004-12-05T04:54:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.tan.rpt","filesize": 7724,"modified":"2004-12-05T04:54:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\FUNC.tan.summary","filesize": 913,"modified":"2004-12-05T04:54:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T04:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.(0).cnf.cdb","filesize": 565,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.(0).cnf.hdb","filesize": 448,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.asm.qmsg","filesize": 1116,"modified":"2004-12-05T04:54:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.cmp.cdb","filesize": 1476,"modified":"2004-12-05T04:54:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.cmp.ddb","filesize": 7173,"modified":"2004-12-05T04:54:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.cmp.hdb","filesize": 8168,"modified":"2004-12-05T04:54:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.cmp.rdb","filesize": 13320,"modified":"2004-12-05T04:54:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.cmp.tdb","filesize": 730,"modified":"2004-12-05T04:54:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.dat_manager.dat","filesize": 397,"modified":"2004-12-05T04:54:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.db_info","filesize": 147,"modified":"2004-12-05T04:52:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.fit.qmsg","filesize": 15799,"modified":"2004-12-05T04:54:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.fnsim.cdb","filesize": 574,"modified":"2004-12-05T04:56:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.fnsim.hdb","filesize": 8131,"modified":"2004-12-05T04:56:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.hier_info","filesize": 85,"modified":"2004-12-05T04:56:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.hif","filesize": 435,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.icc","filesize": 337,"modified":"2004-12-05T04:54:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.map.cdb","filesize": 745,"modified":"2004-12-05T04:54:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.map.hdb","filesize": 8010,"modified":"2004-12-05T04:54:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.map.qmsg","filesize": 1911,"modified":"2004-12-05T04:56:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.pre_map.hdb","filesize": 8133,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.project.hdb","filesize": 8215,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.rtlv.hdb","filesize": 8130,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.rtlv_sg.cdb","filesize": 590,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sgdiff.cdb","filesize": 574,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sgdiff.hdb","filesize": 8133,"modified":"2004-12-05T04:54:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sim.hdb","filesize": 4518,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sim.qmsg","filesize": 1669,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sim.rdb","filesize": 1650,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T04:56:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T04:56:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.syn_hier_info","filesize": 0,"modified":"2004-12-05T04:54:12-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC.tan.qmsg","filesize": 6802,"modified":"2004-12-05T04:54:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\db\\FUNC_cmp.qrpt","filesize": 0,"modified":"2004-12-05T04:53:06-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\j_1.qpf","filesize": 1559,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\j_1.qws","filesize": 1471,"modified":"2004-12-05T04:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Compiler Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\Example J.1.doc","filesize": 105984,"modified":"2005-01-06T01:26:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\FUNC.tbl","filesize": 1684,"modified":"2004-12-05T04:57:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\FUNC.vwf","filesize": 3728,"modified":"2004-12-05T04:56:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.1\\j_1.vhd","filesize": 294,"modified":"2004-12-05T04:54:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.asm.rpt","filesize": 9765,"modified":"2004-12-05T14:55:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.done","filesize": 26,"modified":"2004-12-05T14:59:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.fit.eqn","filesize": 938,"modified":"2004-12-05T14:55:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.fit.rpt","filesize": 110072,"modified":"2004-12-05T14:55:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.fit.summary","filesize": 470,"modified":"2004-12-05T14:55:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.flow.rpt","filesize": 4364,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.map.eqn","filesize": 803,"modified":"2004-12-05T14:55:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.map.rpt","filesize": 14282,"modified":"2004-12-05T14:55:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.map.summary","filesize": 331,"modified":"2004-12-05T14:55:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.pin","filesize": 57924,"modified":"2004-12-05T14:55:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.pof","filesize": 524443,"modified":"2004-12-05T14:55:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.qsf","filesize": 2698,"modified":"2004-12-05T15:01:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.sim.rpt","filesize": 4815,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.sof","filesize": 429057,"modified":"2004-12-05T14:55:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.tan.rpt","filesize": 18035,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\Counter_2IN.tan.summary","filesize": 1678,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T15:01:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.(0).cnf.cdb","filesize": 864,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.(0).cnf.hdb","filesize": 514,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.asm.qmsg","filesize": 1132,"modified":"2004-12-05T14:55:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.cmp.cdb","filesize": 2030,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.cmp.ddb","filesize": 10314,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.cmp.hdb","filesize": 8432,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.cmp.rdb","filesize": 14315,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.cmp.tdb","filesize": 1336,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.dat_manager.dat","filesize": 573,"modified":"2004-12-05T14:55:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.db_info","filesize": 147,"modified":"2004-12-05T14:55:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.fit.qmsg","filesize": 20934,"modified":"2004-12-05T14:55:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.fnsim.cdb","filesize": 1210,"modified":"2004-12-05T14:58:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.fnsim.hdb","filesize": 11760,"modified":"2004-12-05T14:58:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.hier_info","filesize": 268,"modified":"2004-12-05T14:58:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.hif","filesize": 457,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.icc","filesize": 636,"modified":"2004-12-05T14:55:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.map.cdb","filesize": 975,"modified":"2004-12-05T14:55:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.map.hdb","filesize": 8258,"modified":"2004-12-05T14:55:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.map.qmsg","filesize": 4149,"modified":"2004-12-05T14:58:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.pre_map.hdb","filesize": 8349,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.project.hdb","filesize": 8221,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.rtlv.hdb","filesize": 8347,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.rtlv_sg.cdb","filesize": 869,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sgdiff.cdb","filesize": 735,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sgdiff.hdb","filesize": 8469,"modified":"2004-12-05T14:55:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sim.hdb","filesize": 4534,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sim.qmsg","filesize": 1689,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sim.rdb","filesize": 1662,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T14:58:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T14:58:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.syn_hier_info","filesize": 0,"modified":"2004-12-05T14:55:18-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN.tan.qmsg","filesize": 36780,"modified":"2004-12-05T14:55:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\Counter_2IN_cmp.qrpt","filesize": 0,"modified":"2004-12-05T14:55:18-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\db\\add_sub_vrh.tdf","filesize": 2757,"modified":"2004-12-05T14:58:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27979278","format":"TheDraw Fonts File","URI":"http://www.wikidata.org/entity/Q27979278","mime":"","basis":"extension match tdf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\j_10.qpf","filesize": 1566,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\j_10.qws","filesize": 990,"modified":"2004-12-05T15:01:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Counter_2IN.tbl","filesize": 4669,"modified":"2004-12-05T15:01:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Counter_2IN.vwf","filesize": 4310,"modified":"2004-12-05T14:59:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\Example J.10.doc","filesize": 110080,"modified":"2005-01-06T01:33:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.10\\j_10.vhd","filesize": 690,"modified":"2004-12-05T14:54:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.done","filesize": 26,"modified":"2004-12-05T15:07:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.flow.rpt","filesize": 3807,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.map.eqn","filesize": 1015,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.map.rpt","filesize": 15892,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.map.summary","filesize": 341,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.qsf","filesize": 2718,"modified":"2004-12-05T15:07:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\Non_Binary_Count.sim.rpt","filesize": 4914,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T15:07:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(0).cnf.cdb","filesize": 799,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(0).cnf.hdb","filesize": 546,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(1).cnf.cdb","filesize": 637,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(1).cnf.hdb","filesize": 455,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(2).cnf.cdb","filesize": 641,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(2).cnf.hdb","filesize": 455,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(3).cnf.cdb","filesize": 683,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.(3).cnf.hdb","filesize": 466,"modified":"2004-12-05T15:04:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.cmp.rdb","filesize": 3375,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.db_info","filesize": 147,"modified":"2004-12-05T15:02:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.fnsim.cdb","filesize": 850,"modified":"2004-12-05T15:05:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.fnsim.hdb","filesize": 8728,"modified":"2004-12-05T15:05:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.hier_info","filesize": 538,"modified":"2004-12-05T15:05:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.hif","filesize": 1635,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.map.cdb","filesize": 1118,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.map.hdb","filesize": 8542,"modified":"2004-12-05T15:04:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.map.qmsg","filesize": 3704,"modified":"2004-12-05T15:05:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.pre_map.hdb","filesize": 8729,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.project.hdb","filesize": 8232,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.rtlv.hdb","filesize": 8727,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.rtlv_sg.cdb","filesize": 1353,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.rtlv_sg_swap.cdb","filesize": 559,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sgdiff.cdb","filesize": 851,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sgdiff.hdb","filesize": 8733,"modified":"2004-12-05T15:04:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sim.hdb","filesize": 4539,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sim.qmsg","filesize": 1697,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sim.rdb","filesize": 1666,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T15:05:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T15:05:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count.syn_hier_info","filesize": 0,"modified":"2004-12-05T15:04:56-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\db\\Non_Binary_Count_cmp.qrpt","filesize": 0,"modified":"2004-12-05T15:02:58-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\j_11.qpf","filesize": 1571,"modified":"2004-12-05T15:07:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\j_11.qws","filesize": 1544,"modified":"2004-12-05T15:07:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Example J.11.doc","filesize": 112128,"modified":"2005-01-06T01:35:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Non_Binary_Count.tbl","filesize": 4003,"modified":"2004-12-05T15:07:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\Non_Binary_Count.vwf","filesize": 4026,"modified":"2004-12-05T15:07:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.11\\j_11.vhd","filesize": 2843,"modified":"2004-12-05T15:04:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T05:13:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.(0).cnf.cdb","filesize": 489,"modified":"2004-12-05T05:11:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.(0).cnf.hdb","filesize": 410,"modified":"2004-12-05T05:11:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.asm.qmsg","filesize": 1122,"modified":"2004-12-05T05:12:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.cmp.cdb","filesize": 1362,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.cmp.ddb","filesize": 7172,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.cmp.hdb","filesize": 8156,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.cmp.rdb","filesize": 13255,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.cmp.tdb","filesize": 695,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.dat_manager.dat","filesize": 364,"modified":"2004-12-05T05:12:22-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.db_info","filesize": 147,"modified":"2004-12-05T05:11:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.fit.qmsg","filesize": 14910,"modified":"2004-12-05T05:12:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.fnsim.cdb","filesize": 527,"modified":"2004-12-05T05:13:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.fnsim.hdb","filesize": 8116,"modified":"2004-12-05T05:13:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.hier_info","filesize": 76,"modified":"2004-12-05T05:13:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.hif","filesize": 444,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.icc","filesize": 308,"modified":"2004-12-05T05:12:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.map.cdb","filesize": 726,"modified":"2004-12-05T05:11:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.map.hdb","filesize": 7994,"modified":"2004-12-05T05:11:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.map.qmsg","filesize": 1926,"modified":"2004-12-05T05:13:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.pre_map.hdb","filesize": 8119,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.project.hdb","filesize": 8220,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.rtlv.hdb","filesize": 8118,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.rtlv_sg.cdb","filesize": 527,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sgdiff.cdb","filesize": 526,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sgdiff.hdb","filesize": 8118,"modified":"2004-12-05T05:11:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sim.hdb","filesize": 4529,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sim.qmsg","filesize": 1675,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sim.rdb","filesize": 1652,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T05:13:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T05:13:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.syn_hier_info","filesize": 0,"modified":"2004-12-05T05:11:55-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit.tan.qmsg","filesize": 6888,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\db\\xor_bit_cmp.qrpt","filesize": 0,"modified":"2004-12-05T05:11:51-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\j_2.qpf","filesize": 1562,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\j_2.qws","filesize": 980,"modified":"2004-12-05T05:13:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.asm.rpt","filesize": 9616,"modified":"2004-12-05T05:12:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.done","filesize": 26,"modified":"2004-12-05T05:13:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.fit.eqn","filesize": 293,"modified":"2004-12-05T05:12:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.fit.rpt","filesize": 105257,"modified":"2004-12-05T05:12:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.fit.summary","filesize": 464,"modified":"2004-12-05T05:12:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.flow.rpt","filesize": 4340,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.map.eqn","filesize": 241,"modified":"2004-12-05T05:11:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.map.rpt","filesize": 14220,"modified":"2004-12-05T05:11:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.map.summary","filesize": 323,"modified":"2004-12-05T05:11:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.pin","filesize": 57920,"modified":"2004-12-05T05:12:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.pof","filesize": 524443,"modified":"2004-12-05T05:12:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.qsf","filesize": 2681,"modified":"2004-12-05T05:13:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.sim.rpt","filesize": 4786,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.sof","filesize": 429057,"modified":"2004-12-05T05:12:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.tan.rpt","filesize": 7604,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Compiler Generated Files\\xor_bit.tan.summary","filesize": 913,"modified":"2004-12-05T05:12:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\Example J.2.doc","filesize": 106496,"modified":"2005-01-06T01:27:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\j_2.vhd","filesize": 193,"modified":"2004-12-05T05:11:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\xor_bit.tbl","filesize": 1592,"modified":"2004-12-05T05:13:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.2\\xor_bit.vwf","filesize": 3034,"modified":"2004-12-05T05:13:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.asm.rpt","filesize": 9526,"modified":"2004-12-05T05:16:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.done","filesize": 26,"modified":"2004-12-05T05:17:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.fit.eqn","filesize": 391,"modified":"2004-12-05T05:16:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.fit.rpt","filesize": 106047,"modified":"2004-12-05T05:16:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.fit.summary","filesize": 456,"modified":"2004-12-05T05:16:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.flow.rpt","filesize": 4325,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.map.eqn","filesize": 340,"modified":"2004-12-05T05:16:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.map.rpt","filesize": 14204,"modified":"2004-12-05T05:16:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.map.summary","filesize": 317,"modified":"2004-12-05T05:16:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.pin","filesize": 57917,"modified":"2004-12-05T05:16:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.pof","filesize": 524443,"modified":"2004-12-05T05:16:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.qsf","filesize": 2669,"modified":"2004-12-05T05:18:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.sim.rpt","filesize": 4781,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.sof","filesize": 429057,"modified":"2004-12-05T05:16:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.tan.rpt","filesize": 7800,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\MUX2.tan.summary","filesize": 921,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T05:18:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.(0).cnf.cdb","filesize": 611,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.(0).cnf.hdb","filesize": 465,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.asm.qmsg","filesize": 1116,"modified":"2004-12-05T05:16:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.cmp.cdb","filesize": 1477,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.cmp.ddb","filesize": 7173,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.cmp.hdb","filesize": 8196,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.cmp.rdb","filesize": 13339,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.cmp.tdb","filesize": 734,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.dat_manager.dat","filesize": 397,"modified":"2004-12-05T05:16:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.db_info","filesize": 147,"modified":"2004-12-05T05:14:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.fit.qmsg","filesize": 15824,"modified":"2004-12-05T05:16:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.fnsim.cdb","filesize": 602,"modified":"2004-12-05T05:17:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.fnsim.hdb","filesize": 8151,"modified":"2004-12-05T05:17:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.hier_info","filesize": 107,"modified":"2004-12-05T05:17:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.hif","filesize": 435,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.icc","filesize": 357,"modified":"2004-12-05T05:16:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.map.cdb","filesize": 760,"modified":"2004-12-05T05:16:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.map.hdb","filesize": 8036,"modified":"2004-12-05T05:16:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.map.qmsg","filesize": 1908,"modified":"2004-12-05T05:17:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.pre_map.hdb","filesize": 8150,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.project.hdb","filesize": 8213,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.rtlv.hdb","filesize": 8146,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.rtlv_sg.cdb","filesize": 627,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sgdiff.cdb","filesize": 535,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sgdiff.hdb","filesize": 8230,"modified":"2004-12-05T05:16:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sim.hdb","filesize": 4522,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sim.qmsg","filesize": 1671,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sim.rdb","filesize": 1653,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T05:17:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T05:17:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.syn_hier_info","filesize": 0,"modified":"2004-12-05T05:16:08-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2.tan.qmsg","filesize": 6882,"modified":"2004-12-05T05:16:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\db\\MUX2_cmp.qrpt","filesize": 0,"modified":"2004-12-05T05:14:59-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\j_3.qpf","filesize": 1559,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\j_3.qws","filesize": 1517,"modified":"2004-12-05T05:18:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Compiler Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\Example J.3.doc","filesize": 103936,"modified":"2005-01-06T01:27:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\MUX2.tbl","filesize": 1689,"modified":"2004-12-05T05:18:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\MUX2.vwf","filesize": 3642,"modified":"2004-12-05T05:17:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.3\\j_3.vhd","filesize": 322,"modified":"2004-12-05T05:16:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.asm.rpt","filesize": 9586,"modified":"2004-12-05T05:21:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.done","filesize": 26,"modified":"2004-12-05T05:23:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.fit.eqn","filesize": 1989,"modified":"2004-12-05T05:20:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.fit.rpt","filesize": 114931,"modified":"2004-12-05T05:20:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.fit.summary","filesize": 461,"modified":"2004-12-05T05:20:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.flow.rpt","filesize": 4335,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.map.eqn","filesize": 1711,"modified":"2004-12-05T05:20:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.map.rpt","filesize": 14219,"modified":"2004-12-05T05:20:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.map.summary","filesize": 322,"modified":"2004-12-05T05:20:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.pin","filesize": 57919,"modified":"2004-12-05T05:20:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.pof","filesize": 524443,"modified":"2004-12-05T05:21:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.qsf","filesize": 2677,"modified":"2004-12-05T05:23:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.sim.rpt","filesize": 4785,"modified":"2004-12-05T05:23:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.sof","filesize": 429057,"modified":"2004-12-05T05:21:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.tan.rpt","filesize": 12173,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\adder4.tan.summary","filesize": 926,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T05:23:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.(0).cnf.cdb","filesize": 1253,"modified":"2004-12-05T05:20:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.(0).cnf.hdb","filesize": 618,"modified":"2004-12-05T05:20:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.asm.qmsg","filesize": 1120,"modified":"2004-12-05T05:21:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.cmp.cdb","filesize": 3104,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.cmp.ddb","filesize": 10543,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.cmp.hdb","filesize": 8896,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.cmp.rdb","filesize": 14504,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.cmp.tdb","filesize": 2020,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.dat_manager.dat","filesize": 767,"modified":"2004-12-05T05:20:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.db_info","filesize": 147,"modified":"2004-12-05T05:19:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.fit.qmsg","filesize": 25690,"modified":"2004-12-05T05:20:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.fnsim.cdb","filesize": 1049,"modified":"2004-12-05T05:22:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.fnsim.hdb","filesize": 8730,"modified":"2004-12-05T05:22:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.hier_info","filesize": 670,"modified":"2004-12-05T05:22:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.hif","filesize": 441,"modified":"2004-12-05T05:20:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.icc","filesize": 1455,"modified":"2004-12-05T05:20:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.map.cdb","filesize": 1206,"modified":"2004-12-05T05:20:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.map.hdb","filesize": 8631,"modified":"2004-12-05T05:20:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.map.qmsg","filesize": 1931,"modified":"2004-12-05T05:22:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.pre_map.hdb","filesize": 8736,"modified":"2004-12-05T05:20:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.project.hdb","filesize": 8222,"modified":"2004-12-05T05:22:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.rtlv.hdb","filesize": 8736,"modified":"2004-12-05T05:20:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.rtlv_sg.cdb","filesize": 1132,"modified":"2004-12-05T05:20:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T05:20:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sgdiff.cdb","filesize": 1204,"modified":"2004-12-05T05:20:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sgdiff.hdb","filesize": 9225,"modified":"2004-12-05T05:20:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sim.hdb","filesize": 4528,"modified":"2004-12-05T05:22:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sim.qmsg","filesize": 1675,"modified":"2004-12-05T05:23:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sim.rdb","filesize": 1653,"modified":"2004-12-05T05:23:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T05:22:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T05:22:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.syn_hier_info","filesize": 0,"modified":"2004-12-05T05:20:30-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4.tan.qmsg","filesize": 9240,"modified":"2004-12-05T05:21:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\db\\adder4_cmp.qrpt","filesize": 0,"modified":"2004-12-05T05:19:44-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\j_4.qpf","filesize": 1561,"modified":"2004-12-05T05:22:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\j_4.qws","filesize": 978,"modified":"2004-12-05T05:23:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Compiler Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-05T05:22:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\Example J.4.doc","filesize": 103936,"modified":"2005-01-06T01:28:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\adder4.tbl","filesize": 1749,"modified":"2004-12-05T05:23:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\adder4.vwf","filesize": 8429,"modified":"2004-12-05T05:22:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.4\\j_4.vhd","filesize": 708,"modified":"2004-12-05T05:20:22-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T05:31:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.(0).cnf.cdb","filesize": 922,"modified":"2004-12-05T05:28:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.(0).cnf.hdb","filesize": 665,"modified":"2004-12-05T05:28:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.(1).cnf.cdb","filesize": 685,"modified":"2004-12-05T05:28:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.(1).cnf.hdb","filesize": 444,"modified":"2004-12-05T05:28:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.asm.qmsg","filesize": 1138,"modified":"2004-12-05T05:28:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.cmp.cdb","filesize": 3145,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.cmp.ddb","filesize": 10577,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.cmp.hdb","filesize": 8902,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.cmp.rdb","filesize": 14621,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.cmp.tdb","filesize": 2052,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.dat_manager.dat","filesize": 759,"modified":"2004-12-05T05:28:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.db_info","filesize": 147,"modified":"2004-12-05T05:24:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.fit.qmsg","filesize": 26415,"modified":"2004-12-05T05:28:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.fnsim.cdb","filesize": 934,"modified":"2004-12-05T05:30:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.fnsim.hdb","filesize": 8899,"modified":"2004-12-05T05:30:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.hier_info","filesize": 1300,"modified":"2004-12-05T05:30:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.hif","filesize": 851,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.icc","filesize": 1541,"modified":"2004-12-05T05:28:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.map.cdb","filesize": 1221,"modified":"2004-12-05T05:28:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.map.hdb","filesize": 8600,"modified":"2004-12-05T05:28:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.map.qmsg","filesize": 2558,"modified":"2004-12-05T05:30:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.pre_map.hdb","filesize": 8898,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.project.hdb","filesize": 8215,"modified":"2004-12-05T05:30:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.rtlv.hdb","filesize": 8884,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.rtlv_sg.cdb","filesize": 1238,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.rtlv_sg_swap.cdb","filesize": 563,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sgdiff.cdb","filesize": 1118,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sgdiff.hdb","filesize": 8907,"modified":"2004-12-05T05:28:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sim.hdb","filesize": 4520,"modified":"2004-12-05T05:30:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sim.qmsg","filesize": 1510,"modified":"2004-12-05T05:30:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sim.rdb","filesize": 1653,"modified":"2004-12-05T05:30:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T05:30:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T05:30:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.syn_hier_info","filesize": 0,"modified":"2004-12-05T05:28:14-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder.tan.qmsg","filesize": 9884,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\db\\hier_full_adder_cmp.qrpt","filesize": 0,"modified":"2004-12-05T05:24:46-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.asm.rpt","filesize": 9856,"modified":"2004-12-05T05:28:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.done","filesize": 26,"modified":"2004-12-05T05:30:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.fit.eqn","filesize": 2189,"modified":"2004-12-05T05:28:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.fit.rpt","filesize": 116403,"modified":"2004-12-05T05:28:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.fit.summary","filesize": 479,"modified":"2004-12-05T05:28:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.flow.rpt","filesize": 4380,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.map.eqn","filesize": 1911,"modified":"2004-12-05T05:28:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.map.rpt","filesize": 15990,"modified":"2004-12-05T05:28:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.map.summary","filesize": 340,"modified":"2004-12-05T05:28:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.pin","filesize": 57928,"modified":"2004-12-05T05:28:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.pof","filesize": 524443,"modified":"2004-12-05T05:28:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.qsf","filesize": 2736,"modified":"2004-12-05T05:31:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.sim.rpt","filesize": 4714,"modified":"2004-12-05T05:30:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.sof","filesize": 429057,"modified":"2004-12-05T05:28:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.tan.rpt","filesize": 12435,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\hier_full_adder.tan.summary","filesize": 927,"modified":"2004-12-05T05:28:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\j_5.qpf","filesize": 1570,"modified":"2004-12-05T05:30:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Compiler Generated Files\\j_5.qws","filesize": 788,"modified":"2004-12-05T05:31:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\Example J.5.doc","filesize": 111616,"modified":"2005-01-06T01:29:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\hier_full_adder.tbl","filesize": 1783,"modified":"2004-12-05T05:31:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\hier_full_adder.vwf","filesize": 8761,"modified":"2004-12-05T05:30:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.5\\j_5.vhd","filesize": 1191,"modified":"2004-12-05T05:28:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.asm.rpt","filesize": 9706,"modified":"2004-12-05T05:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.done","filesize": 26,"modified":"2004-12-05T05:38:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.fit.eqn","filesize": 590,"modified":"2004-12-05T05:34:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.fit.rpt","filesize": 107056,"modified":"2004-12-05T05:34:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.fit.summary","filesize": 468,"modified":"2004-12-05T05:34:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.flow.rpt","filesize": 4355,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.map.eqn","filesize": 504,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.map.rpt","filesize": 14344,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.map.summary","filesize": 329,"modified":"2004-12-05T05:34:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.pin","filesize": 57923,"modified":"2004-12-05T05:34:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.pof","filesize": 524443,"modified":"2004-12-05T05:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.qsf","filesize": 2693,"modified":"2004-12-05T05:38:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.sim.rpt","filesize": 4796,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.sof","filesize": 429057,"modified":"2004-12-05T05:35:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.tan.rpt","filesize": 8140,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\Full_Adder.tan.summary","filesize": 919,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T05:38:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.(0).cnf.cdb","filesize": 952,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.(0).cnf.hdb","filesize": 553,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.(1).cnf.cdb","filesize": 1572,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.(1).cnf.hdb","filesize": 593,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.asm.qmsg","filesize": 1128,"modified":"2004-12-05T05:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.cmp.cdb","filesize": 1704,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.cmp.ddb","filesize": 9135,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.cmp.hdb","filesize": 8511,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.cmp.rdb","filesize": 13470,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.cmp.tdb","filesize": 917,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.dat_manager.dat","filesize": 417,"modified":"2004-12-05T05:34:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.db_info","filesize": 147,"modified":"2004-12-05T05:33:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.fit.qmsg","filesize": 16987,"modified":"2004-12-05T05:34:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.fnsim.cdb","filesize": 15885,"modified":"2004-12-05T05:37:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.fnsim.hdb","filesize": 19848,"modified":"2004-12-05T05:37:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.hier_info","filesize": 1496,"modified":"2004-12-05T05:37:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.hif","filesize": 827,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.icc","filesize": 502,"modified":"2004-12-05T05:34:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.map.cdb","filesize": 853,"modified":"2004-12-05T05:34:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.map.hdb","filesize": 8342,"modified":"2004-12-05T05:34:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.map.qmsg","filesize": 3480,"modified":"2004-12-05T05:37:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.pre_map.hdb","filesize": 8791,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.project.hdb","filesize": 8225,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.rtlv.hdb","filesize": 8788,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.rtlv_sg.cdb","filesize": 1973,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.rtlv_sg_swap.cdb","filesize": 511,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sgdiff.cdb","filesize": 697,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sgdiff.hdb","filesize": 9542,"modified":"2004-12-05T05:34:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sim.hdb","filesize": 4535,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sim.qmsg","filesize": 1689,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sim.rdb","filesize": 1661,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T05:37:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T05:37:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.syn_hier_info","filesize": 0,"modified":"2004-12-05T05:34:30-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder.tan.qmsg","filesize": 7032,"modified":"2004-12-05T05:35:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\Full_Adder_cmp.qrpt","filesize": 0,"modified":"2004-12-05T05:33:05-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\db\\mux_8ic.tdf","filesize": 11821,"modified":"2004-12-05T05:37:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27979278","format":"TheDraw Fonts File","URI":"http://www.wikidata.org/entity/Q27979278","mime":"","basis":"extension match tdf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\j_6.qpf","filesize": 1565,"modified":"2004-12-05T05:38:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\j_6.qws","filesize": 1483,"modified":"2004-12-05T05:38:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Example J-6.doc","filesize": 103936,"modified":"2005-01-10T15:13:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Full_Adder.tbl","filesize": 2018,"modified":"2004-12-05T05:38:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\Full_Adder.vwf","filesize": 4426,"modified":"2004-12-05T05:38:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.6\\j_6.vhd","filesize": 1357,"modified":"2004-12-05T05:34:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T05:56:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.(0).cnf.cdb","filesize": 579,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.(0).cnf.hdb","filesize": 456,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.asm.qmsg","filesize": 1120,"modified":"2004-12-05T05:53:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.cmp.cdb","filesize": 1471,"modified":"2004-12-05T05:53:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.cmp.ddb","filesize": 7195,"modified":"2004-12-05T05:53:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.cmp.hdb","filesize": 8204,"modified":"2004-12-05T05:53:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.cmp.rdb","filesize": 13745,"modified":"2004-12-05T05:53:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.cmp.tdb","filesize": 941,"modified":"2004-12-05T05:53:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.dat_manager.dat","filesize": 433,"modified":"2004-12-05T05:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.db_info","filesize": 147,"modified":"2004-12-05T05:47:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.fit.qmsg","filesize": 15887,"modified":"2004-12-05T05:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.fnsim.cdb","filesize": 566,"modified":"2004-12-05T05:55:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.fnsim.hdb","filesize": 8147,"modified":"2004-12-05T05:55:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.hier_info","filesize": 113,"modified":"2004-12-05T05:55:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.hif","filesize": 441,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.icc","filesize": 371,"modified":"2004-12-05T05:53:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.map.cdb","filesize": 768,"modified":"2004-12-05T05:53:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.map.hdb","filesize": 8028,"modified":"2004-12-05T05:53:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.map.qmsg","filesize": 1934,"modified":"2004-12-05T05:55:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.pre_map.hdb","filesize": 8144,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.project.hdb","filesize": 8222,"modified":"2004-12-05T05:55:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.rtlv.hdb","filesize": 8142,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.rtlv_sg.cdb","filesize": 589,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sgdiff.cdb","filesize": 569,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sgdiff.hdb","filesize": 8143,"modified":"2004-12-05T05:53:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sim.hdb","filesize": 4529,"modified":"2004-12-05T05:55:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sim.qmsg","filesize": 1863,"modified":"2004-12-05T05:55:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sim.rdb","filesize": 1649,"modified":"2004-12-05T05:55:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T05:54:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T05:55:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.syn_hier_info","filesize": 0,"modified":"2004-12-05T05:53:13-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop.tan.qmsg","filesize": 23763,"modified":"2004-12-05T05:53:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\db\\dfflop_cmp.qrpt","filesize": 0,"modified":"2004-12-05T05:47:37-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.asm.rpt","filesize": 9586,"modified":"2004-12-05T05:53:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.done","filesize": 26,"modified":"2004-12-05T05:55:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.fit.eqn","filesize": 453,"modified":"2004-12-05T05:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.fit.rpt","filesize": 107476,"modified":"2004-12-05T05:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.fit.summary","filesize": 460,"modified":"2004-12-05T05:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.flow.rpt","filesize": 4335,"modified":"2004-12-05T05:53:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.map.eqn","filesize": 386,"modified":"2004-12-05T05:53:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.map.rpt","filesize": 14219,"modified":"2004-12-05T05:53:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.map.summary","filesize": 321,"modified":"2004-12-05T05:53:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.pin","filesize": 57919,"modified":"2004-12-05T05:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.pof","filesize": 524443,"modified":"2004-12-05T05:53:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.qsf","filesize": 2677,"modified":"2004-12-05T05:56:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.sim.rpt","filesize": 4889,"modified":"2004-12-05T05:55:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.sof","filesize": 429057,"modified":"2004-12-05T05:53:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.tan.rpt","filesize": 12964,"modified":"2004-12-05T05:53:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\dfflop.tan.summary","filesize": 1363,"modified":"2004-12-05T05:53:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\j_7.qpf","filesize": 1561,"modified":"2004-12-05T05:55:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\j_7.qws","filesize": 978,"modified":"2004-12-05T05:56:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T05:55:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\Example J.7.doc","filesize": 108032,"modified":"2005-01-06T01:30:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\dfflop.tbl","filesize": 4470,"modified":"2004-12-05T05:56:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\dfflop.vwf","filesize": 3564,"modified":"2004-12-05T05:55:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.7\\j_7.vhd","filesize": 487,"modified":"2004-12-05T05:53:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T14:33:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.(0).cnf.cdb","filesize": 785,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.(0).cnf.hdb","filesize": 473,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.asm.qmsg","filesize": 1116,"modified":"2004-12-05T13:53:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.cmp.cdb","filesize": 1700,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.cmp.ddb","filesize": 8883,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.cmp.hdb","filesize": 8231,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.cmp.rdb","filesize": 14072,"modified":"2004-12-05T13:53:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.cmp.tdb","filesize": 1109,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.dat_manager.dat","filesize": 465,"modified":"2004-12-05T13:53:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.db_info","filesize": 147,"modified":"2004-12-05T13:52:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.fit.qmsg","filesize": 19936,"modified":"2004-12-05T13:53:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.fnsim.cdb","filesize": 722,"modified":"2004-12-05T13:58:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.fnsim.hdb","filesize": 8239,"modified":"2004-12-05T13:58:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.hier_info","filesize": 203,"modified":"2004-12-05T13:58:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.hif","filesize": 435,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.icc","filesize": 487,"modified":"2004-12-05T13:53:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.map.cdb","filesize": 870,"modified":"2004-12-05T13:52:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.map.hdb","filesize": 8044,"modified":"2004-12-05T13:52:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.map.qmsg","filesize": 1909,"modified":"2004-12-05T13:58:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.pre_map.hdb","filesize": 8236,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.project.hdb","filesize": 8210,"modified":"2004-12-05T14:29:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.rtlv.hdb","filesize": 8230,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.rtlv_sg.cdb","filesize": 772,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sgdiff.cdb","filesize": 609,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sgdiff.hdb","filesize": 8237,"modified":"2004-12-05T13:52:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sim.hdb","filesize": 4522,"modified":"2004-12-05T14:29:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sim.qmsg","filesize": 1851,"modified":"2004-12-05T14:29:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sim.rdb","filesize": 1651,"modified":"2004-12-05T14:29:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T13:58:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T13:58:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.syn_hier_info","filesize": 0,"modified":"2004-12-05T13:52:35-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff.tan.qmsg","filesize": 33113,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\db\\t_ff_cmp.qrpt","filesize": 0,"modified":"2004-12-05T13:52:35-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\j_8.qpf","filesize": 1559,"modified":"2004-12-05T14:29:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\j_8.qws","filesize": 1471,"modified":"2004-12-05T14:33:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T14:29:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.asm.rpt","filesize": 9526,"modified":"2004-12-05T13:53:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.done","filesize": 26,"modified":"2004-12-05T14:29:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.fit.eqn","filesize": 617,"modified":"2004-12-05T13:53:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.fit.rpt","filesize": 109660,"modified":"2004-12-05T13:53:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.fit.summary","filesize": 456,"modified":"2004-12-05T13:53:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.flow.rpt","filesize": 4325,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.map.eqn","filesize": 538,"modified":"2004-12-05T13:52:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.map.rpt","filesize": 14204,"modified":"2004-12-05T13:52:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.map.summary","filesize": 317,"modified":"2004-12-05T13:52:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.pin","filesize": 57917,"modified":"2004-12-05T13:53:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.pof","filesize": 524443,"modified":"2004-12-05T13:53:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.qsf","filesize": 2669,"modified":"2004-12-05T14:33:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.sim.rpt","filesize": 4881,"modified":"2004-12-05T14:29:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.sof","filesize": 429057,"modified":"2004-12-05T13:53:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.tan.rpt","filesize": 16546,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Compiler Generated Files\\t_ff.tan.summary","filesize": 1620,"modified":"2004-12-05T13:53:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\Example J.8.doc","filesize": 97792,"modified":"2004-12-08T13:59:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\j_8.vhd","filesize": 664,"modified":"2004-12-05T14:27:06-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\t_ff.tbl","filesize": 3358,"modified":"2004-12-05T14:33:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.8\\t_ff.vwf","filesize": 4161,"modified":"2004-12-05T14:29:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T14:42:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.(0).cnf.cdb","filesize": 897,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.(0).cnf.hdb","filesize": 485,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.asm.qmsg","filesize": 1128,"modified":"2004-12-05T14:38:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.cmp.cdb","filesize": 2222,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.cmp.ddb","filesize": 10359,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.cmp.hdb","filesize": 8272,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.cmp.rdb","filesize": 14436,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.cmp.tdb","filesize": 1404,"modified":"2004-12-05T14:38:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.dat_manager.dat","filesize": 565,"modified":"2004-12-05T14:38:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.db_info","filesize": 147,"modified":"2004-12-05T14:36:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.fit.qmsg","filesize": 19532,"modified":"2004-12-05T14:38:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.fnsim.cdb","filesize": 880,"modified":"2004-12-05T14:40:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.fnsim.hdb","filesize": 8286,"modified":"2004-12-05T14:40:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.hier_info","filesize": 196,"modified":"2004-12-05T14:40:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.hif","filesize": 451,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.icc","filesize": 566,"modified":"2004-12-05T14:38:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.map.cdb","filesize": 1025,"modified":"2004-12-05T14:37:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.map.hdb","filesize": 8118,"modified":"2004-12-05T14:37:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.map.qmsg","filesize": 1970,"modified":"2004-12-05T14:40:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.pre_map.hdb","filesize": 8283,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.project.hdb","filesize": 8224,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.rtlv.hdb","filesize": 8283,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.rtlv_sg.cdb","filesize": 936,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sgdiff.cdb","filesize": 871,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sgdiff.hdb","filesize": 8284,"modified":"2004-12-05T14:37:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sim.hdb","filesize": 4534,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sim.qmsg","filesize": 1683,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sim.rdb","filesize": 1658,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T14:40:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T14:40:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.syn_hier_info","filesize": 0,"modified":"2004-12-05T14:37:47-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1.tan.qmsg","filesize": 40305,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\db\\ex52_seq1_cmp.qrpt","filesize": 0,"modified":"2004-12-05T14:36:09-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.asm.rpt","filesize": 9705,"modified":"2004-12-05T14:38:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.done","filesize": 26,"modified":"2004-12-05T14:40:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.fit.eqn","filesize": 743,"modified":"2004-12-05T14:38:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.fit.rpt","filesize": 109239,"modified":"2004-12-05T14:38:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.fit.summary","filesize": 466,"modified":"2004-12-05T14:38:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.flow.rpt","filesize": 4354,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.map.eqn","filesize": 625,"modified":"2004-12-05T14:37:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.map.rpt","filesize": 14240,"modified":"2004-12-05T14:37:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.map.summary","filesize": 327,"modified":"2004-12-05T14:37:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.pin","filesize": 57922,"modified":"2004-12-05T14:38:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.pof","filesize": 524443,"modified":"2004-12-05T14:38:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.qsf","filesize": 2690,"modified":"2004-12-05T14:42:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.sim.rpt","filesize": 4792,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.sof","filesize": 429057,"modified":"2004-12-05T14:38:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.tan.rpt","filesize": 19587,"modified":"2004-12-05T14:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\ex52_seq1.tan.summary","filesize": 2010,"modified":"2004-12-05T14:38:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\j_9a.qpf","filesize": 1564,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\j_9a.qws","filesize": 986,"modified":"2004-12-05T14:42:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\Example J.9a.doc","filesize": 114176,"modified":"2005-01-06T01:31:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\ex52_seq1.tbl","filesize": 4948,"modified":"2004-12-05T14:42:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\ex52_seq1.vwf","filesize": 3910,"modified":"2004-12-05T14:40:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9a\\j_9a.vhd","filesize": 746,"modified":"2004-12-05T14:37:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.asm.rpt","filesize": 9585,"modified":"2004-12-05T14:46:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.done","filesize": 26,"modified":"2004-12-05T14:50:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.fit.eqn","filesize": 1120,"modified":"2004-12-05T14:46:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.fit.rpt","filesize": 109154,"modified":"2004-12-05T14:46:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.fit.summary","filesize": 458,"modified":"2004-12-05T14:46:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.flow.rpt","filesize": 3785,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.map.eqn","filesize": 971,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.map.rpt","filesize": 15274,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.map.summary","filesize": 319,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.pin","filesize": 57918,"modified":"2004-12-05T14:46:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.pof","filesize": 524443,"modified":"2004-12-05T14:46:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.qsf","filesize": 2610,"modified":"2004-12-05T14:49:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.sim.rpt","filesize": 4784,"modified":"2004-12-05T14:50:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.sof","filesize": 429057,"modified":"2004-12-05T14:46:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.tan.rpt","filesize": 20934,"modified":"2004-12-05T14:47:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\Mealy.tan.summary","filesize": 2044,"modified":"2004-12-05T14:47:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.(0).cnf.cdb","filesize": 1407,"modified":"2004-12-05T14:46:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.(0).cnf.hdb","filesize": 484,"modified":"2004-12-05T14:46:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.asm.qmsg","filesize": 1120,"modified":"2004-12-05T14:46:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.cmp.rdb","filesize": 3368,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.dat_manager.dat","filesize": 646,"modified":"2004-12-05T14:46:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.db_info","filesize": 147,"modified":"2004-12-05T14:44:21-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.fit.qmsg","filesize": 18456,"modified":"2004-12-05T14:46:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.fnsim.cdb","filesize": 1322,"modified":"2004-12-05T14:49:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.fnsim.hdb","filesize": 8653,"modified":"2004-12-05T14:49:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.hier_info","filesize": 258,"modified":"2004-12-05T14:49:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.hif","filesize": 439,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.icc","filesize": 830,"modified":"2004-12-05T14:46:46-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.map.cdb","filesize": 1221,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.map.hdb","filesize": 8209,"modified":"2004-12-05T14:48:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.map.qmsg","filesize": 1908,"modified":"2004-12-05T14:49:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.pre_map.hdb","filesize": 8368,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.project.hdb","filesize": 8219,"modified":"2004-12-05T14:50:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.rtlv.hdb","filesize": 8361,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.rtlv_sg.cdb","filesize": 1439,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sgdiff.cdb","filesize": 1141,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sgdiff.hdb","filesize": 8824,"modified":"2004-12-05T14:48:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sim.hdb","filesize": 4533,"modified":"2004-12-05T14:50:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sim.qmsg","filesize": 1675,"modified":"2004-12-05T14:50:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sim.rdb","filesize": 1654,"modified":"2004-12-05T14:50:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T14:49:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T14:49:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.syn_hier_info","filesize": 0,"modified":"2004-12-05T14:48:10-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy.tan.qmsg","filesize": 37070,"modified":"2004-12-05T14:47:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\db\\Mealy_cmp.qrpt","filesize": 0,"modified":"2004-12-05T14:46:07-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\j_9b.qpf","filesize": 1560,"modified":"2004-12-05T14:50:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T14:50:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Example J.9b.doc","filesize": 105984,"modified":"2005-01-06T01:33:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Mealy.tbl","filesize": 4622,"modified":"2004-12-05T14:51:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\Mealy.vwf","filesize": 3511,"modified":"2004-12-05T14:50:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Example J.9\\Example J.9b\\j_9b.vhd","filesize": 1118,"modified":"2004-12-05T14:46:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1326659","format":"Virtual Hard Disk","URI":"http://www.wikidata.org/entity/Q1326659","mime":"","basis":"extension match vhd","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\VHDL Appendix J\\Tutorial - VHDL.doc","filesize": 1922048,"modified":"2005-01-06T01:25:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T14:35:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.(0).cnf.cdb","filesize": 565,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.(0).cnf.hdb","filesize": 445,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.asm.qmsg","filesize": 1116,"modified":"2004-12-04T14:19:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.cmp.cdb","filesize": 1476,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.cmp.ddb","filesize": 7173,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.cmp.hdb","filesize": 8131,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.cmp.rdb","filesize": 13310,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.cmp.tdb","filesize": 729,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.dat_manager.dat","filesize": 397,"modified":"2004-12-04T14:19:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.db_info","filesize": 147,"modified":"2004-12-04T14:18:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.fit.qmsg","filesize": 15867,"modified":"2004-12-04T14:19:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.fnsim.cdb","filesize": 564,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.fnsim.hdb","filesize": 8095,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.hier_info","filesize": 91,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.hif","filesize": 431,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.icc","filesize": 343,"modified":"2004-12-04T14:19:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.map.cdb","filesize": 755,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.map.hdb","filesize": 7979,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.map.qmsg","filesize": 1623,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.pre_map.hdb","filesize": 8081,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.project.hdb","filesize": 8345,"modified":"2004-12-04T14:31:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.rtlv.hdb","filesize": 8080,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.rtlv_sg.cdb","filesize": 588,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sgdiff.cdb","filesize": 564,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sgdiff.hdb","filesize": 8087,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sim.hdb","filesize": 4558,"modified":"2004-12-04T14:31:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sim.qmsg","filesize": 1225,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sim.rdb","filesize": 1631,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sim.vwf","filesize": 3546,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T14:23:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.syn_hier_info","filesize": 0,"modified":"2004-12-04T14:18:42-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func.tan.qmsg","filesize": 6588,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func_cmp.qrpt","filesize": 0,"modified":"2004-12-04T14:18:43-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\db\\func_sim.qrpt","filesize": 0,"modified":"2004-12-04T14:21:30-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.asm.rpt","filesize": 9610,"modified":"2004-12-04T14:19:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.done","filesize": 26,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.fit.eqn","filesize": 368,"modified":"2004-12-04T14:19:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.fit.rpt","filesize": 106048,"modified":"2004-12-04T14:19:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.fit.summary","filesize": 456,"modified":"2004-12-04T14:19:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.flow.rpt","filesize": 4325,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.map.eqn","filesize": 306,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.map.rpt","filesize": 14159,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.map.summary","filesize": 317,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.pin","filesize": 57917,"modified":"2004-12-04T14:19:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.pof","filesize": 524443,"modified":"2004-12-04T14:19:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.qsf","filesize": 3382,"modified":"2004-12-04T14:35:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.sim.rpt","filesize": 4411,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.sof","filesize": 429057,"modified":"2004-12-04T14:19:22-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.tan.rpt","filesize": 7730,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\func.tan.summary","filesize": 913,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\i_1.qpf","filesize": 1559,"modified":"2004-12-04T14:31:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\i_1.qws","filesize": 184,"modified":"2004-12-04T14:35:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Compilier Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-04T14:23:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Example i.1.doc","filesize": 92672,"modified":"2005-01-06T01:16:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Waveform1.tbl","filesize": 1665,"modified":"2004-12-04T14:34:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\Waveform1.vwf","filesize": 3457,"modified":"2004-12-04T14:31:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.1\\i_1.v","filesize": 188,"modified":"2004-11-28T18:44:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T03:55:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.asm.rpt","filesize": 9849,"modified":"2004-12-05T03:51:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.done","filesize": 26,"modified":"2004-12-05T03:54:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.fit.eqn","filesize": 699,"modified":"2004-12-05T03:51:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.fit.rpt","filesize": 108797,"modified":"2004-12-05T03:51:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.fit.summary","filesize": 470,"modified":"2004-12-05T03:51:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.flow.rpt","filesize": 4364,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.map.eqn","filesize": 591,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.map.rpt","filesize": 14309,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.map.summary","filesize": 331,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.pin","filesize": 57924,"modified":"2004-12-05T03:51:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.pof","filesize": 524443,"modified":"2004-12-05T03:51:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.qsf","filesize": 2699,"modified":"2004-12-05T03:55:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.sim.rpt","filesize": 4814,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.sof","filesize": 429057,"modified":"2004-12-05T03:51:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.tan.rpt","filesize": 14415,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\counter2bit.tan.summary","filesize": 1244,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.(0).cnf.cdb","filesize": 901,"modified":"2004-12-05T03:51:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.(0).cnf.hdb","filesize": 537,"modified":"2004-12-05T03:51:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.asm.qmsg","filesize": 1132,"modified":"2004-12-05T03:51:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.cmp.cdb","filesize": 1727,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.cmp.ddb","filesize": 9681,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.cmp.hdb","filesize": 8347,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.cmp.rdb","filesize": 13949,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.cmp.tdb","filesize": 1098,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.dat_manager.dat","filesize": 492,"modified":"2004-12-05T03:51:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.db_info","filesize": 147,"modified":"2004-12-05T03:49:22-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.fit.qmsg","filesize": 19253,"modified":"2004-12-05T03:51:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.fnsim.cdb","filesize": 811,"modified":"2004-12-05T03:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.fnsim.hdb","filesize": 8481,"modified":"2004-12-05T03:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.hier_info","filesize": 234,"modified":"2004-12-05T03:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.hif","filesize": 592,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.icc","filesize": 527,"modified":"2004-12-05T03:51:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.map.cdb","filesize": 868,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.map.hdb","filesize": 8181,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.map.qmsg","filesize": 1919,"modified":"2004-12-05T03:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.pre_map.hdb","filesize": 8419,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.project.hdb","filesize": 8220,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.rtlv.hdb","filesize": 8412,"modified":"2004-12-05T03:51:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.rtlv_sg.cdb","filesize": 909,"modified":"2004-12-05T03:51:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sgdiff.cdb","filesize": 641,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sgdiff.hdb","filesize": 8483,"modified":"2004-12-05T03:51:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sim.hdb","filesize": 4534,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sim.qmsg","filesize": 1687,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sim.rdb","filesize": 1660,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T03:53:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T03:53:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.syn_hier_info","filesize": 0,"modified":"2004-12-05T03:51:19-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit.tan.qmsg","filesize": 24132,"modified":"2004-12-05T03:51:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\db\\counter2bit_cmp.qrpt","filesize": 0,"modified":"2004-12-05T03:49:26-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\i_10.qpf","filesize": 1566,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\i_10.qws","filesize": 993,"modified":"2004-12-05T03:55:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\Example I.10.doc","filesize": 97280,"modified":"2004-12-07T15:29:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\counter2bit.tbl","filesize": 2904,"modified":"2004-12-05T03:55:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\counter2bit.vwf","filesize": 3856,"modified":"2004-12-05T03:54:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.10\\i_10.v","filesize": 940,"modified":"2004-12-05T03:51:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T04:04:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.(0).cnf.cdb","filesize": 1065,"modified":"2004-12-05T03:57:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.(0).cnf.hdb","filesize": 565,"modified":"2004-12-05T03:57:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.asm.qmsg","filesize": 1142,"modified":"2004-12-05T03:58:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.cmp.cdb","filesize": 2249,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.cmp.ddb","filesize": 10025,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.cmp.hdb","filesize": 8468,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.cmp.rdb","filesize": 14197,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.cmp.tdb","filesize": 1384,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.dat_manager.dat","filesize": 601,"modified":"2004-12-05T03:57:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.db_info","filesize": 147,"modified":"2004-12-05T03:57:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.fit.qmsg","filesize": 21139,"modified":"2004-12-05T03:57:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.fnsim.cdb","filesize": 1038,"modified":"2004-12-05T04:00:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.fnsim.hdb","filesize": 8560,"modified":"2004-12-05T04:00:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.hier_info","filesize": 347,"modified":"2004-12-05T04:00:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.hif","filesize": 723,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.icc","filesize": 766,"modified":"2004-12-05T03:57:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.map.cdb","filesize": 1043,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.map.hdb","filesize": 8306,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.map.qmsg","filesize": 1947,"modified":"2004-12-05T04:00:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.pre_map.hdb","filesize": 8471,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.project.hdb","filesize": 8230,"modified":"2004-12-05T04:01:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.rtlv.hdb","filesize": 8466,"modified":"2004-12-05T03:57:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.rtlv_sg.cdb","filesize": 1084,"modified":"2004-12-05T03:57:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sgdiff.cdb","filesize": 777,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sgdiff.hdb","filesize": 8616,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sim.hdb","filesize": 4540,"modified":"2004-12-05T04:01:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sim.qmsg","filesize": 1699,"modified":"2004-12-05T04:01:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sim.rdb","filesize": 1667,"modified":"2004-12-05T04:01:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T04:00:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T04:00:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.syn_hier_info","filesize": 0,"modified":"2004-12-05T03:57:30-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter.tan.qmsg","filesize": 25271,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\db\\nonbinarycounter_cmp.qrpt","filesize": 0,"modified":"2004-12-05T03:57:18-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\i_11.qpf","filesize": 1571,"modified":"2004-12-05T04:01:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\i_11.qws","filesize": 1499,"modified":"2004-12-05T04:04:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.asm.rpt","filesize": 9999,"modified":"2004-12-05T03:58:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.done","filesize": 26,"modified":"2004-12-05T04:01:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.fit.eqn","filesize": 1073,"modified":"2004-12-05T03:57:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.fit.rpt","filesize": 109960,"modified":"2004-12-05T03:57:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.fit.summary","filesize": 480,"modified":"2004-12-05T03:57:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.flow.rpt","filesize": 4389,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.map.eqn","filesize": 906,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.map.rpt","filesize": 14664,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.map.summary","filesize": 341,"modified":"2004-12-05T03:57:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.pin","filesize": 57929,"modified":"2004-12-05T03:57:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.pof","filesize": 524443,"modified":"2004-12-05T03:58:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.qsf","filesize": 2719,"modified":"2004-12-05T04:04:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.sim.rpt","filesize": 4915,"modified":"2004-12-05T04:01:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.sof","filesize": 429057,"modified":"2004-12-05T03:58:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.tan.rpt","filesize": 15325,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\nonbinarycounter.tan.summary","filesize": 1244,"modified":"2004-12-05T03:58:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T04:01:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\Example I.11.doc","filesize": 107520,"modified":"2005-01-06T01:23:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\i_11.v","filesize": 1091,"modified":"2004-12-05T03:57:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\nonbinarycounter.tbl","filesize": 9927,"modified":"2004-12-05T04:02:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.11\\nonbinarycounter.vwf","filesize": 4067,"modified":"2004-12-05T04:01:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T14:42:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.(0).cnf.cdb","filesize": 565,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.(0).cnf.hdb","filesize": 445,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.asm.qmsg","filesize": 1116,"modified":"2004-12-04T14:19:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.cmp.cdb","filesize": 1476,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.cmp.ddb","filesize": 7173,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.cmp.hdb","filesize": 8131,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.cmp.rdb","filesize": 13310,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.cmp.tdb","filesize": 729,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.dat_manager.dat","filesize": 397,"modified":"2004-12-04T14:19:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.db_info","filesize": 147,"modified":"2004-12-04T14:18:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.fit.qmsg","filesize": 15867,"modified":"2004-12-04T14:19:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.fnsim.cdb","filesize": 564,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.fnsim.hdb","filesize": 8095,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.hier_info","filesize": 91,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.hif","filesize": 431,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.icc","filesize": 343,"modified":"2004-12-04T14:19:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.map.cdb","filesize": 755,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.map.hdb","filesize": 7979,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.map.qmsg","filesize": 1623,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.pre_map.hdb","filesize": 8081,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.project.hdb","filesize": 8345,"modified":"2004-12-04T14:31:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.rtlv.hdb","filesize": 8080,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.rtlv_sg.cdb","filesize": 588,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T14:18:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sgdiff.cdb","filesize": 564,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sgdiff.hdb","filesize": 8087,"modified":"2004-12-04T14:18:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sim.hdb","filesize": 4558,"modified":"2004-12-04T14:31:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sim.qmsg","filesize": 1225,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sim.rdb","filesize": 1631,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sim.vwf","filesize": 3546,"modified":"2004-12-04T14:31:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T14:23:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T14:23:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.syn_hier_info","filesize": 0,"modified":"2004-12-04T14:18:42-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func.tan.qmsg","filesize": 6588,"modified":"2004-12-04T14:19:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func_cmp.qrpt","filesize": 0,"modified":"2004-12-04T14:18:43-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\func_sim.qrpt","filesize": 0,"modified":"2004-12-04T14:21:30-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.(0).cnf.cdb","filesize": 498,"modified":"2004-12-04T14:35:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.(0).cnf.hdb","filesize": 410,"modified":"2004-12-04T14:35:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.asm.qmsg","filesize": 1118,"modified":"2004-12-04T14:36:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.cmp.cdb","filesize": 1362,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.cmp.ddb","filesize": 7172,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.cmp.hdb","filesize": 8103,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.cmp.rdb","filesize": 13262,"modified":"2004-12-04T14:36:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.cmp.tdb","filesize": 691,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.dat_manager.dat","filesize": 364,"modified":"2004-12-04T14:36:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.db_info","filesize": 147,"modified":"2004-12-04T14:35:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.fit.qmsg","filesize": 14923,"modified":"2004-12-04T14:36:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.fnsim.cdb","filesize": 524,"modified":"2004-12-04T14:37:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.fnsim.hdb","filesize": 8085,"modified":"2004-12-04T14:37:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.hier_info","filesize": 83,"modified":"2004-12-04T14:37:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.hif","filesize": 434,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.icc","filesize": 314,"modified":"2004-12-04T14:36:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.map.cdb","filesize": 731,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.map.hdb","filesize": 7953,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.map.qmsg","filesize": 1628,"modified":"2004-12-04T14:37:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.pre_map.hdb","filesize": 8070,"modified":"2004-12-04T14:35:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.project.hdb","filesize": 8274,"modified":"2004-12-04T14:41:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.rtlv.hdb","filesize": 8070,"modified":"2004-12-04T14:35:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.rtlv_sg.cdb","filesize": 526,"modified":"2004-12-04T14:35:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T14:35:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sgdiff.cdb","filesize": 525,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sgdiff.hdb","filesize": 8075,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sim.hdb","filesize": 4576,"modified":"2004-12-04T14:41:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sim.qmsg","filesize": 1522,"modified":"2004-12-04T14:41:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sim.rdb","filesize": 1680,"modified":"2004-12-04T14:41:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sim.vwf","filesize": 3030,"modified":"2004-12-04T14:41:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T14:37:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T14:37:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.syn_hier_info","filesize": 0,"modified":"2004-12-04T14:35:45-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1.tan.qmsg","filesize": 6622,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1_cmp.qrpt","filesize": 0,"modified":"2004-12-04T14:35:46-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\db\\xor_1_sim.qrpt","filesize": 0,"modified":"2004-12-04T14:37:28-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\i_2.qpf","filesize": 1560,"modified":"2004-12-04T14:41:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\i_2.qws","filesize": 292,"modified":"2004-12-04T14:42:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-04T14:23:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.asm.rpt","filesize": 9640,"modified":"2004-12-04T14:36:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.done","filesize": 26,"modified":"2004-12-04T14:41:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.fit.eqn","filesize": 296,"modified":"2004-12-04T14:36:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.fit.rpt","filesize": 105253,"modified":"2004-12-04T14:36:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.fit.summary","filesize": 460,"modified":"2004-12-04T14:36:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.flow.rpt","filesize": 4330,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.map.eqn","filesize": 244,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.map.rpt","filesize": 14164,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.map.summary","filesize": 319,"modified":"2004-12-04T14:35:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.pin","filesize": 57918,"modified":"2004-12-04T14:36:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.pof","filesize": 524443,"modified":"2004-12-04T14:36:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.qsf","filesize": 2733,"modified":"2004-12-04T14:42:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.sim.rpt","filesize": 5929,"modified":"2004-12-04T14:41:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.sof","filesize": 429057,"modified":"2004-12-04T14:36:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.tan.rpt","filesize": 7606,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Compilier Generated Files\\xor_1.tan.summary","filesize": 913,"modified":"2004-12-04T14:36:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\Example I.2.doc","filesize": 99328,"modified":"2005-01-06T01:16:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\i_2.v","filesize": 129,"modified":"2004-11-28T12:19:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\xor_1.tbl","filesize": 1569,"modified":"2004-12-04T14:41:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.2\\xor_1.vwf","filesize": 2995,"modified":"2004-12-04T14:37:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T14:53:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.(0).cnf.cdb","filesize": 1044,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.(0).cnf.hdb","filesize": 853,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.asm.qmsg","filesize": 1126,"modified":"2004-12-04T14:45:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.cmp.cdb","filesize": 2023,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.cmp.ddb","filesize": 9359,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.cmp.hdb","filesize": 8269,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.cmp.rdb","filesize": 13884,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.cmp.tdb","filesize": 1149,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.dat_manager.dat","filesize": 521,"modified":"2004-12-04T14:45:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.db_info","filesize": 147,"modified":"2004-12-04T14:44:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.fit.qmsg","filesize": 19042,"modified":"2004-12-04T14:45:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.fnsim.cdb","filesize": 962,"modified":"2004-12-04T14:47:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.fnsim.hdb","filesize": 8328,"modified":"2004-12-04T14:47:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.hier_info","filesize": 462,"modified":"2004-12-04T14:47:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.hif","filesize": 442,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.icc","filesize": 716,"modified":"2004-12-04T14:45:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.map.cdb","filesize": 994,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.map.hdb","filesize": 8105,"modified":"2004-12-04T14:45:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.map.qmsg","filesize": 3862,"modified":"2004-12-04T14:47:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.pre_map.hdb","filesize": 8296,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.project.hdb","filesize": 8281,"modified":"2004-12-04T14:50:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.rtlv.hdb","filesize": 8302,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.rtlv_sg.cdb","filesize": 1049,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sgdiff.cdb","filesize": 680,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sgdiff.hdb","filesize": 8402,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sim.hdb","filesize": 4581,"modified":"2004-12-04T14:50:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sim.qmsg","filesize": 1532,"modified":"2004-12-04T14:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sim.rdb","filesize": 1685,"modified":"2004-12-04T14:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sim.vwf","filesize": 4763,"modified":"2004-12-04T14:51:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T14:47:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T14:47:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.syn_hier_info","filesize": 0,"modified":"2004-12-04T14:45:01-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder.tan.qmsg","filesize": 6820,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder_cmp.qrpt","filesize": 0,"modified":"2004-12-04T14:45:02-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\db\\decoder_sim.qrpt","filesize": 0,"modified":"2004-12-04T14:49:25-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.asm.rpt","filesize": 9758,"modified":"2004-12-04T14:45:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.done","filesize": 26,"modified":"2004-12-04T14:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.fit.eqn","filesize": 886,"modified":"2004-12-04T14:45:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.fit.rpt","filesize": 108967,"modified":"2004-12-04T14:45:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.fit.summary","filesize": 462,"modified":"2004-12-04T14:45:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.flow.rpt","filesize": 4348,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.map.eqn","filesize": 747,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.map.rpt","filesize": 16523,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.map.summary","filesize": 323,"modified":"2004-12-04T14:45:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.pin","filesize": 57920,"modified":"2004-12-04T14:45:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.pof","filesize": 524443,"modified":"2004-12-04T14:45:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.qsf","filesize": 2745,"modified":"2004-12-04T14:53:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.sim.rpt","filesize": 6012,"modified":"2004-12-04T14:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.sof","filesize": 429057,"modified":"2004-12-04T14:45:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.tan.rpt","filesize": 8921,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\decoder.tan.summary","filesize": 916,"modified":"2004-12-04T14:45:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\i_3_a.qpf","filesize": 1562,"modified":"2004-12-04T14:53:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\i_3_a.qws","filesize": 246,"modified":"2004-12-04T14:53:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Compilier Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-04T14:50:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\Example I.3.doc","filesize": 109056,"modified":"2005-01-06T01:17:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\decoder.tbl","filesize": 1654,"modified":"2004-12-04T14:52:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\decoder.vwf","filesize": 4407,"modified":"2004-12-04T14:49:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3a\\i_3_a.v","filesize": 491,"modified":"2004-11-27T17:45:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.(0).cnf.cdb","filesize": 744,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.(0).cnf.hdb","filesize": 466,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.asm.qmsg","filesize": 1126,"modified":"2004-12-04T14:55:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.cmp.cdb","filesize": 2036,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.cmp.ddb","filesize": 9359,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.cmp.hdb","filesize": 8235,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.cmp.rdb","filesize": 13708,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.cmp.tdb","filesize": 1148,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.dat_manager.dat","filesize": 521,"modified":"2004-12-04T14:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.db_info","filesize": 147,"modified":"2004-12-04T14:54:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.fit.qmsg","filesize": 19037,"modified":"2004-12-04T14:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.fnsim.cdb","filesize": 733,"modified":"2004-12-04T14:56:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.fnsim.hdb","filesize": 8176,"modified":"2004-12-04T14:56:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.hier_info","filesize": 278,"modified":"2004-12-04T14:56:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.hif","filesize": 442,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.icc","filesize": 701,"modified":"2004-12-04T14:55:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.map.cdb","filesize": 1006,"modified":"2004-12-04T14:54:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.map.hdb","filesize": 8072,"modified":"2004-12-04T14:54:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.map.qmsg","filesize": 1654,"modified":"2004-12-04T14:56:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.pre_map.hdb","filesize": 8169,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.project.hdb","filesize": 8281,"modified":"2004-12-04T15:00:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.rtlv.hdb","filesize": 8166,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.rtlv_sg.cdb","filesize": 763,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sgdiff.cdb","filesize": 739,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sgdiff.hdb","filesize": 8170,"modified":"2004-12-04T14:54:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sim.hdb","filesize": 4580,"modified":"2004-12-04T15:00:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sim.qmsg","filesize": 1532,"modified":"2004-12-04T15:00:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sim.rdb","filesize": 1684,"modified":"2004-12-04T15:00:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sim.vwf","filesize": 4760,"modified":"2004-12-04T15:01:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T14:56:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T14:56:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.syn_hier_info","filesize": 0,"modified":"2004-12-04T14:54:31-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder.tan.qmsg","filesize": 7107,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder_cmp.qrpt","filesize": 0,"modified":"2004-12-04T14:54:32-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\db\\decoder_sim.qrpt","filesize": 0,"modified":"2004-12-04T15:00:45-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.asm.rpt","filesize": 9758,"modified":"2004-12-04T14:55:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.done","filesize": 26,"modified":"2004-12-04T15:00:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.fit.eqn","filesize": 860,"modified":"2004-12-04T14:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.fit.rpt","filesize": 108966,"modified":"2004-12-04T14:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.fit.summary","filesize": 462,"modified":"2004-12-04T14:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.flow.rpt","filesize": 4348,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.map.eqn","filesize": 721,"modified":"2004-12-04T14:54:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.map.rpt","filesize": 14181,"modified":"2004-12-04T14:54:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.map.summary","filesize": 323,"modified":"2004-12-04T14:54:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.pin","filesize": 57920,"modified":"2004-12-04T14:55:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.pof","filesize": 524443,"modified":"2004-12-04T14:55:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.qsf","filesize": 2679,"modified":"2004-12-04T15:00:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.sim.rpt","filesize": 6012,"modified":"2004-12-04T15:00:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.sof","filesize": 429057,"modified":"2004-12-04T14:55:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.tan.rpt","filesize": 8909,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\decoder.tan.summary","filesize": 915,"modified":"2004-12-04T14:55:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\i_3_b.qpf","filesize": 1562,"modified":"2004-12-04T15:00:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Compilier Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-04T15:00:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\Example 1.3b.doc","filesize": 107008,"modified":"2005-01-06T01:17:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\decoder.tbl","filesize": 1653,"modified":"2004-12-04T15:01:22-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\decoder.vwf","filesize": 4404,"modified":"2004-12-04T14:56:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.3\\Example I.3b\\i_3_b.v","filesize": 247,"modified":"2004-11-28T12:48:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T15:11:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.(0).cnf.cdb","filesize": 612,"modified":"2004-12-04T15:07:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.(0).cnf.hdb","filesize": 465,"modified":"2004-12-04T15:07:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.asm.qmsg","filesize": 1116,"modified":"2004-12-04T15:07:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.cmp.cdb","filesize": 1492,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.cmp.ddb","filesize": 7173,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.cmp.hdb","filesize": 8181,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.cmp.rdb","filesize": 13331,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.cmp.tdb","filesize": 735,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.dat_manager.dat","filesize": 397,"modified":"2004-12-04T15:07:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.db_info","filesize": 147,"modified":"2004-12-04T15:06:56-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.fit.qmsg","filesize": 15892,"modified":"2004-12-04T15:07:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.fnsim.cdb","filesize": 596,"modified":"2004-12-04T15:09:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.fnsim.hdb","filesize": 8120,"modified":"2004-12-04T15:09:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.hier_info","filesize": 107,"modified":"2004-12-04T15:09:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.hif","filesize": 431,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.icc","filesize": 357,"modified":"2004-12-04T15:07:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.map.cdb","filesize": 764,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.map.hdb","filesize": 7993,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.map.qmsg","filesize": 1623,"modified":"2004-12-04T15:09:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.pre_map.hdb","filesize": 8112,"modified":"2004-12-04T15:07:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.project.hdb","filesize": 8212,"modified":"2004-12-04T15:09:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.rtlv.hdb","filesize": 8107,"modified":"2004-12-04T15:07:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.rtlv_sg.cdb","filesize": 624,"modified":"2004-12-04T15:07:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T15:07:08-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sgdiff.cdb","filesize": 529,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sgdiff.hdb","filesize": 8187,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sim.hdb","filesize": 4522,"modified":"2004-12-04T15:09:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sim.qmsg","filesize": 1522,"modified":"2004-12-04T15:09:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sim.rdb","filesize": 1658,"modified":"2004-12-04T15:09:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sim.vwf","filesize": 3840,"modified":"2004-12-04T15:10:13-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T15:09:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T15:09:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.syn_hier_info","filesize": 0,"modified":"2004-12-04T15:07:09-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2.tan.qmsg","filesize": 6638,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2_cmp.qrpt","filesize": 0,"modified":"2004-12-04T15:07:10-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\db\\mux2_sim.qrpt","filesize": 0,"modified":"2004-12-04T15:09:03-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\i_4.qpf","filesize": 1559,"modified":"2004-12-04T15:09:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\i_4.qws","filesize": 246,"modified":"2004-12-04T15:11:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.asm.rpt","filesize": 9610,"modified":"2004-12-04T15:07:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.done","filesize": 26,"modified":"2004-12-04T15:09:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.fit.eqn","filesize": 391,"modified":"2004-12-04T15:07:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.fit.rpt","filesize": 106053,"modified":"2004-12-04T15:07:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.fit.summary","filesize": 456,"modified":"2004-12-04T15:07:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.flow.rpt","filesize": 4325,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.map.eqn","filesize": 340,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.map.rpt","filesize": 14159,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.map.summary","filesize": 317,"modified":"2004-12-04T15:07:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.pin","filesize": 57917,"modified":"2004-12-04T15:07:33-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.pof","filesize": 524443,"modified":"2004-12-04T15:07:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.qsf","filesize": 2670,"modified":"2004-12-04T15:11:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.sim.rpt","filesize": 4716,"modified":"2004-12-04T15:09:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.sof","filesize": 429057,"modified":"2004-12-04T15:07:39-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.tan.rpt","filesize": 7800,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\mux2.tan.summary","filesize": 921,"modified":"2004-12-04T15:07:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Compilier Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-04T15:09:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\Example I.4.doc","filesize": 94720,"modified":"2005-01-06T01:18:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\i_4.v","filesize": 279,"modified":"2004-11-28T12:57:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\mux2.tbl","filesize": 1660,"modified":"2004-12-04T15:10:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.4\\mux2.vwf","filesize": 3523,"modified":"2004-12-04T15:08:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T15:39:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.(0).cnf.cdb","filesize": 1177,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.(0).cnf.hdb","filesize": 667,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.(1).cnf.cdb","filesize": 672,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.(1).cnf.hdb","filesize": 472,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.asm.qmsg","filesize": 1124,"modified":"2004-12-04T15:31:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.cmp.cdb","filesize": 2767,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.cmp.ddb","filesize": 8082,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.cmp.hdb","filesize": 8799,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.cmp.rdb","filesize": 14124,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.cmp.tdb","filesize": 1363,"modified":"2004-12-04T15:31:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.dat_manager.dat","filesize": 785,"modified":"2004-12-04T15:31:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.db_info","filesize": 147,"modified":"2004-12-04T15:30:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.fit.qmsg","filesize": 26140,"modified":"2004-12-04T15:31:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.fnsim.cdb","filesize": 924,"modified":"2004-12-04T15:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.fnsim.hdb","filesize": 8965,"modified":"2004-12-04T15:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.hier_info","filesize": 1095,"modified":"2004-12-04T15:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.hif","filesize": 781,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.icc","filesize": 1139,"modified":"2004-12-04T15:31:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.map.cdb","filesize": 1019,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.map.hdb","filesize": 8532,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.map.qmsg","filesize": 1901,"modified":"2004-12-04T15:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.pre_map.hdb","filesize": 8945,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.project.hdb","filesize": 8225,"modified":"2004-12-04T15:38:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.rtlv.hdb","filesize": 8931,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.rtlv_sg.cdb","filesize": 1609,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.rtlv_sg_swap.cdb","filesize": 566,"modified":"2004-12-04T15:30:57-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sgdiff.cdb","filesize": 756,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sgdiff.hdb","filesize": 8948,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sim.hdb","filesize": 4530,"modified":"2004-12-04T15:38:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sim.qmsg","filesize": 1530,"modified":"2004-12-04T15:38:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sim.rdb","filesize": 1667,"modified":"2004-12-04T15:38:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sim.vwf","filesize": 8371,"modified":"2004-12-04T15:38:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T15:35:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T15:35:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.syn_hier_info","filesize": 0,"modified":"2004-12-04T15:30:58-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4.tan.qmsg","filesize": 6435,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4_cmp.qrpt","filesize": 0,"modified":"2004-12-04T15:30:59-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\db\\fulladd4_sim.qrpt","filesize": 0,"modified":"2004-12-04T15:35:13-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.asm.rpt","filesize": 9730,"modified":"2004-12-04T15:31:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.done","filesize": 26,"modified":"2004-12-04T15:38:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.fit.eqn","filesize": 1562,"modified":"2004-12-04T15:31:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.fit.rpt","filesize": 115386,"modified":"2004-12-04T15:31:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.fit.summary","filesize": 465,"modified":"2004-12-04T15:31:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.flow.rpt","filesize": 4345,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.map.eqn","filesize": 1349,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.map.rpt","filesize": 15269,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.map.summary","filesize": 326,"modified":"2004-12-04T15:30:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.pin","filesize": 57921,"modified":"2004-12-04T15:31:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.pof","filesize": 524443,"modified":"2004-12-04T15:31:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.qsf","filesize": 2686,"modified":"2004-12-04T15:39:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.sim.rpt","filesize": 4724,"modified":"2004-12-04T15:38:03-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.sof","filesize": 429057,"modified":"2004-12-04T15:31:34-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.tan.rpt","filesize": 9157,"modified":"2004-12-04T15:31:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\fulladd4.tan.summary","filesize": 928,"modified":"2004-12-04T15:31:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\i_5.qpf","filesize": 1563,"modified":"2004-12-04T15:38:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\i_5.qws","filesize": 986,"modified":"2004-12-04T15:39:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Compilier Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-04T15:37:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\Example I.5.doc","filesize": 102400,"modified":"2005-01-06T01:18:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\fulladd4.tbl","filesize": 1736,"modified":"2004-12-04T15:38:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\fulladd4.vwf","filesize": 14670,"modified":"2004-12-04T15:38:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.5\\i_5.v","filesize": 814,"modified":"2004-11-28T16:45:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.asm.rpt","filesize": 9730,"modified":"2004-12-04T15:43:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.done","filesize": 26,"modified":"2004-12-04T15:45:30-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.fit.eqn","filesize": 566,"modified":"2004-12-04T15:43:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.fit.rpt","filesize": 107655,"modified":"2004-12-04T15:43:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.fit.summary","filesize": 464,"modified":"2004-12-04T15:43:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.flow.rpt","filesize": 4345,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.map.eqn","filesize": 480,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.map.rpt","filesize": 15703,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.map.summary","filesize": 325,"modified":"2004-12-04T15:43:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.pin","filesize": 57921,"modified":"2004-12-04T15:43:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.pof","filesize": 524443,"modified":"2004-12-04T15:43:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.qsf","filesize": 2686,"modified":"2004-12-04T15:46:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.sim.rpt","filesize": 4724,"modified":"2004-12-04T15:45:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.sof","filesize": 429057,"modified":"2004-12-04T15:43:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.tan.rpt","filesize": 8154,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\Full_Add.tan.summary","filesize": 913,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T15:46:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.(0).cnf.cdb","filesize": 1229,"modified":"2004-12-04T15:43:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.(0).cnf.hdb","filesize": 579,"modified":"2004-12-04T15:43:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.(1).cnf.cdb","filesize": 1142,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.(1).cnf.hdb","filesize": 581,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.(2).cnf.cdb","filesize": 586,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.(2).cnf.hdb","filesize": 442,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.asm.qmsg","filesize": 1124,"modified":"2004-12-04T15:43:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.cmp.cdb","filesize": 1712,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.cmp.ddb","filesize": 9135,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.cmp.hdb","filesize": 8558,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.cmp.rdb","filesize": 13560,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.cmp.tdb","filesize": 916,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.dat_manager.dat","filesize": 417,"modified":"2004-12-04T15:43:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.db_info","filesize": 147,"modified":"2004-12-04T15:43:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.fit.qmsg","filesize": 16951,"modified":"2004-12-04T15:43:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.fnsim.cdb","filesize": 1149,"modified":"2004-12-04T15:45:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.fnsim.hdb","filesize": 9218,"modified":"2004-12-04T15:45:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.hier_info","filesize": 917,"modified":"2004-12-04T15:45:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.hif","filesize": 1122,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.icc","filesize": 488,"modified":"2004-12-04T15:43:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.map.cdb","filesize": 857,"modified":"2004-12-04T15:43:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.map.hdb","filesize": 8379,"modified":"2004-12-04T15:43:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.map.qmsg","filesize": 2445,"modified":"2004-12-04T15:45:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.pre_map.hdb","filesize": 9111,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.project.hdb","filesize": 8224,"modified":"2004-12-04T15:45:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.rtlv.hdb","filesize": 9083,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.rtlv_sg.cdb","filesize": 2199,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.rtlv_sg_swap.cdb","filesize": 649,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sgdiff.cdb","filesize": 1018,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sgdiff.hdb","filesize": 9213,"modified":"2004-12-04T15:43:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sim.hdb","filesize": 4530,"modified":"2004-12-04T15:45:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sim.qmsg","filesize": 1530,"modified":"2004-12-04T15:45:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sim.rdb","filesize": 1666,"modified":"2004-12-04T15:45:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sim.vwf","filesize": 4051,"modified":"2004-12-04T15:45:29-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T15:45:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T15:45:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.syn_hier_info","filesize": 0,"modified":"2004-12-04T15:43:18-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add.tan.qmsg","filesize": 7160,"modified":"2004-12-04T15:43:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add_cmp.qrpt","filesize": 0,"modified":"2004-12-04T15:43:19-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\db\\Full_Add_sim.qrpt","filesize": 0,"modified":"2004-12-04T15:45:12-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\i_6.qpf","filesize": 1563,"modified":"2004-12-04T15:45:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\i_6.qws","filesize": 338,"modified":"2004-12-04T15:46:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Compilier Generated Files\\sim.cfg","filesize": 1,"modified":"2004-12-04T15:45:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Example I-6.doc","filesize": 109568,"modified":"2005-01-10T15:12:54-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Full_Add.tbl","filesize": 1677,"modified":"2004-12-04T15:46:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\Full_Add.vwf","filesize": 3860,"modified":"2004-12-04T15:44:58-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.6\\i_6.v","filesize": 3747,"modified":"2004-11-28T18:59:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T16:34:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.(0).cnf.cdb","filesize": 578,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.(0).cnf.hdb","filesize": 452,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.asm.qmsg","filesize": 1120,"modified":"2004-12-04T16:28:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.cmp.cdb","filesize": 1473,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.cmp.ddb","filesize": 7195,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.cmp.hdb","filesize": 8154,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.cmp.rdb","filesize": 13751,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.cmp.tdb","filesize": 944,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.dat_manager.dat","filesize": 433,"modified":"2004-12-04T16:28:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.db_info","filesize": 147,"modified":"2004-12-04T16:28:00-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.fit.qmsg","filesize": 16001,"modified":"2004-12-04T16:28:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.fnsim.cdb","filesize": 571,"modified":"2004-12-04T16:30:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.fnsim.hdb","filesize": 8091,"modified":"2004-12-04T16:30:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.hier_info","filesize": 111,"modified":"2004-12-04T16:30:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.hif","filesize": 437,"modified":"2004-12-04T16:28:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.icc","filesize": 367,"modified":"2004-12-04T16:28:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.map.cdb","filesize": 768,"modified":"2004-12-04T16:28:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.map.hdb","filesize": 7979,"modified":"2004-12-04T16:28:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.map.qmsg","filesize": 1637,"modified":"2004-12-04T16:30:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.pre_map.hdb","filesize": 8084,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.project.hdb","filesize": 8219,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.rtlv.hdb","filesize": 8081,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.rtlv_sg.cdb","filesize": 591,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sgdiff.cdb","filesize": 568,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sgdiff.hdb","filesize": 8085,"modified":"2004-12-04T16:28:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sim.hdb","filesize": 4532,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sim.qmsg","filesize": 1714,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sim.rdb","filesize": 1659,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sim.vwf","filesize": 3476,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T16:30:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T16:30:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.syn_hier_info","filesize": 0,"modified":"2004-12-04T16:28:10-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop.tan.qmsg","filesize": 24279,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop_cmp.qrpt","filesize": 0,"modified":"2004-12-04T16:28:12-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\db\\dfflop_sim.qrpt","filesize": 0,"modified":"2004-12-04T16:30:31-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.asm.rpt","filesize": 9726,"modified":"2004-12-04T16:28:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.done","filesize": 26,"modified":"2004-12-04T16:32:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.fit.eqn","filesize": 446,"modified":"2004-12-04T16:28:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.fit.rpt","filesize": 107484,"modified":"2004-12-04T16:28:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.fit.summary","filesize": 460,"modified":"2004-12-04T16:28:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.flow.rpt","filesize": 4335,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.map.eqn","filesize": 379,"modified":"2004-12-04T16:28:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.map.rpt","filesize": 14171,"modified":"2004-12-04T16:28:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.map.summary","filesize": 321,"modified":"2004-12-04T16:28:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.pin","filesize": 57919,"modified":"2004-12-04T16:28:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.pof","filesize": 524443,"modified":"2004-12-04T16:28:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.qsf","filesize": 2678,"modified":"2004-12-04T16:34:23-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.sim.rpt","filesize": 4824,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.sof","filesize": 429057,"modified":"2004-12-04T16:28:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.tan.rpt","filesize": 12936,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\dfflop.tan.summary","filesize": 1355,"modified":"2004-12-04T16:28:55-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\i_7.qpf","filesize": 1561,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\i_7.qws","filesize": 1525,"modified":"2004-12-04T16:34:24-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-04T16:32:52-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\Example 1.7a.doc","filesize": 112128,"modified":"2005-01-06T01:35:20-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\dfflop.tbl","filesize": 1679,"modified":"2004-12-04T16:34:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\dfflop.vwf","filesize": 3440,"modified":"2004-12-04T16:32:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7a\\i_7.v","filesize": 432,"modified":"2004-11-29T03:18:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.asm.rpt","filesize": 9668,"modified":"2004-12-04T16:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.done","filesize": 26,"modified":"2004-12-04T16:46:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.fit.eqn","filesize": 520,"modified":"2004-12-04T16:39:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.fit.rpt","filesize": 108065,"modified":"2004-12-04T16:39:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.fit.summary","filesize": 456,"modified":"2004-12-04T16:39:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.flow.rpt","filesize": 4333,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.map.eqn","filesize": 446,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.map.rpt","filesize": 14316,"modified":"2004-12-04T16:38:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.map.summary","filesize": 317,"modified":"2004-12-04T16:38:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.pin","filesize": 57917,"modified":"2004-12-04T16:39:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.pof","filesize": 524443,"modified":"2004-12-04T16:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.qsf","filesize": 2886,"modified":"2004-12-04T16:47:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.sim.rpt","filesize": 4608,"modified":"2004-12-04T16:46:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.sof","filesize": 429057,"modified":"2004-12-04T16:39:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.tan.rpt","filesize": 13124,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\D_ff.tan.summary","filesize": 1355,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-04T16:47:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.(0).cnf.cdb","filesize": 680,"modified":"2004-12-04T16:38:21-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.(0).cnf.hdb","filesize": 471,"modified":"2004-12-04T16:38:21-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.asm.qmsg","filesize": 1120,"modified":"2004-12-04T16:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.cmp.cdb","filesize": 1589,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.cmp.ddb","filesize": 7180,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.cmp.hdb","filesize": 8197,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.cmp.rdb","filesize": 13783,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.cmp.tdb","filesize": 997,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.dat_manager.dat","filesize": 438,"modified":"2004-12-04T16:39:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.db_info","filesize": 147,"modified":"2004-12-04T16:35:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.fit.qmsg","filesize": 16974,"modified":"2004-12-04T16:39:05-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.fnsim.cdb","filesize": 665,"modified":"2004-12-04T16:45:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.fnsim.hdb","filesize": 8116,"modified":"2004-12-04T16:45:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.hier_info","filesize": 225,"modified":"2004-12-04T16:45:42-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.hif","filesize": 433,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.icc","filesize": 418,"modified":"2004-12-04T16:39:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.map.cdb","filesize": 804,"modified":"2004-12-04T16:38:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.map.hdb","filesize": 8029,"modified":"2004-12-04T16:38:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.map.qmsg","filesize": 1639,"modified":"2004-12-04T16:45:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.pre_map.hdb","filesize": 8113,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.project.hdb","filesize": 8247,"modified":"2004-12-04T16:46:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.rtlv.hdb","filesize": 8110,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.rtlv_sg.cdb","filesize": 695,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sgdiff.cdb","filesize": 599,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sgdiff.hdb","filesize": 8113,"modified":"2004-12-04T16:38:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sim.hdb","filesize": 4532,"modified":"2004-12-04T16:46:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sim.qmsg","filesize": 1490,"modified":"2004-12-04T16:46:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sim.rdb","filesize": 1643,"modified":"2004-12-04T16:46:27-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sim.vwf","filesize": 3943,"modified":"2004-12-04T16:45:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T16:45:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T16:45:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.syn_hier_info","filesize": 0,"modified":"2004-12-04T16:38:36-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff.tan.qmsg","filesize": 24235,"modified":"2004-12-04T16:39:16-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff_cmp.qrpt","filesize": 0,"modified":"2004-12-04T16:35:57-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\db\\D_ff_sim.qrpt","filesize": 0,"modified":"2004-12-04T16:45:53-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\i_7_b.qpf","filesize": 1559,"modified":"2004-12-04T16:46:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\i_7_b.qws","filesize": 246,"modified":"2004-12-04T16:47:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-04T16:45:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\D_ff.tbl","filesize": 3186,"modified":"2004-12-04T16:47:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\D_ff.vwf","filesize": 3943,"modified":"2004-12-04T16:47:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\Example 1.7b.doc","filesize": 105472,"modified":"2005-01-06T01:35:32-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.7\\Example I.7b\\i_7_b.v","filesize": 318,"modified":"2004-12-04T16:38:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.(0).cnf.cdb","filesize": 864,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.(0).cnf.hdb","filesize": 461,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.asm.qmsg","filesize": 1118,"modified":"2004-12-04T16:50:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.cmp.cdb","filesize": 1637,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.cmp.ddb","filesize": 7670,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.cmp.hdb","filesize": 8178,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.cmp.rdb","filesize": 13992,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.cmp.tdb","filesize": 1070,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.dat_manager.dat","filesize": 454,"modified":"2004-12-04T16:50:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.db_info","filesize": 147,"modified":"2004-12-04T16:49:38-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.fit.qmsg","filesize": 19103,"modified":"2004-12-04T16:50:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.fnsim.cdb","filesize": 808,"modified":"2004-12-04T16:52:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.fnsim.hdb","filesize": 8281,"modified":"2004-12-04T16:52:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.hier_info","filesize": 148,"modified":"2004-12-04T16:52:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.hif","filesize": 434,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.icc","filesize": 425,"modified":"2004-12-04T16:50:25-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.map.cdb","filesize": 823,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.map.hdb","filesize": 7997,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.map.qmsg","filesize": 1628,"modified":"2004-12-04T16:52:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.pre_map.hdb","filesize": 8167,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.project.hdb","filesize": 8272,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.rtlv.hdb","filesize": 8162,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.rtlv_sg.cdb","filesize": 885,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sgdiff.cdb","filesize": 785,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sgdiff.hdb","filesize": 8238,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sim.hdb","filesize": 4576,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sim.qmsg","filesize": 1673,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sim.rdb","filesize": 1673,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sld_design_entry.sci","filesize": 148,"modified":"2004-12-04T16:52:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-04T16:52:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.syn_hier_info","filesize": 0,"modified":"2004-12-04T16:49:59-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff.tan.qmsg","filesize": 33883,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\db\\jk_ff_cmp.qrpt","filesize": 0,"modified":"2004-12-04T16:49:42-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\i_8.qpf","filesize": 1560,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.asm.rpt","filesize": 9640,"modified":"2004-12-04T16:50:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.done","filesize": 26,"modified":"2004-12-04T16:52:49-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.fit.eqn","filesize": 550,"modified":"2004-12-04T16:50:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.fit.rpt","filesize": 108259,"modified":"2004-12-04T16:50:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.fit.summary","filesize": 458,"modified":"2004-12-04T16:50:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.flow.rpt","filesize": 4330,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.map.eqn","filesize": 474,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.map.rpt","filesize": 14164,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.map.summary","filesize": 319,"modified":"2004-12-04T16:49:59-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.pin","filesize": 57918,"modified":"2004-12-04T16:50:28-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.pof","filesize": 524443,"modified":"2004-12-04T16:50:37-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.qsf","filesize": 2669,"modified":"2004-12-04T16:52:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.sim.rpt","filesize": 5995,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.sof","filesize": 429057,"modified":"2004-12-04T16:50:36-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.tan.rpt","filesize": 16823,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\jk_ff.tan.summary","filesize": 1633,"modified":"2004-12-04T16:50:40-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\Example I.8.doc","filesize": 99328,"modified":"2005-01-06T01:21:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\i_8.v","filesize": 316,"modified":"2004-12-04T16:50:35-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\jk_ff.tbl","filesize": 3183,"modified":"2004-12-04T16:53:17-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.8\\jk_ff.vwf","filesize": 3851,"modified":"2004-12-04T16:52:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T03:47:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.(0).cnf.cdb","filesize": 1542,"modified":"2004-12-05T03:39:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.(0).cnf.hdb","filesize": 587,"modified":"2004-12-05T03:39:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.asm.qmsg","filesize": 1134,"modified":"2004-12-05T03:40:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.cmp.cdb","filesize": 2353,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.cmp.ddb","filesize": 10373,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.cmp.hdb","filesize": 8512,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.cmp.rdb","filesize": 14619,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.cmp.tdb","filesize": 1555,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.dat_manager.dat","filesize": 642,"modified":"2004-12-05T03:39:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.db_info","filesize": 147,"modified":"2004-12-05T03:34:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.fit.qmsg","filesize": 20894,"modified":"2004-12-05T03:39:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.fnsim.cdb","filesize": 1253,"modified":"2004-12-05T03:42:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.fnsim.hdb","filesize": 8770,"modified":"2004-12-05T03:42:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.hier_info","filesize": 476,"modified":"2004-12-05T03:42:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.hif","filesize": 458,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.icc","filesize": 727,"modified":"2004-12-05T03:39:45-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.map.cdb","filesize": 1063,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.map.hdb","filesize": 8349,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.map.qmsg","filesize": 1917,"modified":"2004-12-05T03:42:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.pre_map.hdb","filesize": 8630,"modified":"2004-12-05T03:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.project.hdb","filesize": 8229,"modified":"2004-12-05T03:47:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.rtlv.hdb","filesize": 8622,"modified":"2004-12-05T03:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.rtlv_sg.cdb","filesize": 1461,"modified":"2004-12-05T03:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.rtlv_sg_swap.cdb","filesize": 172,"modified":"2004-12-05T03:39:14-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sgdiff.cdb","filesize": 1031,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sgdiff.hdb","filesize": 8960,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sim.hdb","filesize": 4539,"modified":"2004-12-05T03:47:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sim.qmsg","filesize": 1689,"modified":"2004-12-05T03:47:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sim.rdb","filesize": 1664,"modified":"2004-12-05T03:47:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T03:42:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T03:42:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.syn_hier_info","filesize": 0,"modified":"2004-12-05T03:39:15-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21.tan.qmsg","filesize": 35546,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\db\\ph193_fig5_21_cmp.qrpt","filesize": 0,"modified":"2004-12-05T03:34:31-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\i_9.qpf","filesize": 1568,"modified":"2004-12-05T03:47:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\i_9.qws","filesize": 1536,"modified":"2004-12-05T03:47:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.asm.rpt","filesize": 9880,"modified":"2004-12-05T03:40:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.done","filesize": 26,"modified":"2004-12-05T03:47:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.fit.eqn","filesize": 1148,"modified":"2004-12-05T03:39:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.fit.rpt","filesize": 110191,"modified":"2004-12-05T03:39:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.fit.summary","filesize": 474,"modified":"2004-12-05T03:39:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.flow.rpt","filesize": 4370,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.map.eqn","filesize": 1021,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.map.rpt","filesize": 15719,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.map.summary","filesize": 335,"modified":"2004-12-05T03:39:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.pin","filesize": 57926,"modified":"2004-12-05T03:39:48-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.pof","filesize": 524443,"modified":"2004-12-05T03:40:02-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.qsf","filesize": 2706,"modified":"2004-12-05T03:47:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.sim.rpt","filesize": 4853,"modified":"2004-12-05T03:47:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.sof","filesize": 429057,"modified":"2004-12-05T03:40:01-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.tan.rpt","filesize": 19297,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\ph193_fig5_21.tan.summary","filesize": 1668,"modified":"2004-12-05T03:40:04-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T03:47:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\Example I.9.doc","filesize": 117248,"modified":"2005-01-06T01:22:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\i_9.v","filesize": 2493,"modified":"2004-12-05T03:39:09-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\ph193_fig5_21.tbl","filesize": 1907,"modified":"2004-12-05T03:47:47-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Example I.9\\ph193_fig5_21.vwf","filesize": 4686,"modified":"2004-12-05T03:47:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\Tutorial - Verilog.doc","filesize": 1943552,"modified":"2005-01-06T01:15:10-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.asm.rpt","filesize": 9609,"modified":"2004-12-05T04:22:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.done","filesize": 26,"modified":"2004-12-05T04:31:12-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.fit.eqn","filesize": 2019,"modified":"2004-12-05T04:22:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.fit.rpt","filesize": 119984,"modified":"2004-12-05T04:22:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.fit.summary","filesize": 455,"modified":"2004-12-05T04:22:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.flow.rpt","filesize": 4324,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.map.eqn","filesize": 1644,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.map.rpt","filesize": 17906,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.map.summary","filesize": 316,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.pin","filesize": 57916,"modified":"2004-12-05T04:22:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.pof","filesize": 524443,"modified":"2004-12-05T04:22:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.qsf","filesize": 2667,"modified":"2004-12-05T04:31:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q27966930","format":"QSF","URI":"http://www.wikidata.org/entity/Q27966930","mime":"","basis":"extension match qsf","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.sim.rpt","filesize": 5147,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.sof","filesize": 429057,"modified":"2004-12-05T04:22:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.tan.rpt","filesize": 20466,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q10852293","format":"RPT","URI":"http://www.wikidata.org/entity/Q10852293","mime":"","basis":"extension match rpt","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\GPR.tan.summary","filesize": 1744,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\cmp_state.ini","filesize": 2,"modified":"2004-12-05T04:31:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1141412","format":"INI file","URI":"http://www.wikidata.org/entity/Q1141412","mime":"","basis":"extension match ini","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(0).cnf.cdb","filesize": 2132,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(0).cnf.hdb","filesize": 862,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(1).cnf.cdb","filesize": 1024,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(1).cnf.hdb","filesize": 605,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(2).cnf.cdb","filesize": 817,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(2).cnf.hdb","filesize": 510,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(3).cnf.cdb","filesize": 682,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.(3).cnf.hdb","filesize": 476,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.asm.qmsg","filesize": 1116,"modified":"2004-12-05T04:22:51-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.cmp.cdb","filesize": 3127,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.cmp.ddb","filesize": 11963,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207499","format":"Windows Device-Dependent Bitmap","URI":"http://www.wikidata.org/entity/Q28207499","mime":"","basis":"extension match ddb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.cmp.hdb","filesize": 9192,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.cmp.rdb","filesize": 15559,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.cmp.tdb","filesize": 2077,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q34748575","format":"Thermo-Calc Database Format","URI":"http://www.wikidata.org/entity/Q34748575","mime":"","basis":"extension match tdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.dat_manager.dat","filesize": 781,"modified":"2004-12-05T04:22:43-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q47233167","format":"LDR","URI":"http://www.wikidata.org/entity/Q47233167","mime":"application/x-ldraw","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q29650304","format":"PRT scene description","URI":"http://www.wikidata.org/entity/Q29650304","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q1601331","format":"Transport-Neutral Encapsulation Format","URI":"http://www.wikidata.org/entity/Q1601331","mime":"application/vnd.ms-tnef","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526237","format":"MapInfo MapBasic tabular DataBase","URI":"http://www.wikidata.org/entity/Q81526237","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28009496","format":"Zelda Solarus DX saved game","URI":"http://www.wikidata.org/entity/Q28009496","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q34747804","format":"Supaplex Level format","URI":"http://www.wikidata.org/entity/Q34747804","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28049770","format":"DKBTrace scene description","URI":"http://www.wikidata.org/entity/Q28049770","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28755606","format":"Exact Yearbook DAT file","URI":"http://www.wikidata.org/entity/Q28755606","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526528","format":"MicroStation Resource data","URI":"http://www.wikidata.org/entity/Q81526528","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q81526664","format":"Palm Desktop DateBook","URI":"http://www.wikidata.org/entity/Q81526664","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28758112","format":"Internet Explorer history file","URI":"http://www.wikidata.org/entity/Q28758112","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097899","format":"Fallout v2 DAT","URI":"http://www.wikidata.org/entity/Q32097899","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q66439259","format":"WordPerfect Merge Data file format","URI":"http://www.wikidata.org/entity/Q66439259","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q28207108","format":"The Print Shop Graphics file","URI":"http://www.wikidata.org/entity/Q28207108","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q32097740","format":"Fallout DAT","URI":"http://www.wikidata.org/entity/Q32097740","mime":"","basis":"extension match dat","source":"","warning":""},{"ns":"wikidata","id":"Q6912474","format":"Mork","URI":"http://www.wikidata.org/entity/Q6912474","mime":"","basis":"extension match dat","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.db_info","filesize": 147,"modified":"2004-12-05T04:22:15-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.fit.qmsg","filesize": 30134,"modified":"2004-12-05T04:22:44-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.fnsim.cdb","filesize": 1251,"modified":"2004-12-05T04:25:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.fnsim.hdb","filesize": 10677,"modified":"2004-12-05T04:25:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.hier_info","filesize": 3456,"modified":"2004-12-05T04:25:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.hif","filesize": 1415,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q1381134","format":"MapInfo Interchange Format","URI":"http://www.wikidata.org/entity/Q1381134","mime":"","basis":"byte match at 0, 8","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":"extension mismatch"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.icc","filesize": 1287,"modified":"2004-12-05T04:22:41-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q375296","format":"ICC profile","URI":"http://www.wikidata.org/entity/Q375296","mime":"application/vnd.iccprofile","basis":"extension match icc","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.map.cdb","filesize": 1260,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.map.hdb","filesize": 8889,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.map.qmsg","filesize": 3332,"modified":"2004-12-05T04:25:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.pre_map.hdb","filesize": 10626,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.project.hdb","filesize": 8213,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.rtlv.hdb","filesize": 10596,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.rtlv_sg.cdb","filesize": 3346,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.rtlv_sg_swap.cdb","filesize": 803,"modified":"2004-12-05T04:22:18-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sgdiff.cdb","filesize": 1099,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q66689208","format":"Access Database (Pocket Access for Windows CE)","URI":"http://www.wikidata.org/entity/Q66689208","mime":"","basis":"extension match cdb","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sgdiff.hdb","filesize": 11666,"modified":"2004-12-05T04:22:19-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sim.hdb","filesize": 4520,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sim.qmsg","filesize": 2357,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sim.rdb","filesize": 1653,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sld_design_entry.sci","filesize": 148,"modified":"2004-12-05T04:25:26-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.sld_design_entry_dsc.sci","filesize": 148,"modified":"2004-12-05T04:25:31-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28205846","format":"ColoRIX","URI":"http://www.wikidata.org/entity/Q28205846","mime":"","basis":"extension match sci","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.syn_hier_info","filesize": 0,"modified":"2004-12-05T04:22:19-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR.tan.qmsg","filesize": 36218,"modified":"2004-12-05T04:22:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\db\\GPR_cmp.qrpt","filesize": 0,"modified":"2004-12-05T04:22:20-05:00","errors": "empty source","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\i_12.qpf","filesize": 1558,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\i_12.qws","filesize": 246,"modified":"2004-12-05T04:31:53-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Compiler Generated Files\\sim.cfg","filesize": 2,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\Example I.12.doc","filesize": 108032,"modified":"2005-01-06T01:24:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28858032","format":"Microsoft Word Binary File Format","URI":"http://www.wikidata.org/entity/Q28858032","mime":"","basis":"extension match doc; byte match at 512, 4","source":"Gary Kessler's File Signature Table (source date: 2017-08-08)","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\GPR.tbl","filesize": 6776,"modified":"2004-12-05T04:31:50-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q51916170","format":"Pagemaker TableEditor Graphics","URI":"http://www.wikidata.org/entity/Q51916170","mime":"","basis":"extension match tbl","source":"","warning":""},{"ns":"wikidata","id":"Q7671270","format":"TRANS.TBL","URI":"http://www.wikidata.org/entity/Q7671270","mime":"","basis":"extension match tbl","source":"","warning":""}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\GPR.vwf","filesize": 8748,"modified":"2004-12-05T04:31:11-05:00","errors": "","matches": [{"ns":"wikidata","id":"UNKNOWN","format":"","URI":"","mime":"","basis":"","source":"","warning":"no match"}]},{"filename":"C:\\users\\emc83\\temp\\39002073625890\\CD for Rafiquzzamanbook\\Quartus II & Verilog VHDL Examples\\Verilog Appendix I\\example I.12\\i_12.v","filesize": 1839,"modified":"2004-12-05T04:21:07-05:00","errors": "","matches": [{"ns":"wikidata","id":"Q28207452","format":"Vista Data File Format","URI":"http://www.wikidata.org/entity/Q28207452","mime":"","basis":"extension match v","source":"","warning":""},{"ns":"wikidata","id":"Q28207447","format":"VIPS","URI":"http://www.wikidata.org/entity/Q28207447","mime":"","basis":"extension match v","source":"","warning":""}]}]}
