Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a3bb1362b3d849cfba57b6654a3ffde3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_behav xil_defaultlib.Top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture funcional of entity xil_defaultlib.Div_Frec [div_frec_default]
Compiling architecture funcional of entity xil_defaultlib.contador_4bits [contador_4bits_default]
Compiling architecture a of entity xil_defaultlib.dec_7seg [dec_7seg_default]
Compiling architecture estructural of entity xil_defaultlib.top
Built simulation snapshot Top_behav
