library ieee;
use ieee.std_logic_1164.all;

entity MEM_phase is
	port(
		signal clk: in std_logic;
	);
end entity MEM_phase;

architecture STR of MEM_phase is
	
end architecture STR;