

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 16:18:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  259|  259|  259|  259|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  257|  257|         4|          2|          2|   128|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    157|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        1|      -|       5|     10|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|     226|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      3|     343|    482|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+-----+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+------------------+---------+-------+-----+-----+
    |fir_mul_io_s_axi_U  |fir_mul_io_s_axi  |        0|      0|  112|  168|
    +--------------------+------------------+---------+-------+-----+-----+
    |Total               |                  |        0|      0|  112|  168|
    +--------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------+---------+---+----+------+-----+------+-------------+
    | Memory |  Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------+---------+---+----+------+-----+------+-------------+
    |buff_U  |fir_buff  |        1|  0|   0|   128|   32|     1|         4096|
    |c_U     |fir_c     |        0|  5|  10|   128|    5|     1|          640|
    +--------+----------+---------+---+----+------+-----+------+-------------+
    |Total   |          |        1|  5|  10|   256|   37|     2|         4736|
    +--------+----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_177_p2          |     *    |      3|  0|  20|           5|          32|
    |grp_fu_126_p2            |     +    |      0|  0|  15|           8|           2|
    |tmp1_fu_196_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_201_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_8_fu_185_p2          |     +    |      0|  0|  39|          32|          32|
    |ap_condition_297         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301         |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_158_p2          |   icmp   |      0|  0|  11|           8|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 157|         122|         136|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_118_p4  |   9|          2|    8|         16|
    |buff_address0               |  21|          4|    7|         28|
    |buff_d0                     |  15|          3|   32|         96|
    |grp_fu_126_p0               |  15|          3|    8|         24|
    |k_reg_114                   |   9|          2|    8|         16|
    |y                           |  21|          4|   32|        128|
    |y_load_1_fu_60              |  15|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 147|         29|  129|        412|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buff_load_reg_258            |  32|   0|   32|          0|
    |c_load_reg_263               |   5|   0|    5|          0|
    |k_1_reg_268                  |   8|   0|    8|          0|
    |k_reg_114                    |   8|   0|    8|          0|
    |tmp_10_reg_235               |   1|   0|    1|          0|
    |tmp_1_reg_239                |   1|   0|    1|          0|
    |tmp_1_reg_239_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_2_reg_230                |  31|   0|   32|          1|
    |tmp_6_reg_248                |   8|   0|   64|         56|
    |tmp_7_reg_273                |  32|   0|   32|          0|
    |tmp_reg_225                  |  29|   0|   32|          3|
    |x_read_reg_220               |  32|   0|   32|          0|
    |y_load_1_fu_60               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 226|   0|  286|         60|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_mul_io_AWVALID  |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_AWREADY  | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_AWADDR   |  in |    5|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WVALID   |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WREADY   | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WDATA    |  in |   32|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WSTRB    |  in |    4|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_ARVALID  |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_ARREADY  | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_ARADDR   |  in |    5|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RVALID   | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RREADY   |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RDATA    | out |   32|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RRESP    | out |    2|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_BVALID   | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_BREADY   |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_BRESP    | out |    2|    s_axi   |    mul_io    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      fir     | return value |
+----------------------+-----+-----+------------+--------------+--------------+

