

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_LgEhN9
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_vHpISx"
Running: cat _ptx_vHpISx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Tg40aW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Tg40aW --output-file  /dev/null 2> _ptx_vHpISxinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_vHpISx _ptx2_Tg40aW _ptx_vHpISxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FSOw6l"
Running: cat _ptx_FSOw6l | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4ncHrN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4ncHrN --output-file  /dev/null 2> _ptx_FSOw6linfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FSOw6l _ptx2_4ncHrN _ptx_FSOw6linfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TJfG2f"
Running: cat _ptx_TJfG2f | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yDZgVI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_yDZgVI --output-file  /dev/null 2> _ptx_TJfG2finfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TJfG2f _ptx2_yDZgVI _ptx_TJfG2finfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		509.679000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(32,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 107456 (ipc=214.9) sim_rate=26864 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:15:01 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(72,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(52,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(69,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 724960 (ipc=362.5) sim_rate=120826 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:15:03 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(85,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(28,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3878,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3879,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3891,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3892,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3893,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3894,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3931,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3932,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3975,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3976,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3984,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1017376 (ipc=254.3) sim_rate=145339 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:15:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4013,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4014,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4018,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4019,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4019,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4023,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4023,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4024,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4024,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4030,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4031,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4036,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4037,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4039,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4040,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4042,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4043,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4051,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4059,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4060,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4075,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4076,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4076,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4077,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(98,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4109,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4110,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4123,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4124,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4124,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4125,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4135,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4136,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4140,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4141,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4144,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4145,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4150,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4151,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4175,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4176,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4181,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4195,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4196,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4201,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4202,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4230,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4231,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4247,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4247,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4248,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4248,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4256,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4257,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4260,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4261,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4262,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4263,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(85,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4272,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4272,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4273,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4273,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4274,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4275,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4298,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4316,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4317,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4325,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4326,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4335,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4336,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4337,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4338,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4344,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4345,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4351,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4352,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4365,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4366,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4395,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4396,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4397,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4401,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4401,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4402,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4402,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4407,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4408,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4419,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4431,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4432,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4433,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4435,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4436,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4463,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4464,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4533,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4534,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4543,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4544,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(134,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4559,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4560,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4584,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4585,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4608,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4609,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4618,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4619,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4676,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4677,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(144,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4701,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4702,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4790,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4808,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4809,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4814,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4815,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4822,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4823,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4853,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4854,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(152,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4893,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4907,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4908,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4938,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4939,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1601664 (ipc=320.3) sim_rate=200208 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:15:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5037,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5038,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(162,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5058,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5059,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5093,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5094,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5120,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5121,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5166,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5167,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5297,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5298,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(158,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5406,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5407,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5408,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5414,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5415,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5435,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5436,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5542,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5543,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5551,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5580,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5581,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5590,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5591,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5614,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5615,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5641,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5642,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(172,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1862208 (ipc=310.4) sim_rate=206912 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:15:06 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(103,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6549,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6550,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6639,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6640,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6683,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6684,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6692,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6693,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6699,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6700,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6717,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6718,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6745,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6746,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(180,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6829,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6830,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6837,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6838,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6903,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6904,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6909,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6910,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6986,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6987,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6987,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6987,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6988,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6988,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6996,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7013,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7014,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7014,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(7014,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7017,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7018,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7035,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7036,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7057,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7058,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7101,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7102,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7103,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7103,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7104,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7104,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(188,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7113,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7114,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7125,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7126,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7127,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7128,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7129,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7130,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7157,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7158,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7173,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7174,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7187,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7188,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7198,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7199,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7199,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7200,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7201,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7202,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7204,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7205,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7220,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7222,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7223,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7255,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7256,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(199,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7273,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7274,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7281,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7282,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7309,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7310,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7337,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7338,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7348,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7349,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7377,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7378,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7378,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7378,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7379,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7423,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7424,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(195,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7442,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7443,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7479,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7480,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2343776 (ipc=312.5) sim_rate=234377 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:15:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7500,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7501,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7569,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7570,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(226,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7639,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7640,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7647,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(7648,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7685,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7686,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7699,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7700,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7713,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7714,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7733,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7734,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7747,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7748,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7763,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7764,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(232,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7814,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7815,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7831,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7832,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7844,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7845,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7859,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7873,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7925,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7926,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7985,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7986,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7997,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7997,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7998,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7998,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(235,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8041,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8042,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8051,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8052,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8073,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8074,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8131,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8132,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(215,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8287,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8288,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8405,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8406,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8433,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8434,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8438,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8439,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8461,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8462,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8492,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8493,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2735744 (ipc=321.9) sim_rate=248704 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:15:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8553,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8554,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(198,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8645,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8646,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8720,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8721,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8730,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8731,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8840,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8841,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8841,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8842,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8898,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8930,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8931,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8964,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8965,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(263,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9120,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9121,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9127,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9204,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9205,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9234,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9235,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9237,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9238,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9245,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9246,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9258,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9259,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9259,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9296,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9297,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(269,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9314,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9315,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9323,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9325,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9326,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9334,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9335,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9340,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9341,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9386,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9387,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9434,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9435,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9497,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9498,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(273,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9550,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9551,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9554,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9555,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9566,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9567,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9584,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9585,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9594,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9595,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9613,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9614,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9646,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9647,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9658,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9659,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9688,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9689,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9717,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9718,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9720,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9721,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9751,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9752,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(281,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9831,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9832,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9838,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9839,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9841,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9842,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9844,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9845,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9848,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9865,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9874,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9875,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9884,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9885,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9912,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9913,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9917,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9918,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(301,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9922,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9923,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9926,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9927,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9966,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9967,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9968,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3291232 (ipc=329.1) sim_rate=274269 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:15:09 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10012,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10013,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10051,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10052,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10087,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10088,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10089,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10090,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10104,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10104,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(10105,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10105,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(314,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10129,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(10130,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10182,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10183,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10194,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10195,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10248,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(10249,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10260,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10261,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10290,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(10291,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10306,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10320,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(10321,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(300,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10348,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10349,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10355,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10356,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10386,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10387,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10432,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10433,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10447,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(10448,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3536384 (ipc=336.8) sim_rate=272029 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:15:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10500,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10501,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(318,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10530,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10531,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10591,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10650,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10651,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10716,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10716,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10717,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10717,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10725,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(10726,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10730,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(10731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10746,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10747,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10752,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10753,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(332,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10780,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10942,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10943,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(336,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11120,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11121,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11197,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11198,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11355,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(11356,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11477,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11478,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11527,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11528,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11592,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11593,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11606,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11607,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11609,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11610,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(334,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11641,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11642,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11652,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11653,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11661,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11661,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11662,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11662,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11746,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11747,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11790,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11791,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11814,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11815,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11827,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11828,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11882,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11882,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11883,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11883,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(351,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11917,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11918,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11926,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11927,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11929,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11930,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11932,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(11933,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11945,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11946,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11958,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11959,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11962,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11963,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3973280 (ipc=331.1) sim_rate=283805 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:15:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12017,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12018,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12058,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12059,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12073,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12074,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(363,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12153,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12154,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12171,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12172,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12184,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12195,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12196,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12210,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12211,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12265,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12266,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12303,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12304,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12327,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12328,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(373,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12348,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12349,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12357,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12358,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12366,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12367,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12425,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12426,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12427,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12428,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12452,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12453,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12473,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12474,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12499,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12500,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12500,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12501,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12511,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12512,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12515,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12516,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12516,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12517,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(383,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12545,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12546,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12561,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12562,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12617,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12618,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12627,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12628,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12631,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12632,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(318,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12751,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12752,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12781,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12782,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12786,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12787,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12818,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12819,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12840,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(12841,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12842,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12843,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12870,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12870,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12871,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12872,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12883,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12886,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12887,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12900,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12901,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(389,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12942,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12943,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12958,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12959,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12983,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12984,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12990,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(12991,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4428960 (ipc=340.7) sim_rate=295264 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:15:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13024,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13025,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13043,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13044,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13044,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13045,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13063,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13064,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13075,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13087,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13088,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(363,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13178,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13179,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13203,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13204,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13257,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13258,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13259,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13260,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13263,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13264,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13290,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13291,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(406,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13368,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13369,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13370,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13371,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13388,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13389,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13404,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13405,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(423,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13683,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13684,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13687,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13688,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13857,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13858,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13966,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13967,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4761280 (ipc=340.1) sim_rate=297580 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:15:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14028,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14028,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14029,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14029,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14088,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14089,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(430,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14126,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14127,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14166,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14167,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14226,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14227,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14244,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14245,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14302,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14303,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14341,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14342,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14344,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14345,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14362,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14363,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(435,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14439,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14440,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14444,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14445,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14448,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14449,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14504,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14505,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14541,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14542,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14562,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14563,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14565,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14566,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14604,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14605,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14625,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14626,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(440,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14670,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14671,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14723,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14724,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14741,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14742,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14773,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14774,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14794,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14795,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14809,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14810,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14811,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14812,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14831,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14878,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14879,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14887,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14888,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14888,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14889,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(452,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14908,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14909,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14924,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14925,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14951,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14951,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14952,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14952,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14989,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14990,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5111648 (ipc=340.8) sim_rate=300685 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:15:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15032,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15033,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15060,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15061,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15068,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15069,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15077,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15078,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15081,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15082,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15106,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15107,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(466,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15127,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15128,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15181,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15216,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15217,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15232,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15233,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15242,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15243,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15255,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15256,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15258,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15259,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15270,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15271,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(476,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15326,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(15327,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15406,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15407,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(438,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15496,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15497,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15502,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15503,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15506,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15506,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15507,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15507,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15507,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15508,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15512,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15513,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15525,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15526,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15555,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15556,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15582,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15583,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15583,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15584,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15617,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15618,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15625,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15626,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15650,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15651,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15675,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15676,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(489,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15719,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15720,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15772,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15773,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15810,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15811,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15857,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(15858,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15863,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15864,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15864,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15865,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15883,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15884,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(492,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15997,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15998,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5571232 (ipc=348.2) sim_rate=309512 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:15:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16015,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(16016,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16035,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16036,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16062,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16063,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16101,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16102,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16106,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16107,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16132,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16133,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16188,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16189,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(504,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16231,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16232,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16265,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16266,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16333,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(16334,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16347,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(16348,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16437,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16438,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16495,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16495,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16496,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(16496,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16505,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(16506,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(517,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16630,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16631,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16710,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16711,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16716,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16717,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16728,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16729,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16741,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16742,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16785,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(16786,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16791,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16792,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(524,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16858,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(16859,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16896,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16897,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16940,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16941,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16942,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(16943,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17062,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17063,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(495,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17134,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17135,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17151,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17152,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17184,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(17185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17275,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17276,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17335,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17336,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17365,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17366,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17371,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17396,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17397,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17426,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17427,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(502,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6029376 (ipc=344.5) sim_rate=317335 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:15:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17558,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17559,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17562,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17563,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17572,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17573,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17602,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17603,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17608,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17609,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17648,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17649,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17649,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17650,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17656,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17657,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17716,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17717,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17722,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17723,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(542,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17742,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17743,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17777,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17778,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17782,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(17783,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17787,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17788,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17803,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17804,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17816,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17817,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17822,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17823,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17846,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17847,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17862,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17863,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17880,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17881,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17890,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17891,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17926,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17927,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17932,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(17933,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17952,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17953,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(561,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17964,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17965,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18067,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18106,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18107,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18128,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18129,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(556,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18155,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18156,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18190,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(18191,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18219,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18240,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18241,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18265,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(18266,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18280,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18281,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18282,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(18283,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18298,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18322,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18323,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18339,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18340,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18344,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18345,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(495,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18444,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18445,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18451,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18452,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18458,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18459,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18471,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18472,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18475,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18476,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18487,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18488,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6476224 (ipc=350.1) sim_rate=323811 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:15:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18529,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18540,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18541,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(519,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18580,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18581,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18624,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18624,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18625,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18625,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18642,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18650,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18651,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18658,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18659,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18700,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18701,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18717,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18718,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18725,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18726,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18731,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18732,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(587,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18911,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(18912,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18941,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(18942,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18958,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(18959,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(584,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19031,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19032,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19056,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19057,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19061,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19062,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19073,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19074,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19118,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19123,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19124,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19129,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19130,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19191,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19192,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19197,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(19198,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19272,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19273,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(602,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19292,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19293,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19343,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19363,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19364,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19392,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19393,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19400,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19401,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19423,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19424,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6878592 (ipc=352.7) sim_rate=327552 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:15:18 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(605,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19537,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19538,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19563,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19564,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19600,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19601,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19646,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19647,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19746,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19747,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19789,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19790,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19840,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(19841,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19854,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19855,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(618,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19916,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19917,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19919,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19920,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20016,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20017,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20064,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20065,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20162,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(20163,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(628,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20204,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20205,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20206,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20261,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(20262,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20326,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(20327,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20346,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(20347,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20399,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(20400,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20402,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(20403,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20410,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(20411,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20454,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20455,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7161760 (ipc=349.4) sim_rate=325534 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:15:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20534,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20534,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20535,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20535,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20543,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20544,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(596,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20551,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20552,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20600,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(20601,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20621,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20622,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20713,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(20714,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20721,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20722,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20739,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20740,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20741,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20742,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20772,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(20773,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20801,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20802,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(634,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20821,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20835,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20836,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20844,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20845,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20866,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20867,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20876,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20899,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20918,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20919,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20930,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20931,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20974,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(20975,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20991,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20992,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21013,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(21014,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21014,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21015,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(652,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21019,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21020,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21047,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21048,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21115,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21116,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21125,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21126,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21160,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(21161,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21180,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21181,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(663,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21240,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21241,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21241,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21242,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21287,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(21288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21290,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21291,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21306,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21307,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21317,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21318,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21340,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21341,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(672,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21421,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21422,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21432,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21446,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21447,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21478,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21479,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21495,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21496,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7592160 (ipc=353.1) sim_rate=330093 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:15:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21509,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21510,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21519,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(21520,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21540,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21541,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21542,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21543,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21545,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21546,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21582,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21583,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21602,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(21603,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(681,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21645,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(21646,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21688,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(21689,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21691,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(21692,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21732,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(21733,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21788,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21789,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(688,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21874,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(21875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21916,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21917,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21934,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21935,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21956,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21957,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21982,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21990,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21991,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22042,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22043,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(695,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22118,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22176,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22177,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22233,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(22234,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22262,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22264,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22265,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22324,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22325,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22406,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22407,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(702,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22424,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22425,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22449,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22450,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22496,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(22497,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7964864 (ipc=354.0) sim_rate=331869 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:15:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22512,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(22513,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22564,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(22565,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22566,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22567,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22590,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22591,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22595,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22596,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22608,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22609,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22645,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22646,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(708,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22696,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22697,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(22814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22840,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(22841,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22843,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22857,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22858,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22863,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22864,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22903,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22904,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22938,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22939,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(715,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23149,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23150,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23178,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23184,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23185,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23214,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23215,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23237,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23238,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23252,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23253,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23285,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(23286,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23293,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(23294,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(653,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23345,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23380,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23381,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23396,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23396,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23397,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23398,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23399,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23421,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23422,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23489,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23490,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23494,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23495,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 8306080 (ipc=353.5) sim_rate=332243 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:15:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23505,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23506,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(670,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23589,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23590,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23613,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23614,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23623,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23624,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23635,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23636,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23672,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23673,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23691,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23692,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23713,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23714,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23723,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23724,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(742,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23758,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23799,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23800,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23806,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23807,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23844,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23845,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23845,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23846,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23862,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23863,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23880,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23881,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23881,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23935,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23936,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23937,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23938,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23949,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23950,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23955,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23956,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(755,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23998,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23999,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24044,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24045,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24065,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24066,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24092,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24093,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24133,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(24134,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24156,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(24157,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(766,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24172,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24173,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24196,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24197,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24220,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(24221,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24224,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24225,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24282,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24283,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24289,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(24290,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24315,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24316,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(766,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24487,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24488,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24488,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(24489,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8751264 (ipc=357.2) sim_rate=336587 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:15:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24550,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24551,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24568,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24569,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24574,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24575,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24609,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24610,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24643,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24644,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24644,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24645,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(778,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24691,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24692,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24728,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24729,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24767,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(24768,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24781,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24782,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24796,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24797,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24798,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24799,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24895,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24896,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24906,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(24907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24924,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(791,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24952,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24953,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25095,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25096,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25151,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25152,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25153,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25154,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(746,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25245,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25246,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25278,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(25279,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25348,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25349,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25349,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25351,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25379,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25380,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25414,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25415,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25422,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25423,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25434,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25435,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25466,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25467,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25479,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25480,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25489,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25490,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9077888 (ipc=356.0) sim_rate=336218 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:15:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25519,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25520,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(801,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25601,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25602,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25702,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25703,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25716,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25717,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25718,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(25719,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(811,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25806,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25807,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25871,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25874,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25875,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25894,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25895,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25902,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(25903,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(25919,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25935,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25936,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25959,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25960,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25984,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25985,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25985,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(818,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26066,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26067,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26071,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26072,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26112,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26113,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26119,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26120,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26140,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26141,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26178,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26179,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26186,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26187,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26206,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(26207,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26208,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26209,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26216,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26217,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26222,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26223,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26262,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26266,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26267,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26270,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26271,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(832,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26393,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26394,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26400,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(26401,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26406,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(26407,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26425,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26426,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26439,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26446,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26447,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(841,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26456,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26457,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26458,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26459,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9494112 (ipc=358.3) sim_rate=339075 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:15:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26518,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26519,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26601,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26602,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26671,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26672,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(846,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26732,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26733,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26758,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(26759,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26768,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26769,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26821,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26822,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26835,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26836,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26852,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26876,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26877,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26890,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26891,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26906,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26907,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26910,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26911,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(855,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27007,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27008,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27023,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27024,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27073,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27074,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27079,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27080,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27082,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27083,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27120,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27121,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27145,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27146,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27174,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27175,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(859,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27284,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27285,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27318,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27319,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27343,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27344,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27364,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27365,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27392,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27393,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27406,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27407,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27407,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27424,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27425,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27461,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(27462,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(868,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9862016 (ipc=358.6) sim_rate=340069 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:15:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27554,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27555,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27578,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27583,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27584,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27600,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27601,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27618,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27619,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27656,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27657,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27659,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27660,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27675,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(27676,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(804,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27727,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27728,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27781,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27782,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27794,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27823,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(27824,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27871,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(27872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27877,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(27878,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27899,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27900,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27919,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27920,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27953,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27954,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27972,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27973,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(888,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (28114,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(28115,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28118,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(28119,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28120,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28121,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28130,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28131,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28140,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28148,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28149,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(894,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28308,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(28309,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28320,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28467,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28468,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28469,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28470,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (28491,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(28492,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28497,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28498,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(883,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28599,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28600,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (28631,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(28632,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (28641,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(28642,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28671,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28672,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28691,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28692,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28692,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28693,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28697,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28698,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28722,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(28723,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28793,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28794,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28807,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(28808,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28809,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28810,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(908,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28832,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28833,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28856,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28857,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (28860,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(28861,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28868,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28869,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28943,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(28944,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28949,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28969,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28970,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28987,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(28988,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28989,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(28990,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28994,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28995,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10413984 (ipc=359.1) sim_rate=347132 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:15:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29020,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(29021,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(916,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29071,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29072,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29079,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29080,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29080,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(29081,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29102,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29103,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29123,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29124,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29213,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29214,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(926,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29229,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29230,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29260,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29261,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29349,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29350,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29377,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29378,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10619872 (ipc=360.0) sim_rate=342576 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:15:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (29506,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(29507,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(935,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29514,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29538,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29539,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29618,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29619,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29647,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(29648,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29650,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29651,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29655,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29660,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29661,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29663,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29664,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29698,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29699,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29752,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29753,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(894,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29822,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(29823,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29829,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29830,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29846,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29889,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29890,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29905,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29906,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29927,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29928,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29952,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29953,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29996,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29997,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29998,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29999,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30032,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30033,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(947,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30041,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(30042,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30056,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30057,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (30094,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(30095,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30100,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30101,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30106,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30107,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30189,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30190,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30204,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30229,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30230,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30239,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30240,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30253,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30254,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(958,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30314,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30315,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30329,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(30330,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30398,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30399,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30434,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30435,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30443,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30444,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(939,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11007680 (ipc=360.9) sim_rate=343990 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:15:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30529,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30530,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30551,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30552,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (30572,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(30573,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30582,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30583,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30648,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(30649,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30669,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(30670,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30680,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30696,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30697,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30709,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30735,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30736,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30745,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30746,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(915,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30797,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30888,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30889,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30890,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(30891,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30981,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30982,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(985,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31049,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31050,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31098,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31099,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31110,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31117,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31118,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (31136,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(31137,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31144,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31145,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31146,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31147,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (31234,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(31235,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31242,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31243,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31250,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31251,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(996,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31360,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31361,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31386,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31387,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31442,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31443,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31444,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31445,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31451,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31452,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31478,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(31479,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31520,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31521,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31532,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31533,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31541,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31542,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31546,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31547,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (31550,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(31551,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31564,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(31565,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(995,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31598,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31599,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (31604,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(31605,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31606,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31607,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31621,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(31622,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31697,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31698,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31774,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31775,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1014,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31856,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31857,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31894,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31895,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31900,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31996,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31997,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11558528 (ipc=361.2) sim_rate=350258 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:15:30 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1019,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32095,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32096,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32106,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32107,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32135,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32136,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32151,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(32152,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32152,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32153,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (32153,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32153,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32154,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(32154,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32273,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(32274,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32290,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32291,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32324,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32334,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32335,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1003,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32381,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32382,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32398,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32399,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32404,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32405,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32411,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32412,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32425,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(32426,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32489,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32490,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32505,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32506,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32514,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32515,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (32568,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(32569,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32583,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32583,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32584,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32584,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32592,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32593,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32594,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32595,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1039,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32609,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32610,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32698,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32699,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32717,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32718,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32747,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32748,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(986,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32830,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32830,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32831,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32831,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (32856,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(32857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32862,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32863,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32925,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32926,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32926,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32927,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32980,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32981,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11946336 (ipc=362.0) sim_rate=351362 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:15:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33018,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33019,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33020,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33021,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33034,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33035,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33045,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33046,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1049,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33102,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33103,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33125,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33126,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33131,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33132,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33134,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33164,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33165,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33198,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33199,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33217,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33218,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33234,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33235,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33292,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33293,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1059,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33340,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33341,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33365,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33366,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33455,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33456,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33513,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33514,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33524,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33525,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1069,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33679,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33680,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (33750,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(33751,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33766,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33767,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33779,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33780,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33810,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33811,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33838,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33839,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33870,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33871,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1078,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33925,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33926,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33926,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33927,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33956,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33957,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12283296 (ipc=361.3) sim_rate=350951 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:15:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34016,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34017,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (34028,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(34029,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34064,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34065,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34078,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34079,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34080,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34081,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34100,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34101,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34103,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34103,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34104,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34104,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1082,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34169,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (34177,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34177,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(34178,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34222,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34223,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34234,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34235,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34265,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34266,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34311,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34312,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34331,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34332,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34339,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34340,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34369,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34370,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1097,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34388,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34389,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34514,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34594,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34595,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1092,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34667,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34668,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (34716,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(34717,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34748,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34749,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34805,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34806,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34837,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34838,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34856,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34857,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34866,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(34867,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34901,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34902,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34905,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34906,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34933,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34934,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34948,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34975,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34976,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34976,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34977,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1044,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 12635040 (ipc=361.0) sim_rate=350973 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:15:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35001,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35002,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35078,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35079,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35108,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35109,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35133,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35143,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35144,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35192,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35193,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35202,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35203,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1117,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35221,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35222,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35272,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35273,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35293,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35294,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35337,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35338,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35341,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35342,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35348,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35349,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35364,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35365,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35368,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35369,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35397,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35398,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1077,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35459,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35460,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35477,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35478,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35517,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35518,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35575,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35576,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35585,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35586,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35599,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35600,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35605,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35606,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35608,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35625,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35626,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1133,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35741,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35742,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35745,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35746,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35747,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35748,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35766,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35767,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35853,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35854,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35867,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35868,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35871,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35872,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1082,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35913,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35914,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35945,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35946,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35983,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35984,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35992,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(35993,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13052384 (ipc=362.6) sim_rate=352767 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:15:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36050,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36051,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36148,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36149,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1154,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36183,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36184,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36193,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36194,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36202,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36203,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36224,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36225,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36235,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36236,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36304,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36305,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (36326,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(36327,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36394,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36395,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36395,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36396,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36426,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36427,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36429,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36430,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1163,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36454,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36455,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36513,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36514,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (36522,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(36523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36538,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36539,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36565,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36566,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36587,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36588,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36596,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36597,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36602,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36603,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1170,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36662,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36663,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36750,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36751,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36751,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36752,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36768,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(36769,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36809,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36810,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36819,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36820,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36846,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36847,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (36855,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(36856,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36898,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36899,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36905,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36906,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1177,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 13426880 (ipc=362.9) sim_rate=353338 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:15:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37000,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37001,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37015,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37016,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37178,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37179,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1186,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37278,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37279,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37304,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37322,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37330,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37331,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37358,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37359,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37485,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37486,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37509,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37510,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37513,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37514,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37528,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37529,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37530,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37545,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37546,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1196,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37559,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37560,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37571,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37572,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37579,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37579,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37580,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37580,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37592,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37593,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37709,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37710,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37735,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37736,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37755,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37756,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37764,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37765,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1195,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37899,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37900,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37945,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37946,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37970,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37971,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37991,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37992,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37999,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38000,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 13764736 (ipc=362.2) sim_rate=352941 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:15:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38001,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38002,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38002,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38005,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38017,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38018,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1211,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38047,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38048,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38160,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38161,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38177,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38178,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38184,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38185,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38203,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38204,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38222,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38223,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1164,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38280,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38290,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38291,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38301,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38311,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38312,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38318,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38319,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38388,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38389,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38391,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38446,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38446,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(38447,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38466,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38467,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1203,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38522,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38523,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38574,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38575,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38591,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38592,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38600,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38600,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38601,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38601,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38602,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38603,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38608,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38609,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38616,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38617,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38624,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38625,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38676,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38677,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38707,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38708,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1235,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38766,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38774,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38775,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38808,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(38809,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38834,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38835,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38858,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38859,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38914,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38915,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1244,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38954,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38955,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38959,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38960,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 14196768 (ipc=364.0) sim_rate=354919 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:15:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39029,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39030,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39044,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39045,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39046,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39047,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39050,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39080,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(39081,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39088,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39089,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39096,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39097,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39143,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39144,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1190,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39164,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39165,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39240,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39241,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39310,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39332,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39333,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39362,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39363,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39386,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39387,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39388,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39389,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1263,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39449,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39450,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39472,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(39473,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39529,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39530,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39565,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39566,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39609,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39610,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39681,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(39682,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39686,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39687,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1264,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39849,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39850,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39899,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39900,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39905,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(39906,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39955,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39956,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39957,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39958,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39984,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(39985,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 14532352 (ipc=363.3) sim_rate=354447 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:15:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40004,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40005,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1277,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40090,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40091,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40108,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(40109,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40118,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40119,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40136,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40137,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40139,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40140,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40142,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(40143,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40147,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40148,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40240,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40241,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40248,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40249,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40266,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40267,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40276,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40277,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1285,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40350,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40351,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40357,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40358,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40398,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40399,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40463,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40464,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40486,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40487,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40491,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40492,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40515,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(40516,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1283,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40569,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40570,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40593,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40594,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40625,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40626,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40677,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(40678,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40679,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40680,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40694,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40695,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40713,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40714,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1304,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40785,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40786,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40842,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40843,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40884,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40885,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40886,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40887,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40911,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40912,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40959,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40960,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 14917152 (ipc=363.8) sim_rate=355170 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:15:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41038,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41039,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41044,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41045,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1236,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41081,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(41082,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41104,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(41105,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41118,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41119,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41162,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(41163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41167,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41198,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(41199,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41216,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(41217,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41218,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41219,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41226,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41227,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41307,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(41308,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1319,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41324,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41325,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41376,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(41377,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41403,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(41404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41441,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(41442,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41454,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(41455,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41456,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(41457,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41463,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41464,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41475,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(41476,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41498,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(41499,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41513,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(41514,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1314,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41568,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(41569,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41624,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(41625,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41625,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(41626,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41690,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41691,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41726,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41727,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41731,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41732,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41738,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(41739,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41747,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(41748,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41752,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41753,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1340,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41787,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(41788,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41792,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41875,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(41876,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41877,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41878,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41879,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(41880,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41945,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41946,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41980,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41981,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1348,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 15314176 (ipc=364.6) sim_rate=356143 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:15:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42001,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42002,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42016,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(42017,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42033,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42034,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42126,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(42127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42148,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(42149,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42170,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42171,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42200,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(42201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42232,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42233,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1349,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42268,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42269,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42326,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42327,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42393,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42394,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42501,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(42502,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42516,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42517,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1324,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42633,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42634,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42658,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42659,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42683,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42684,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42685,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42686,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42687,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42688,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42726,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42727,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42743,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42744,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42747,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42777,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42778,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42824,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42825,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1370,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42882,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(42883,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42906,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(42907,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42922,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42923,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42932,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(42933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (42985,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(42986,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 15658656 (ipc=364.2) sim_rate=355878 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:15:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (43002,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(43003,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43026,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(43027,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43029,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(43030,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43035,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43036,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43036,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43037,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43061,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43062,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43063,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(43064,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43071,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43072,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1370,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43200,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(43201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (43208,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(43209,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (43228,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(43229,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43288,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43289,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43295,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43296,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1336,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43316,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43317,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43386,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(43387,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43439,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43440,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43471,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43472,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43472,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43473,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43505,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(43506,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43538,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43539,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43551,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(43552,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1371,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43631,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43632,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43699,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43700,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43702,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43703,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43729,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43730,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43794,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43795,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1397,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43886,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43887,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43889,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(43890,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43901,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(43902,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43933,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(43934,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (43971,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(43972,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 16026144 (ipc=364.2) sim_rate=356136 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:15:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (44018,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(44019,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44040,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(44041,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44052,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(44053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44072,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44073,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44083,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44084,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44134,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44135,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1407,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44153,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(44154,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44154,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44155,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44157,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (44183,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(44184,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44252,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44253,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44260,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44261,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44262,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(44263,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44270,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(44271,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1414,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44408,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(44409,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44410,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44414,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44415,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44422,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44423,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44479,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44480,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44551,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44552,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44594,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44595,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1415,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44631,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44632,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (44688,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(44689,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44760,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (44760,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(44761,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44761,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (44783,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44783,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(44784,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(44784,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44799,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44800,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44801,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44807,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44808,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (44809,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(44810,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (44843,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(44844,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1366,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44907,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(44908,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44908,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44909,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44933,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44934,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (44979,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(44980,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 16410944 (ipc=364.7) sim_rate=356759 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:15:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45007,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45008,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45075,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45076,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45127,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45128,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1437,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45137,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45138,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45144,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45145,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (45172,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(45173,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45175,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(45176,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45209,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45210,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45225,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45226,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45264,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45265,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45273,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45274,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1450,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45377,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45378,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45399,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(45400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45408,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45409,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45416,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45417,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45463,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45464,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45470,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45514,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45515,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45556,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45557,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45571,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45572,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45601,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45602,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45603,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45604,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45615,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45616,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1461,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45689,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45690,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45721,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(45722,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45746,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(45747,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45757,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45758,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45773,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45774,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45777,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45778,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1468,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (45878,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(45879,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (45936,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(45937,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45979,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45980,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 16804256 (ipc=365.3) sim_rate=357537 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:15:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46014,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46015,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46016,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(46017,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46052,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46053,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46072,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46073,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1446,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (46143,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(46144,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46154,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46155,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46169,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(46170,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46203,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46204,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (46262,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(46263,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46321,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46322,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (46347,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(46348,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46349,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46351,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46376,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46377,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1485,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (46382,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(46383,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46429,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46430,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46490,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(46491,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46581,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(46582,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46613,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46614,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46621,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46622,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46651,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46652,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1494,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46695,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46696,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46780,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(46781,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46847,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46848,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46862,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46863,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (46923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(46924,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46926,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(46927,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (46941,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(46942,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46955,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46956,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46960,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46961,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46968,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46969,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1498,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46981,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (46982,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(46983,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46986,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46987,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (47009,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(47010,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1508,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47218,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(47219,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(47223,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47290,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47291,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47328,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47329,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (47369,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(47370,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47391,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(47392,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47401,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(47402,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47431,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47432,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (47479,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(47480,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (47487,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(47488,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (47493,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(47494,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 17318144 (ipc=364.6) sim_rate=360794 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:15:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47511,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(47512,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47513,0), 5 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1519,0,0) tid=(31,0,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47514,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47564,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47565,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47594,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(47595,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47614,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47615,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47654,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(47655,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (47700,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(47701,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47707,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47708,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (47713,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(47714,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (47718,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(47719,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47723,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47724,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47729,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47730,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1521,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47751,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47752,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47793,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(47794,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47861,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47861,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47862,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(47862,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (47895,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(47896,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47928,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47929,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1539,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (47943,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(47944,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47953,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(47954,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47975,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(47976,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (48005,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(48006,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (48013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48013,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48014,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(48014,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (48049,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(48050,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48061,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48062,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48103,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(48104,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1544,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48148,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48149,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48156,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(48157,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48239,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48271,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48272,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48359,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48360,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1553,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48406,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48407,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48419,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48420,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48476,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(48477,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48492,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48493,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 17741408 (ipc=365.8) sim_rate=362069 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:15:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48502,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(48503,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48506,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48507,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48512,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48513,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48524,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(48525,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (48565,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(48566,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48600,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48601,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48667,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48668,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48680,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48681,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1557,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48715,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(48716,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48722,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48723,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48741,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(48742,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (48790,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(48791,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48804,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48805,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(48806,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (48864,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(48865,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1521,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48941,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48942,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48966,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48967,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49025,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49026,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (49047,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(49048,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49067,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49068,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49075,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49076,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49079,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49080,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49100,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49101,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1575,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49173,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(49174,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (49183,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(49184,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49201,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(49202,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (49205,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(49206,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (49276,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(49277,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49318,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49319,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49358,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49359,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49415,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49416,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1582,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (49424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(49425,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (49438,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(49439,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49442,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49443,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49477,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(49478,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 18120640 (ipc=366.1) sim_rate=362412 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:15:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49532,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49533,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49536,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49537,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49594,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49595,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1591,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49834,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(49835,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49866,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49913,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49914,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49925,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49926,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50053,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(50054,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50054,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50055,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1601,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (50098,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(50099,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50105,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50106,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50134,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50135,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (50154,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(50155,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50200,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(50201,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50246,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50247,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (50249,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(50250,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50253,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50254,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50256,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(50257,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (50314,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(50315,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1604,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (50386,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(50387,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50412,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50413,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50433,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(50434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50470,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50471,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 18428224 (ipc=364.9) sim_rate=361337 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:15:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50516,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(50517,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50518,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(50519,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50521,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50522,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50556,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50557,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50583,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(50584,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50589,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50590,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50607,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(50608,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1617,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (50638,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(50639,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50643,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50644,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (50646,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(50647,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50647,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50648,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50665,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50666,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50691,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50692,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50705,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50706,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50738,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50749,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(50750,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50781,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50782,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50789,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50790,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1617,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50805,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50806,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50841,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50842,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50851,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50852,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50862,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50862,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50863,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50863,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50870,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(50871,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50891,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50892,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (50948,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(50949,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1631,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51027,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51028,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51107,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(51108,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51109,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51110,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51116,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51117,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51142,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51143,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1645,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51228,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51256,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(51257,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51318,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (51352,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(51353,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51364,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(51365,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (51396,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(51397,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51499,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51500,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 18854944 (ipc=366.1) sim_rate=362595 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:15:49 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1650,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51506,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51507,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (51553,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(51554,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51655,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51656,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51671,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(51672,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (51698,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(51699,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51701,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51702,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (51714,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(51715,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51717,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51718,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51723,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51724,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (51795,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(51796,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1663,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51824,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51825,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (51932,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(51933,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51940,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51941,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51998,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51999,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52002,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52003,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (52038,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(52039,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (52087,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(52088,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1599,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52139,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52140,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (52183,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(52184,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (52201,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(52202,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52218,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(52219,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52219,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52239,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52240,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52252,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52284,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52285,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52294,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(52295,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1679,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52372,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52373,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (52420,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(52421,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 19191488 (ipc=365.6) sim_rate=362103 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:15:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52585,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52586,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52620,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52621,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52634,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52635,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (52638,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(52639,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52640,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52641,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (52671,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(52672,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1678,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52819,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(52820,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (52826,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(52827,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52830,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(52831,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (52852,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(52853,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (52862,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(52863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52864,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (52922,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(52923,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1692,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (53028,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(53029,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53033,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53034,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53056,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53065,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53066,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53066,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53075,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (53088,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(53089,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (53167,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(53168,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1696,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53206,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53207,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53208,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(53209,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53220,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53221,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53222,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53228,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53229,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (53238,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(53239,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (53252,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(53253,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53262,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53263,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53263,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53264,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53272,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53273,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (53284,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(53285,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53298,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53299,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53303,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(53304,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53340,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53341,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (53346,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(53347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53364,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53365,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1708,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (53378,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(53379,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53396,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53397,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 19599200 (ipc=366.3) sim_rate=362948 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:15:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (53503,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(53504,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53527,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(53528,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53533,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53534,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1687,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53607,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53608,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (53640,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(53641,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53643,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53644,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53759,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53760,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1687,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53798,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53799,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53857,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53858,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (53925,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(53926,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53940,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53941,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53954,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53955,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53966,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53967,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53967,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (53982,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(53983,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54003,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54004,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (54060,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(54061,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1731,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54106,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(54107,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54114,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54115,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54142,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(54143,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54156,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54157,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54206,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54207,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54212,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54212,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54213,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54213,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54220,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(54221,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54234,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54235,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54247,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(54248,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1747,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54391,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54392,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (54417,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(54418,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 19986752 (ipc=366.7) sim_rate=363395 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:15:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54525,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54525,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54526,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54526,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54535,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54536,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1750,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (54589,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(54590,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54631,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54632,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54655,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54656,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54666,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(54667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (54673,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(54674,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54736,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54737,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54811,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(54812,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54908,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(54909,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (54910,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(54911,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (54914,0), 5 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1757,0,0) tid=(159,0,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(54915,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54947,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54948,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54989,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54990,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55133,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(55134,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55140,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55141,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (55167,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(55168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (55168,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(55169,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (55208,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(55209,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55210,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55211,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55232,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1771,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55240,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55241,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55276,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55277,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55278,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55279,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55333,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (55370,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(55371,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1775,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 20303008 (ipc=365.8) sim_rate=362553 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:15:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (55534,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(55535,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (55543,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(55544,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55546,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(55547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (55556,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(55557,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (55566,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(55567,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55570,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55571,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55579,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55580,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55604,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55605,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (55633,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(55634,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (55681,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(55682,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1782,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55756,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55757,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (55775,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(55776,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55814,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(55815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55816,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55817,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55826,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(55827,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55860,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55861,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55908,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55909,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55934,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55935,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1787,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56012,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56013,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56018,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56019,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (56022,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(56023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (56026,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(56027,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (56031,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(56032,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56037,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56038,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (56047,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(56048,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56077,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(56078,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56140,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56141,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (56146,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(56147,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1798,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (56252,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(56253,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56261,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56262,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (56299,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(56300,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (56301,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(56302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56322,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (56336,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(56337,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (56398,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(56399,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1809,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56448,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56449,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (56464,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (56464,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(56465,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(56465,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 20708320 (ipc=366.5) sim_rate=363303 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:15:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (56542,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(56543,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56587,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56588,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1812,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56715,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56716,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (56749,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(56750,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56830,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56831,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56854,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56855,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56862,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56863,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56864,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56865,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56866,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56867,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (56874,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(56875,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (56906,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(56907,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56926,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56927,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56927,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (56940,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56940,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(56941,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56941,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (56950,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(56951,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (56954,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(56955,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1829,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56999,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(57000,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57024,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57025,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57046,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57047,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (57048,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(57049,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (57072,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(57073,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57074,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57075,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57089,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57090,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (57093,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(57094,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57122,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(57123,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (57128,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(57129,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1832,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57210,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(57211,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57274,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57275,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1844,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57404,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57405,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (57463,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(57464,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (57494,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(57495,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 21095968 (ipc=366.9) sim_rate=363723 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:15:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (57519,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(57520,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (57562,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(57563,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57617,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57618,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57626,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(57627,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (57634,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(57635,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57686,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(57687,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1847,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57705,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57706,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (57713,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(57714,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (57758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(57759,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (57779,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(57780,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (57799,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(57800,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (57805,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(57806,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (57879,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(57880,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1840,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58035,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58100,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58101,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58111,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58112,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (58124,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(58125,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (58138,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(58139,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (58144,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(58145,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (58201,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(58202,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58229,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(58230,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (58234,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(58235,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58248,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58249,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58269,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58270,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58281,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58282,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (58285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58285,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(58286,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58286,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1871,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (58305,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(58306,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58366,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58367,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58386,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58387,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58399,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(58400,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (58420,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(58421,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1872,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58496,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58497,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 21454752 (ipc=366.7) sim_rate=363639 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:15:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58508,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58509,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (58582,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (58582,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(58583,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(58583,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58584,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58585,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (58617,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(58618,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58620,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58621,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58675,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(58676,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1883,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58699,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(58700,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (58731,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(58732,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58733,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58734,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58763,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58764,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (58813,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(58814,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58880,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(58881,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1831,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (58910,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(58911,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59039,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(59040,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (59051,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(59052,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59053,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59054,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (59117,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(59118,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (59135,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(59136,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (59144,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(59145,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59158,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59159,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59164,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(59165,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59166,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59167,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59176,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59177,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1904,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (59250,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(59251,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59298,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59387,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59388,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59397,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59398,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59415,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59416,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1881,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 21832544 (ipc=366.9) sim_rate=363875 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:15:57 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (59554,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(59555,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (59571,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(59572,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59586,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59587,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59603,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59604,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59608,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59609,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59638,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59639,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59641,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(59642,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59664,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(59665,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (59676,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(59677,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59733,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59734,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1911,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59771,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(59772,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59773,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(59774,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59776,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(59777,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59801,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(59802,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59842,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(59843,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59857,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59858,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (59870,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(59871,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (59889,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(59890,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1920,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59971,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59972,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60037,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60038,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60046,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60047,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60082,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60083,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (60102,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(60103,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60135,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60136,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60173,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60174,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60191,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60192,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(60193,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60213,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(60214,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1938,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60303,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60304,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (60343,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(60344,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60394,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60395,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (60442,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(60443,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 22194016 (ipc=366.8) sim_rate=363836 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:15:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (60523,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(60524,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1940,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60565,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(60566,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60570,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60571,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60644,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60645,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (60646,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(60647,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60681,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(60682,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60729,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60730,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60731,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60732,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60743,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60744,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (60759,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60759,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(60760,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60760,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60773,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60774,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (60783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(60784,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1954,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (60861,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(60862,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60885,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60886,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60898,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60899,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60948,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(60949,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60989,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(60990,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60999,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(61000,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61013,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61014,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (61021,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(61022,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1960,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61033,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(61034,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61055,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61056,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61114,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61115,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (61140,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(61141,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61152,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61153,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61158,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61159,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61205,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(61206,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61234,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61234,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61235,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61235,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1972,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61270,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61271,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (61342,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(61343,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (61362,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(61363,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61376,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(61377,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61404,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61405,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61411,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61412,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (61418,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(61419,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (61444,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(61445,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1941,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61477,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(61478,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 22605472 (ipc=367.6) sim_rate=364604 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:15:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61512,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61513,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61532,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61533,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (61550,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(61551,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (61614,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(61615,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61661,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(61662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61689,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(61690,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1916,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (61729,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(61730,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61770,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61771,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61786,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61787,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61826,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (61963,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(61964,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1990,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62011,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(62012,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (62053,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(62054,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62103,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(62104,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (62104,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(62105,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (62146,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(62147,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62171,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(62172,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62179,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(62180,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (62205,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(62206,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (62224,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(62225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62235,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62236,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62253,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62254,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62277,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62278,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2002,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (62304,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(62305,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62349,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62350,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (62397,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(62398,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62497,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62498,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62544,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(62545,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (62545,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(62546,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2007,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (62668,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(62669,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62689,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62690,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62698,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(62699,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62721,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62722,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62723,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62724,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62733,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(62734,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (62749,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(62750,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1954,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (62895,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(62896,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (62910,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(62911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (62917,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(62918,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (62921,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(62922,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62927,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62928,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (62995,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(62996,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 23132960 (ipc=367.2) sim_rate=367189 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:16:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63046,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(63047,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2022,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (63111,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(63112,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (63115,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(63116,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63117,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63118,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63121,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63122,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63122,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(63123,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63123,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (63123,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(63124,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63124,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63165,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(63166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63190,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(63191,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63227,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63228,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63230,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(63231,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63232,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63233,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63245,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(63246,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2038,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (63382,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(63383,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63399,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(63400,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63423,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(63424,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63427,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(63428,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (63438,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(63439,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63451,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(63452,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63454,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63455,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1977,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63519,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63537,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (63582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63600,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (63614,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63621,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63635,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (63640,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63654,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63660,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63761,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (63802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63816,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (63834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63894,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63941,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63941,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63952,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63961,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63989,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63994,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 23447744 (ipc=366.4) sim_rate=366371 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:16:01 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2012,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (64063,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (64095,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (64215,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64251,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64299,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (64302,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64326,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64393,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64395,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (64395,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (64447,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64471,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (64471,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (64551,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64602,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (64631,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64637,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (64639,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (64696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (64713,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64736,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64751,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64757,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (64768,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64779,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (64791,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (64797,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64827,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64854,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64928,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64934,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64939,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (64941,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64948,0), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2039,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64972,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65024,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (65039,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65045,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65047,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65055,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65058,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (65073,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (65078,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (65080,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65087,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65101,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (65102,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65159,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65165,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65166,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (65171,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65178,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (65208,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65214,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (65232,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (65286,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (65286,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65288,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65296,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (65347,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (65359,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 65462
gpu_sim_insn = 23569920
gpu_ipc =     360.0550
gpu_tot_sim_cycle = 65462
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =     360.0550
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 56021
gpu_stall_icnt2sh    = 203434
gpu_total_sim_rate=368280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 929
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6336, Miss = 3170, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 29471
	L1D_cache_core[1]: Access = 6528, Miss = 3278, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 30112
	L1D_cache_core[2]: Access = 6480, Miss = 3245, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 29879
	L1D_cache_core[3]: Access = 6480, Miss = 3249, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 26922
	L1D_cache_core[4]: Access = 6912, Miss = 3457, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 28904
	L1D_cache_core[5]: Access = 6672, Miss = 3344, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 29575
	L1D_cache_core[6]: Access = 6624, Miss = 3316, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 27584
	L1D_cache_core[7]: Access = 6576, Miss = 3298, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 28655
	L1D_cache_core[8]: Access = 6672, Miss = 3342, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 28206
	L1D_cache_core[9]: Access = 6288, Miss = 3150, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 29990
	L1D_cache_core[10]: Access = 6432, Miss = 3217, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 28692
	L1D_cache_core[11]: Access = 6624, Miss = 3321, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 29462
	L1D_cache_core[12]: Access = 6336, Miss = 3175, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 27193
	L1D_cache_core[13]: Access = 6768, Miss = 3387, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 28864
	L1D_cache_core[14]: Access = 6480, Miss = 3245, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 27723
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49194
	L1D_total_cache_miss_rate = 0.5009
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 431232
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2582
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 369793
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61439
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 408271
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 929
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
987, 987, 987, 987, 987, 987, 987, 987, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 433814
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2582
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2582
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 431232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:496842	W0_Idle:46130	W0_Scoreboard:644786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 358 
maxdqlatency = 0 
maxmflatency = 938 
averagemflatency = 366 
max_icnt2mem_latency = 464 
max_icnt2sh_latency = 65461 
mrq_lat_table:17091 	1190 	3270 	4666 	9721 	18329 	29820 	7955 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30668 	47803 	19752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8619 	12728 	20099 	45182 	11018 	637 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6938 	30239 	11635 	301 	6 	0 	0 	0 	1905 	2470 	6460 	12882 	25387 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        28        28        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      4259      4315      5163      5065      3948      4062      5105      5186      4397      4725      4463      5273      4810      5135      3301      3405 
dram[1]:      4129      4196      5290      4790      4057      4051      5087      5174      4593      4662      5082      5298      4838      5216      3400      3401 
dram[2]:      4118      4115      5214      5318      4130      3946      5049      5230      4550      4309      5771      5317      4808      5389      3271      3283 
dram[3]:      4050      4162      5081      5401      4259      4047      5111      5272      4573      4401      4461      5129      4625      5287      3083      3314 
dram[4]:      4120      4386      5144      5176      4085      4041      5220      5168      4626      4284      5791      4587      5299      5294      3307      3354 
dram[5]:      4246      4182      5075      5154      4005      4160      5162      5147      4750      4187      5872      4815      5323      5196      3378      3372 
average row accesses per activate:
dram[0]:  3.351916  3.489130  3.756863  3.886179  3.613636  3.438849  3.595506  3.692308  3.334495  3.435252  3.416370  3.692308  3.794466  3.779528  3.657795  3.918699 
dram[1]:  3.206667  3.481884  3.442446  3.812000  3.481752  3.548148  3.503650  3.918367  3.197325  3.391459  3.595506  3.678161  3.503650  3.622642  3.732558  3.979424 
dram[2]:  3.276450  3.313793  3.525735  3.601504  3.507353  3.422939  3.632576  3.816733  3.303448  3.489051  3.568773  3.356643  3.622642  3.516484  3.832669  3.810277 
dram[3]:  3.478261  3.692308  3.437276  3.666667  3.600000  3.293103  3.866935  3.862903  3.397163  3.244068  3.582090  3.333333  3.750000  3.983402  3.863454  3.754864 
dram[4]:  3.490909  3.494545  3.593985  3.734375  3.492701  3.555970  3.934426  3.674330  3.422939  3.496350  3.609023  3.542435  3.516484  3.650190  4.067511  3.906883 
dram[5]:  3.579926  3.678161  3.816000  3.574627  3.353147  3.503676  3.750000  3.851406  3.375886  3.525735  3.595506  3.356643  3.555556  3.609023  3.701149  3.732558 
average row locality = 92069/25683 = 3.584823
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       449       449       446       444       446       448       448       448       445       443       448       448       448       448       450       452 
dram[1]:       450       449       445       441       446       450       448       448       444       441       448       448       448       448       451       455 
dram[2]:       448       449       447       446       446       447       447       446       446       444       448       448       448       448       450       452 
dram[3]:       448       448       447       445       446       447       447       446       446       445       448       448       448       448       450       453 
dram[4]:       448       449       444       444       449       445       448       447       443       446       448       448       448       448       452       453 
dram[5]:       449       448       442       446       451       445       448       447       440       447       448       448       448       448       454       451 
total reads: 42960
bank skew: 455/440 = 1.03
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        384       391       378       391       388       392       392       399       381       393       383       385       393       400       382       389
dram[1]:        404       412       402       401       408       408       411       414       407       415       407       405       415       417       415       405
dram[2]:        379       373       373       380       385       375       385       390       383       384       383       377       389       390       385       379
dram[3]:        390       385       385       383       384       392       396       390       388       388       392       380       398       401       395       386
dram[4]:        388       382       375       373       385       378       390       384       387       380       385       375       393       392       386       376
dram[5]:        390       382       386       377       392       382       387       392       398       385       387       380       399       395       385       381
maximum mf latency per bank:
dram[0]:        758       773       723       731       797       809       798       799       763       711       812       690       753       784       742       780
dram[1]:        788       834       783       810       938       847       797       853       809       825       749       758       804       838       807       803
dram[2]:        707       749       705       777       756       803       796       910       707       741       762       753       725       752       751       759
dram[3]:        732       775       774       812       784       729       838       757       690       747       772       740       759       734       778       763
dram[4]:        754       732       717       730       808       749       807       807       739       713       697       781       744       817       785       775
dram[5]:        776       794       749       723       829       781       787       839       724       728       746       768       741       743       855       765

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86409 n_nop=47219 n_act=4256 n_pre=4240 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.7104
n_activity=81507 dram_eff=0.7532
bk0: 1026a 52556i bk1: 1028a 52480i bk2: 1024a 53090i bk3: 1024a 54288i bk4: 1016a 50677i bk5: 1016a 49774i bk6: 1024a 49749i bk7: 1024a 49893i bk8: 1024a 52227i bk9: 1024a 52286i bk10: 1024a 52529i bk11: 1024a 54233i bk12: 1024a 51347i bk13: 1024a 50146i bk14: 1024a 50429i bk15: 1024a 51693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86409 n_nop=47107 n_act=4315 n_pre=4299 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7103
n_activity=81223 dram_eff=0.7556
bk0: 1024a 50099i bk1: 1024a 50945i bk2: 1024a 51914i bk3: 1024a 52626i bk4: 1016a 50689i bk5: 1016a 49764i bk6: 1024a 49899i bk7: 1024a 49727i bk8: 1024a 50525i bk9: 1024a 52173i bk10: 1024a 51856i bk11: 1024a 52578i bk12: 1024a 49942i bk13: 1024a 50249i bk14: 1024a 49923i bk15: 1024a 51700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86409 n_nop=47041 n_act=4348 n_pre=4332 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7103
n_activity=81330 dram_eff=0.7547
bk0: 1024a 51579i bk1: 1024a 51983i bk2: 1024a 52231i bk3: 1024a 52487i bk4: 1016a 51773i bk5: 1016a 50770i bk6: 1024a 50911i bk7: 1024a 50437i bk8: 1024a 52129i bk9: 1024a 51550i bk10: 1024a 52433i bk11: 1024a 50979i bk12: 1024a 50781i bk13: 1024a 49576i bk14: 1024a 51098i bk15: 1024a 51507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86409 n_nop=47211 n_act=4263 n_pre=4247 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7103
n_activity=81182 dram_eff=0.756
bk0: 1024a 51494i bk1: 1024a 51624i bk2: 1024a 52367i bk3: 1024a 51124i bk4: 1016a 52215i bk5: 1016a 49859i bk6: 1024a 51190i bk7: 1024a 49758i bk8: 1024a 53862i bk9: 1024a 50880i bk10: 1024a 51207i bk11: 1024a 51329i bk12: 1024a 49039i bk13: 1024a 49281i bk14: 1024a 50438i bk15: 1024a 50005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86409 n_nop=47279 n_act=4229 n_pre=4213 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.7103
n_activity=81251 dram_eff=0.7554
bk0: 1024a 52459i bk1: 1024a 51419i bk2: 1024a 52937i bk3: 1024a 53814i bk4: 1016a 50475i bk5: 1016a 51891i bk6: 1024a 50207i bk7: 1024a 48861i bk8: 1024a 53222i bk9: 1024a 52653i bk10: 1024a 53081i bk11: 1024a 52649i bk12: 1024a 50615i bk13: 1024a 50037i bk14: 1024a 52971i bk15: 1024a 51669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86409 n_nop=47187 n_act=4273 n_pre=4257 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.7104
n_activity=81094 dram_eff=0.7569
bk0: 1028a 53598i bk1: 1024a 51486i bk2: 1024a 53085i bk3: 1024a 52915i bk4: 1016a 48389i bk5: 1016a 50980i bk6: 1024a 49908i bk7: 1024a 49016i bk8: 1024a 51278i bk9: 1024a 52767i bk10: 1024a 52617i bk11: 1024a 51243i bk12: 1024a 50937i bk13: 1024a 50190i bk14: 1024a 51808i bk15: 1024a 50806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 5, Reservation_fails = 102
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 218
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 27
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 499
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 320
L2_cache_data_port_util = 0.469
L2_cache_fill_port_util = 0.250

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.7189
	minimum = 6
	maximum = 290
Network latency average = 21.5126
	minimum = 6
	maximum = 274
Slowest packet = 101050
Flit latency average = 17.5029
	minimum = 6
	maximum = 270
Slowest flit = 302624
Fragmentation average = 0.0734257
	minimum = 0
	maximum = 174
Injected packet rate average = 0.111213
	minimum = 0.0961321 (at node 9)
	maximum = 0.125477 (at node 16)
Accepted packet rate average = 0.111213
	minimum = 0.0961321 (at node 9)
	maximum = 0.125477 (at node 16)
Injected flit rate average = 0.333622
	minimum = 0.288244 (at node 9)
	maximum = 0.377349 (at node 16)
Accepted flit rate average= 0.333622
	minimum = 0.288519 (at node 9)
	maximum = 0.375516 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.7189 (1 samples)
	minimum = 6 (1 samples)
	maximum = 290 (1 samples)
Network latency average = 21.5126 (1 samples)
	minimum = 6 (1 samples)
	maximum = 274 (1 samples)
Flit latency average = 17.5029 (1 samples)
	minimum = 6 (1 samples)
	maximum = 270 (1 samples)
Fragmentation average = 0.0734257 (1 samples)
	minimum = 0 (1 samples)
	maximum = 174 (1 samples)
Injected packet rate average = 0.111213 (1 samples)
	minimum = 0.0961321 (1 samples)
	maximum = 0.125477 (1 samples)
Accepted packet rate average = 0.111213 (1 samples)
	minimum = 0.0961321 (1 samples)
	maximum = 0.125477 (1 samples)
Injected flit rate average = 0.333622 (1 samples)
	minimum = 0.288244 (1 samples)
	maximum = 0.377349 (1 samples)
Accepted flit rate average = 0.333622 (1 samples)
	minimum = 0.288519 (1 samples)
	maximum = 0.375516 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 368280 (inst/sec)
gpgpu_simulation_rate = 1022 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,65462)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,65462)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,65462)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,65462)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,65462)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,65462)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,65462)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 65962  inst.: 23649888 (ipc=159.9) sim_rate=363844 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:16:02 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(45,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(33,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(48,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(63,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 66962  inst.: 24087776 (ipc=345.2) sim_rate=364966 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:16:03 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(34,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(89,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(88,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(28,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 68462  inst.: 24529120 (ipc=319.7) sim_rate=366106 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:16:04 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(81,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(62,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(60,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(81,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(70,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(52,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(75,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 69962  inst.: 25432784 (ipc=414.0) sim_rate=374011 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:16:05 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(52,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(7,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(52,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(71,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 70962  inst.: 26135798 (ipc=466.5) sim_rate=378779 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:16:06 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(59,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(64,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(32,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(40,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(27,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(25,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(70,0,0) tid=(228,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(73,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 72462  inst.: 26912611 (ipc=477.5) sim_rate=384465 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:16:07 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(56,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(61,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(88,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(12,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(16,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(39,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(26,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 73962  inst.: 27591608 (ipc=473.1) sim_rate=388614 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:16:08 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(44,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(71,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(19,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(15,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(17,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(44,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 75462  inst.: 28358043 (ipc=478.8) sim_rate=393861 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:16:09 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(31,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(65,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(17,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(37,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(28,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 76462  inst.: 29006782 (ipc=494.3) sim_rate=397353 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:16:10 2016
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(45,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(62,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(53,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(71,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11581,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11582,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11593,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11594,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11623,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11624,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11644,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11645,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11672,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11673,65462)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(93,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11764,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11765,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11825,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11826,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11871,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11872,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11878,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11879,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (11893,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(11894,65462)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 77462  inst.: 29594730 (ipc=502.1) sim_rate=399928 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:16:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12111,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12112,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12115,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12116,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12135,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12136,65462)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(18,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12223,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12224,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12238,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12239,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12263,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12264,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12327,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12328,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12343,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12344,65462)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(58,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12432,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12433,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12447,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12448,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12529,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12530,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12531,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12532,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12591,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12592,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12597,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12598,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12653,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12654,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12677,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12678,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12693,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12694,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12713,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12714,65462)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(89,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12771,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12772,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (12806,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(12807,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12832,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12833,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12841,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12842,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12877,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12878,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12878,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12879,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12899,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12900,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12900,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12901,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12914,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12915,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12925,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12926,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12976,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12977,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12988,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12989,65462)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(54,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 78462  inst.: 29935210 (ipc=489.6) sim_rate=399136 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:16:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13073,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13074,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13087,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13088,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13094,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13095,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13155,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13156,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13167,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13168,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13171,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13172,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13212,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13213,65462)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(22,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13252,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13253,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13334,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13335,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13410,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13411,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13419,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13420,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13421,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13422,65462)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(106,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13560,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13561,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13628,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13629,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13632,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13633,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13636,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13637,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13641,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13642,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13697,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13698,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13875,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13876,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13876,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13877,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13924,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13925,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13938,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13939,65462)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(147,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13951,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13952,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14022,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(14023,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14039,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14040,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14048,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14049,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14141,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14142,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14146,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14147,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14172,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14173,65462)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(118,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14294,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14295,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14372,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14373,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14436,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14437,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14498,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14499,65462)
GPGPU-Sim uArch: cycles simulated: 79962  inst.: 30358378 (ipc=468.2) sim_rate=399452 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:16:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14555,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14556,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14627,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14628,65462)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(164,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14662,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14663,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14671,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14672,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14804,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14805,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14808,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14809,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14816,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14816,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14817,65462)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14817,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14911,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14912,65462)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(168,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14974,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14975,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15056,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(15057,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15100,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15101,65462)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(100,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15229,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15230,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15240,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15241,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15359,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15360,65462)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(98,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 80962  inst.: 30753482 (ipc=463.5) sim_rate=399395 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 13:16:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15551,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15552,65462)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(107,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(163,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15826,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15827,65462)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(118,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(114,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(94,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(161,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 81962  inst.: 31432958 (ipc=476.5) sim_rate=402986 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 13:16:15 2016
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(163,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(138,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(167,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(138,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(150,0,0) tid=(202,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(131,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(130,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(96,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(134,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(143,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 83462  inst.: 32432989 (ipc=492.4) sim_rate=410544 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 13:16:16 2016
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(125,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(117,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(120,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(143,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(114,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(110,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 84462  inst.: 32998107 (ipc=496.2) sim_rate=412476 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 13:16:17 2016
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(147,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(143,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(167,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(167,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(133,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(111,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(177,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(137,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 85962  inst.: 33742652 (ipc=496.2) sim_rate=416575 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 13:16:18 2016
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(99,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(141,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(101,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(105,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(97,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(144,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21673,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21674,65462)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(125,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21823,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21824,65462)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(119,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 87462  inst.: 34515832 (ipc=497.5) sim_rate=420924 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 13:16:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22038,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22039,65462)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(126,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22147,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22148,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22154,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22155,65462)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(108,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(108,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22507,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22508,65462)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(128,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22725,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22726,65462)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(133,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22836,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22837,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22855,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22856,65462)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(167,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22980,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22981,65462)
GPGPU-Sim uArch: cycles simulated: 88462  inst.: 35122751 (ipc=502.3) sim_rate=423165 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 13:16:20 2016
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(189,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23106,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23107,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23127,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23128,65462)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(138,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23220,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23221,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23243,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23244,65462)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(189,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23385,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23386,65462)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(160,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23650,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23651,65462)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(140,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23665,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(23666,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23728,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(23729,65462)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(167,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23877,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23878,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23879,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23880,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23886,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(23887,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23935,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23936,65462)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(195,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 89462  inst.: 35782743 (ipc=508.9) sim_rate=425985 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 13:16:21 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24009,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24010,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24047,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24048,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24081,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24082,65462)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(146,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24096,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(24097,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24138,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24139,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24154,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24155,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24156,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24157,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24173,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24174,65462)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(123,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(181,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24459,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24460,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24483,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24484,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24485,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24486,65462)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(181,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24657,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24657,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24658,65462)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24658,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24659,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24660,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24713,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24714,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24716,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24717,65462)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(217,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24825,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24826,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24875,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24876,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24895,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24896,65462)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(170,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24961,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24962,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24989,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24990,65462)
GPGPU-Sim uArch: cycles simulated: 90462  inst.: 36367156 (ipc=511.9) sim_rate=427848 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 13:16:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25002,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25003,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (25003,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(25004,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25035,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25036,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25059,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25060,65462)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(162,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(166,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25277,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25278,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25388,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25389,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25416,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25417,65462)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(203,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25516,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25517,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25525,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25526,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25526,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25527,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25529,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25530,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25541,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25542,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25542,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25543,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25600,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25601,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25601,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25602,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25602,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25603,65462)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(156,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25791,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25792,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25824,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25825,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25886,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25887,65462)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(201,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25895,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(25896,65462)
GPGPU-Sim uArch: cycles simulated: 91462  inst.: 36858552 (ipc=511.1) sim_rate=428587 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 13:16:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26003,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26004,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26063,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26064,65462)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(221,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26109,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26110,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26174,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26175,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26238,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(26239,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26257,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26258,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26260,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26261,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26291,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26292,65462)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(249,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26356,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26357,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26363,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26364,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26386,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26387,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26389,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(26390,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26395,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26396,65462)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(183,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26560,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26561,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26571,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(26572,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26618,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26619,65462)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(188,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26677,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26678,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26685,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26686,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26736,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26737,65462)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(189,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26925,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26926,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26966,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26967,65462)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(190,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 92462  inst.: 37395396 (ipc=512.1) sim_rate=429832 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 13:16:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27008,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27009,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27016,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(27017,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27075,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27076,65462)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(194,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27118,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27119,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27141,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27142,65462)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(261,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(231,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(192,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(251,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(231,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(251,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 93462  inst.: 38078547 (ipc=518.2) sim_rate=432710 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 13:16:25 2016
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(207,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(214,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(202,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(213,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(226,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28885,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28886,65462)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(181,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 94462  inst.: 38710825 (ipc=522.1) sim_rate=434953 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 13:16:26 2016
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(259,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(254,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(212,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(188,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(209,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(217,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 95462  inst.: 39280523 (ipc=523.7) sim_rate=436450 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 13:16:27 2016
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(241,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30236,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30237,65462)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(258,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(214,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30540,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30541,65462)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(243,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(236,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(229,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31022,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31023,65462)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(226,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (31141,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(31142,65462)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(210,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31309,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31310,65462)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(194,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 96962  inst.: 40111249 (ipc=525.1) sim_rate=440782 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 13:16:28 2016
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(228,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31783,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31784,65462)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(195,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31990,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31991,65462)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(258,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(187,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32225,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32226,65462)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(236,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32350,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32351,65462)
GPGPU-Sim uArch: cycles simulated: 97962  inst.: 40673259 (ipc=526.3) sim_rate=442100 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 13:16:29 2016
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(277,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32531,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(32532,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32585,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32586,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32638,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32639,65462)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(228,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32820,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32821,65462)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(219,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32936,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32937,65462)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(199,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33166,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33167,65462)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(204,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (33204,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(33205,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33325,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33326,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33336,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33337,65462)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(208,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 98962  inst.: 41255371 (ipc=527.9) sim_rate=443606 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 13:16:30 2016
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(217,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33531,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33532,65462)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(279,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33765,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33766,65462)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(216,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33843,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33844,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33996,65462), 5 CTAs running
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(248,0,0) tid=(3,0,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33997,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34013,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34014,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34017,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34018,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34054,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34055,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34109,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34110,65462)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(237,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(220,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34363,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34364,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34368,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34369,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34384,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34385,65462)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(281,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 99962  inst.: 41878764 (ipc=530.7) sim_rate=445518 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 13:16:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34518,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34519,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34575,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34576,65462)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(224,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34744,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(34745,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34747,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34748,65462)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(220,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34890,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34891,65462)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(301,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34944,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34945,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34994,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34995,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35045,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35046,65462)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(235,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35120,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35121,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (35191,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(35192,65462)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(248,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35233,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35234,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35300,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35301,65462)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(276,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35402,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35403,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35436,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35437,65462)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(259,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 100962  inst.: 42527885 (ipc=534.0) sim_rate=447661 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 13:16:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35510,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35511,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35575,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35576,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35621,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35622,65462)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(264,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35655,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35656,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35657,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35658,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35674,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35675,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35748,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35749,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35769,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35770,65462)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(245,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35795,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35796,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35856,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35857,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35921,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35922,65462)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(281,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35964,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35965,65462)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(274,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36112,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36113,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36127,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36128,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36159,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36160,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36161,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36162,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36201,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36202,65462)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(326,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36235,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36236,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (36267,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(36268,65462)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(324,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36347,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36348,65462)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(297,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 101962  inst.: 43207151 (ipc=538.0) sim_rate=450074 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 13:16:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36516,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36517,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36536,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36537,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36602,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36603,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36618,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(36619,65462)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(253,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36730,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36731,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36734,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36735,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36755,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36756,65462)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(292,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36854,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36855,65462)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(235,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36937,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36938,65462)
GPGPU-Sim uArch: cycles simulated: 102462  inst.: 43544145 (ipc=539.8) sim_rate=448908 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 13:16:34 2016
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(299,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37165,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37166,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37177,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37178,65462)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(342,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37312,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37313,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37322,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37323,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37334,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37335,65462)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(306,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37416,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37417,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37452,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37453,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37514,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37515,65462)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(340,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37565,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37566,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37595,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37596,65462)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(351,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(272,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(279,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 103462  inst.: 44191964 (ipc=542.7) sim_rate=450938 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 13:16:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38080,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38081,65462)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(280,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38120,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38121,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38153,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38154,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38169,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38170,65462)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(281,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38314,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38315,65462)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(264,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(313,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38580,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38581,65462)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(309,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(305,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(318,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 104462  inst.: 44852000 (ipc=545.7) sim_rate=453050 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 13:16:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39108,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(39109,65462)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(307,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(344,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(282,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39507,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39508,65462)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(324,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(323,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(316,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(297,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40347,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40348,65462)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(287,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 105962  inst.: 45705140 (ipc=546.5) sim_rate=457051 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 13:16:37 2016
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(297,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40647,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40648,65462)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(346,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(275,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40926,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(40927,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40940,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40941,65462)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(286,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41147,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(41148,65462)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(283,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41328,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41329,65462)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(284,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 106962  inst.: 46263051 (ipc=546.8) sim_rate=458050 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 13:16:38 2016
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(324,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(313,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(363,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41926,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(41927,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41996,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(41997,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42044,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42045,65462)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(277,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42090,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42091,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42142,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42143,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42146,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42147,65462)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(356,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42278,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42279,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42319,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42320,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42327,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42328,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42347,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(42348,65462)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(368,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 107962  inst.: 46850951 (ipc=547.8) sim_rate=459323 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 13:16:39 2016
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(323,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (42653,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(42654,65462)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(349,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42864,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42865,65462)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(341,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(359,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(360,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(331,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43357,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43358,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43499,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(43500,65462)
GPGPU-Sim uArch: cycles simulated: 108962  inst.: 47457397 (ipc=549.1) sim_rate=460751 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 13:16:40 2016
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(321,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43509,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43510,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43539,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(43540,65462)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(340,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43680,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43681,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43744,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43745,65462)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(320,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43876,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(43877,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43961,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43962,65462)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(334,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43981,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43982,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44022,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(44023,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44106,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44107,65462)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(315,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(369,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44314,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44315,65462)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(321,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44499,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44500,65462)
GPGPU-Sim uArch: cycles simulated: 109962  inst.: 48098685 (ipc=551.2) sim_rate=462487 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 13:16:41 2016
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(338,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44598,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(44599,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44619,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(44620,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44652,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44653,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44653,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44654,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44661,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44662,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44662,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(44663,65462)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(339,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44766,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44767,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44818,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(44819,65462)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(360,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44932,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(44933,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44964,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44965,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44981,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(44982,65462)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(313,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45009,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45010,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45105,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45106,65462)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(400,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45182,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45183,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45297,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(45298,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45298,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(45299,65462)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(319,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(334,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 110962  inst.: 48748066 (ipc=553.4) sim_rate=464267 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 13:16:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45573,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45574,65462)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(336,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(336,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45760,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45761,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45831,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45832,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45864,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45865,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45903,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(45904,65462)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(340,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45925,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45926,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45944,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45945,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45963,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(45964,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45978,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45979,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45982,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45983,65462)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(374,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (46067,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(46068,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46069,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46070,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46147,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46148,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46201,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(46202,65462)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(385,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46278,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(46279,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46355,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46356,65462)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(357,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46449,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46450,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (46472,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(46473,65462)
GPGPU-Sim uArch: cycles simulated: 111962  inst.: 49388610 (ipc=555.2) sim_rate=465930 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 13:16:43 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(343,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(385,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46709,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46710,65462)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(367,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(374,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47073,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(47074,65462)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(390,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(387,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (47282,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(47283,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47324,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47325,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (47390,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(47391,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47420,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(47421,65462)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(427,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 112962  inst.: 50015216 (ipc=556.7) sim_rate=467431 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 13:16:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47572,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47573,65462)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(380,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47651,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47652,65462)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(356,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(386,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(347,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(403,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48363,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48364,65462)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(394,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (48387,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(48388,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48409,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48410,65462)
GPGPU-Sim uArch: cycles simulated: 113962  inst.: 50644871 (ipc=558.2) sim_rate=468933 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 13:16:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48504,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48505,65462)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(367,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(342,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48814,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48815,65462)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(412,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48819,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48820,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48909,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48910,65462)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(376,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(400,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49175,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49176,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (49201,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(49202,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49209,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(49210,65462)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(349,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (49437,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(49438,65462)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(429,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 114962  inst.: 51271406 (ipc=559.6) sim_rate=470379 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 13:16:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (49534,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(49535,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (49573,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(49574,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (49588,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(49589,65462)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(364,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49696,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49697,65462)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(363,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (49785,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(49786,65462)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(404,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (49971,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(49972,65462)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(366,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(381,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(365,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 115962  inst.: 51872190 (ipc=560.4) sim_rate=471565 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 13:16:47 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(397,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(393,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50759,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50760,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50792,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50793,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50819,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50820,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50820,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50821,65462)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(411,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50938,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50939,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50951,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50952,65462)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(410,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(365,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (51297,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(51298,65462)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(377,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 116962  inst.: 52449381 (ipc=560.8) sim_rate=472516 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 13:16:48 2016
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(382,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(386,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51775,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(51776,65462)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(435,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52038,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(52039,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52039,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52039,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52040,65462)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(52040,65462)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(410,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (52137,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(52138,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (52147,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(52148,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (52157,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(52158,65462)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(461,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(448,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52466,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52467,65462)
GPGPU-Sim uArch: cycles simulated: 117962  inst.: 53050815 (ipc=561.5) sim_rate=473667 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 13:16:49 2016
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(400,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52612,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52613,65462)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(430,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52714,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52715,65462)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(409,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52931,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52932,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52999,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(53000,65462)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(440,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53063,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53064,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53066,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53067,65462)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(466,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53194,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53195,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53268,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53269,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53295,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53296,65462)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(396,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (53338,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(53339,65462)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(448,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 118962  inst.: 53669093 (ipc=562.6) sim_rate=474947 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 13:16:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53627,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53628,65462)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(407,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53665,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(53666,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53774,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53775,65462)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(464,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53823,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53824,65462)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(414,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53974,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53975,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (54011,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(54012,65462)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(452,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54139,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54140,65462)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(438,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (54390,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(54391,65462)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(468,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54405,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54406,65462)
GPGPU-Sim uArch: cycles simulated: 119962  inst.: 54297470 (ipc=563.8) sim_rate=476293 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 13:16:51 2016
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(442,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54583,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54584,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54593,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54594,65462)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(398,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54719,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54720,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54721,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54722,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (54739,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(54740,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (54763,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(54764,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (54851,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(54852,65462)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(430,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54868,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54869,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54871,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54872,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54941,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(54942,65462)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(433,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (55075,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(55076,65462)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(485,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(471,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (55328,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(55329,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55396,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55397,65462)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(392,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 120962  inst.: 54929650 (ipc=565.0) sim_rate=477649 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 13:16:52 2016
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(464,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55648,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55649,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55651,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55652,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55713,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55714,65462)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(490,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (55818,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(55819,65462)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(453,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55989,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55990,65462)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(451,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (56166,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(56167,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56174,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(56175,65462)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(491,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (56330,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(56331,65462)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(458,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56481,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56482,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56488,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56489,65462)
GPGPU-Sim uArch: cycles simulated: 121962  inst.: 55552249 (ipc=566.1) sim_rate=478898 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 13:16:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (56503,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(56504,65462)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(407,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56590,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56591,65462)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(507,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56830,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56831,65462)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(496,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (56915,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(56916,65462)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(505,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (57067,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(57068,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57139,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57140,65462)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(464,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(506,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57422,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57423,65462)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(435,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 122962  inst.: 56187036 (ipc=567.3) sim_rate=480231 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 13:16:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57589,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57590,65462)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(503,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57689,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(57690,65462)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(439,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (57912,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(57913,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57946,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57947,65462)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(457,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57991,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(57992,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (58029,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(58030,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58034,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58035,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58066,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(58067,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (58068,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(58069,65462)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(520,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58154,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58155,65462)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(450,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(480,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 123962  inst.: 56799925 (ipc=568.0) sim_rate=481355 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 13:16:55 2016
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(448,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(490,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58787,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(58788,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (58791,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(58792,65462)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(488,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58928,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58929,65462)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(524,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(446,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (59212,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(59213,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (59213,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(59214,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59312,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59313,65462)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(460,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 124962  inst.: 57413676 (ipc=568.8) sim_rate=482467 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 13:16:56 2016
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(525,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59549,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59550,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59556,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59557,65462)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(478,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59811,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(59812,65462)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(461,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59867,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(59868,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (59961,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(59962,65462)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(449,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60142,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(60143,65462)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(492,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60244,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60245,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60247,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60248,65462)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(449,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (60327,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(60328,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60409,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60410,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (60463,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(60464,65462)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(490,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 125962  inst.: 58030201 (ipc=569.6) sim_rate=483585 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 13:16:57 2016
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(490,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (60664,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(60665,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60745,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60746,65462)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(460,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60803,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(60804,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60834,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(60835,65462)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(489,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(515,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(500,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61341,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61342,65462)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(460,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 126962  inst.: 58649860 (ipc=570.4) sim_rate=484709 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 13:16:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (61538,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(61539,65462)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(481,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61663,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(61664,65462)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(470,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(522,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(471,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (62063,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(62064,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62065,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(62066,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62082,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62083,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (62151,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(62152,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (62196,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(62197,65462)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(548,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (62225,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(62226,65462)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(517,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62372,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(62373,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62411,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(62412,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62479,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(62480,65462)
GPGPU-Sim uArch: cycles simulated: 127962  inst.: 59252880 (ipc=570.9) sim_rate=485679 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 13:16:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (62521,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(62522,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62525,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(62526,65462)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(502,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(494,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(506,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62844,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62845,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (62891,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(62892,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62916,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(62917,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62992,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(62993,65462)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(560,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63061,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63062,65462)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(484,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63278,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63279,65462)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(560,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63325,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(63326,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63405,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(63406,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63427,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63428,65462)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(550,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63478,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63479,65462)
GPGPU-Sim uArch: cycles simulated: 128962  inst.: 59877592 (ipc=571.8) sim_rate=486809 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 13:17:00 2016
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(525,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63636,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(63637,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63661,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63662,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (63754,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(63755,65462)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(528,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(538,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64010,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64011,65462)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(512,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (64173,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(64174,65462)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(505,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (64352,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(64353,65462)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(486,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (64420,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(64421,65462)
GPGPU-Sim uArch: cycles simulated: 129962  inst.: 60504740 (ipc=572.6) sim_rate=487941 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 13:17:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64503,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(64504,65462)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(495,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (64638,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(64639,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (64672,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(64673,65462)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(534,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (64837,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(64838,65462)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(528,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (65008,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(65009,65462)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(573,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (65024,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(65025,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (65135,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(65136,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65164,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(65165,65462)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(581,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(529,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 130962  inst.: 61109568 (ipc=573.1) sim_rate=488876 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 13:17:02 2016
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(494,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65508,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(65509,65462)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(544,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (65740,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(65741,65462)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(545,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65926,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(65927,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65941,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(65942,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (65974,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(65975,65462)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(498,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66078,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(66079,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (66080,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(66081,65462)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(588,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66133,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(66134,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (66262,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(66263,65462)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(510,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(535,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (66452,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(66453,65462)
GPGPU-Sim uArch: cycles simulated: 131962  inst.: 61739855 (ipc=574.0) sim_rate=489998 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 13:17:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (66520,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(66521,65462)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(553,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66706,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66707,65462)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(570,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(523,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66961,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66962,65462)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(590,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (67106,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(67107,65462)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(574,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (67265,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(67266,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (67272,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(67273,65462)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(550,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (67394,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(67395,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67493,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67494,65462)
GPGPU-Sim uArch: cycles simulated: 132962  inst.: 62363719 (ipc=574.7) sim_rate=491052 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 13:17:04 2016
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(527,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (67530,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(67531,65462)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(602,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67719,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(67720,65462)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(587,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (67905,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(67906,65462)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(550,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (67994,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(67995,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (68032,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(68033,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (68054,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(68055,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (68125,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(68126,65462)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(560,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68260,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68261,65462)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(509,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (68311,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(68312,65462)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(569,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 133962  inst.: 62975911 (ipc=575.3) sim_rate=491999 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 13:17:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (68520,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(68521,65462)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(524,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(538,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (68822,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(68823,65462)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(568,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(587,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (69148,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(69149,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69224,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69225,65462)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(537,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (69266,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(69267,65462)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(602,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (69434,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(69435,65462)
GPGPU-Sim uArch: cycles simulated: 134962  inst.: 63599735 (ipc=576.0) sim_rate=493021 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 13:17:06 2016
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(538,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (69580,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(69581,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69632,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69633,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69641,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69642,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (69646,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(69647,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (69675,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(69676,65462)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(570,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (69727,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(69728,65462)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(622,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (69895,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(69896,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (69933,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(69934,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (69959,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(69960,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (69960,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(69961,65462)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(545,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (70176,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(70177,65462)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(553,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (70228,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(70229,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (70241,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(70242,65462)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(589,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (70484,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(70485,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (70490,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(70491,65462)
GPGPU-Sim uArch: cycles simulated: 135962  inst.: 64207725 (ipc=576.4) sim_rate=493905 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 13:17:07 2016
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(541,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70635,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70636,65462)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(576,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (70745,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(70746,65462)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(572,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(610,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(576,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(609,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (71398,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(71399,65462)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(625,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (71490,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(71491,65462)
GPGPU-Sim uArch: cycles simulated: 136962  inst.: 64833200 (ipc=577.1) sim_rate=494909 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 13:17:08 2016
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(608,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(564,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (71892,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(71893,65462)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(564,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(630,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72127,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72128,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (72229,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(72230,65462)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(585,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72305,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(72306,65462)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(580,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 137962  inst.: 65432086 (ipc=577.4) sim_rate=495697 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 13:17:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (72504,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(72505,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (72512,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(72513,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (72557,65462), 5 CTAs running
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(567,0,0) tid=(83,0,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(72558,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (72592,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(72593,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72641,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72642,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (72673,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(72674,65462)
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(635,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72794,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72795,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (72807,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(72808,65462)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(582,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72956,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72957,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (72988,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(72989,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (73018,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(73019,65462)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(573,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (73069,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(73070,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73071,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73072,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73173,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73174,65462)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(605,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73208,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73209,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (73313,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(73314,65462)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(576,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (73402,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(73403,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (73455,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(73456,65462)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(568,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 138962  inst.: 66059119 (ipc=578.1) sim_rate=496685 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 13:17:10 2016
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(648,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73654,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73655,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (73750,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(73751,65462)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(629,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (73865,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(73866,65462)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(562,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (73944,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(73945,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74056,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(74057,65462)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(616,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (74206,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(74207,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (74229,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74230,65462)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(615,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(606,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 139962  inst.: 66688815 (ipc=578.8) sim_rate=497677 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 13:17:11 2016
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(604,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(659,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74836,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74837,65462)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(588,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75015,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(75016,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (75034,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(75035,65462)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(637,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (75144,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(75145,65462)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(600,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(619,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75436,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75437,65462)
GPGPU-Sim uArch: cycles simulated: 140962  inst.: 67298094 (ipc=579.2) sim_rate=498504 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 13:17:12 2016
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(600,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (75581,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(75582,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (75634,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(75635,65462)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(642,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75687,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(75688,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75792,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75793,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (75798,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(75799,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (75826,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(75827,65462)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(640,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(614,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (75993,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(75994,65462)
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(594,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (76191,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(76192,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (76278,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(76279,65462)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(614,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (76376,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(76377,65462)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(654,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (76452,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(76453,65462)
GPGPU-Sim uArch: cycles simulated: 141962  inst.: 67918206 (ipc=579.7) sim_rate=499398 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 13:17:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76552,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76553,65462)
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(681,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (76651,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(76652,65462)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(681,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (76770,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(76771,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (76794,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(76795,65462)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(679,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(657,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(632,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (77267,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(77268,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (77342,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(77343,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (77387,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(77388,65462)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(633,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (77400,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(77401,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (77441,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(77442,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (77460,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(77461,65462)
GPGPU-Sim uArch: cycles simulated: 142962  inst.: 68538571 (ipc=580.2) sim_rate=500281 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 13:17:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (77514,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(77515,65462)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(609,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77616,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77617,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (77692,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(77693,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (77693,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(77694,65462)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(660,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77779,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(77780,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (77826,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(77827,65462)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(649,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (77890,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(77891,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77921,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77922,65462)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(682,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(694,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78208,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78209,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78286,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78287,65462)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(682,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(694,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 143962  inst.: 69160392 (ipc=580.8) sim_rate=501162 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 13:17:15 2016
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(633,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(611,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(672,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (78988,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(78989,65462)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(617,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(685,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (79405,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(79406,65462)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(668,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (79499,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(79500,65462)
GPGPU-Sim uArch: cycles simulated: 144962  inst.: 69771761 (ipc=581.2) sim_rate=501955 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 13:17:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (79533,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(79534,65462)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(704,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (79603,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(79604,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (79659,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(79660,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (79712,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(79713,65462)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(705,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (79772,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(79773,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (79868,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(79869,65462)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(672,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (79928,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(79929,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (79975,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(79976,65462)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(685,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80212,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(80213,65462)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(689,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (80312,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(80313,65462)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(622,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (80436,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(80437,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (80464,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(80465,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (80468,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(80469,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (80484,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(80485,65462)
GPGPU-Sim uArch: cycles simulated: 145962  inst.: 70380642 (ipc=581.5) sim_rate=502718 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 13:17:17 2016
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(707,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (80553,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(80554,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80565,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(80566,65462)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(635,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80756,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80757,65462)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(650,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(665,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(654,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (81158,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(81159,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (81212,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(81213,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (81227,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(81228,65462)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(721,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (81402,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(81403,65462)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(642,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 146962  inst.: 71005542 (ipc=582.0) sim_rate=503585 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 13:17:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (81547,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(81548,65462)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(639,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(648,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (81844,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(81845,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (81941,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(81942,65462)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(725,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (82095,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(82096,65462)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(710,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82133,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82134,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (82219,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(82220,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (82243,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(82244,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (82263,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(82264,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (82266,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(82267,65462)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(641,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (82274,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(82275,65462)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(664,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (82495,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(82496,65462)
GPGPU-Sim uArch: cycles simulated: 147962  inst.: 71617876 (ipc=582.4) sim_rate=504351 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 13:17:19 2016
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(683,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (82713,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(82714,65462)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(735,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (82830,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(82831,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (82835,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(82836,65462)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(658,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(662,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (83022,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(83023,65462)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(696,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(667,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (83408,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(83409,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (83447,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(83448,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (83470,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(83471,65462)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(677,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 148962  inst.: 72261780 (ipc=583.1) sim_rate=505327 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 13:17:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83597,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(83598,65462)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(695,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (83726,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(83727,65462)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(665,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(667,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (83940,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(83941,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (83947,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(83948,65462)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(673,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (84117,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(84118,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (84150,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(84151,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (84177,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(84178,65462)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(749,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (84370,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(84371,65462)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(700,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 149962  inst.: 72882329 (ipc=583.6) sim_rate=506127 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 13:17:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84504,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(84505,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (84524,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(84525,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (84553,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(84554,65462)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(748,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (84632,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(84633,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (84667,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(84668,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84692,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(84693,65462)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(667,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(685,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (84934,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(84935,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (84989,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(84990,65462)
GPGPU-Sim uArch: cycles simulated: 150462  inst.: 73184538 (ipc=583.7) sim_rate=504720 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 13:17:22 2016
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(699,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (85167,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(85168,65462)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(694,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (85351,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(85352,65462)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(737,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (85376,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(85377,65462)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(692,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (85536,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(85537,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (85551,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(85552,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (85646,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(85647,65462)
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(762,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(689,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (85889,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(85890,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (85921,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(85922,65462)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(696,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 151462  inst.: 73793786 (ipc=584.0) sim_rate=505436 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 13:17:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (86078,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(86079,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (86100,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(86101,65462)
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(763,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(684,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(726,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(697,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (86654,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(86655,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (86735,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(86736,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (86774,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(86775,65462)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(709,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (86842,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(86843,65462)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(704,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (86984,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(86985,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (86998,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(86999,65462)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(694,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(768,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (87365,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(87366,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87409,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(87410,65462)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(721,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (87492,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(87493,65462)
GPGPU-Sim uArch: cycles simulated: 152962  inst.: 74691951 (ipc=584.3) sim_rate=508108 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 13:17:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (87531,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(87532,65462)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(731,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (87617,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(87618,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (87632,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(87633,65462)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(749,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (87779,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(87780,65462)
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(710,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (87925,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(87926,65462)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(718,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (88110,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(88111,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (88124,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(88125,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (88138,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(88139,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (88153,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(88154,65462)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(746,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(757,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(767,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 153962  inst.: 75341861 (ipc=585.0) sim_rate=509066 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 13:17:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (88588,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(88589,65462)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(744,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (88674,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(88675,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (88687,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(88688,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (88718,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(88719,65462)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(757,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(718,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 154462  inst.: 75667751 (ipc=585.4) sim_rate=507837 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 13:17:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (89027,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(89028,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (89030,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(89031,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (89069,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(89070,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (89086,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(89087,65462)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(743,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (89112,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(89113,65462)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(764,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (89327,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(89328,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (89352,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(89353,65462)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(743,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (89442,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(89443,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (89476,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(89477,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (89496,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(89497,65462)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(768,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(733,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (89725,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(89726,65462)
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(746,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (89872,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(89873,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (89898,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(89899,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (89934,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(89935,65462)
GPGPU-Sim uArch: cycles simulated: 155462  inst.: 76301806 (ipc=585.9) sim_rate=508678 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 13:17:27 2016
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(797,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (90027,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(90028,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (90079,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(90080,65462)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(768,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (90310,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(90311,65462)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(721,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (90480,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(90481,65462)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(767,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(769,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(744,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(743,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 156462  inst.: 76915432 (ipc=586.2) sim_rate=509373 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 13:17:28 2016
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(783,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (91176,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(91177,65462)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(724,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (91392,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(91393,65462)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(761,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (91547,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(91548,65462)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(776,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (91709,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(91710,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91715,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(91716,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (91763,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(91764,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (91800,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(91801,65462)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(763,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (91837,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(91838,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (91876,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(91877,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (91918,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(91919,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (91941,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(91942,65462)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(759,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 157462  inst.: 77495474 (ipc=586.1) sim_rate=509838 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 13:17:29 2016
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(774,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (92234,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(92235,65462)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(804,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (92323,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(92324,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (92329,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(92330,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (92360,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(92361,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (92389,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(92390,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (92393,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(92394,65462)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(776,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(795,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (92735,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(92736,65462)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(791,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (92863,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(92864,65462)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(756,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 158462  inst.: 78112222 (ipc=586.5) sim_rate=510537 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 13:17:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (93019,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(93020,65462)
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(758,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(743,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(761,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(741,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(765,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (93751,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(93752,65462)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(758,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (93987,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(93988,65462)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(758,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 159462  inst.: 78738050 (ipc=586.9) sim_rate=511286 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 13:17:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (94014,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(94015,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (94032,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(94033,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (94066,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(94067,65462)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(741,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (94225,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(94226,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (94243,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(94244,65462)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(754,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (94351,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(94352,65462)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(807,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94447,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(94448,65462)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(809,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (94639,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(94640,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (94666,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(94667,65462)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(774,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (94799,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(94800,65462)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(763,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (94923,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(94924,65462)
GPGPU-Sim uArch: cycles simulated: 160462  inst.: 79370864 (ipc=587.4) sim_rate=512070 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 13:17:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (95049,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(95050,65462)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(836,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95105,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95106,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (95144,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(95145,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (95205,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(95206,65462)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(783,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (95239,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(95240,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95303,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(95304,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (95350,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(95351,65462)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(813,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (95390,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(95391,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (95420,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(95421,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (95438,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(95439,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (95490,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(95491,65462)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(792,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (95528,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(95529,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (95575,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(95576,65462)
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(852,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (95733,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(95734,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (95738,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(95739,65462)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(802,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (95844,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(95845,65462)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(823,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 161462  inst.: 79997378 (ipc=587.8) sim_rate=512803 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 13:17:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96059,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96060,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96113,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(96114,65462)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(845,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(781,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (96415,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(96416,65462)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(786,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(798,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(791,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(810,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (96979,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(96980,65462)
GPGPU-Sim uArch: cycles simulated: 162462  inst.: 80602923 (ipc=588.0) sim_rate=513394 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 13:17:34 2016
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(790,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (97229,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(97230,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (97236,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(97237,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (97244,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(97245,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (97263,65462), 5 CTAs running
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(863,0,0) tid=(233,0,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(97264,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (97317,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(97318,65462)
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(810,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97467,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97468,65462)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(867,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (97668,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(97669,65462)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(801,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (97782,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(97783,65462)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(798,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (97933,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(97934,65462)
GPGPU-Sim uArch: cycles simulated: 163462  inst.: 81235706 (ipc=588.4) sim_rate=514150 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 13:17:35 2016
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(815,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (98126,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(98127,65462)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(830,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (98259,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(98260,65462)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(795,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(800,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (98525,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(98526,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98539,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(98540,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (98571,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(98572,65462)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(835,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (98735,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(98736,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (98793,65462), 5 CTAs running
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(875,0,0) tid=(157,0,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(98794,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (98935,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(98936,65462)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(856,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (98974,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(98975,65462)
GPGPU-Sim uArch: cycles simulated: 164462  inst.: 81864261 (ipc=588.8) sim_rate=514869 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 13:17:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (99075,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(99076,65462)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(850,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (99148,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(99149,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (99247,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(99248,65462)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(843,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (99292,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(99293,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (99313,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(99314,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (99354,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(99355,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (99375,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(99376,65462)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(886,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(805,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (99605,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(99606,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (99613,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(99614,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (99653,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(99654,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99713,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(99714,65462)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(851,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(858,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 165462  inst.: 82492764 (ipc=589.2) sim_rate=515579 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 13:17:37 2016
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(850,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(828,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (100337,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(100338,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (100340,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(100341,65462)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(816,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (100411,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(100412,65462)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(829,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(847,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (100692,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(100693,65462)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(843,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (100871,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(100872,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100986,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(100987,65462)
GPGPU-Sim uArch: cycles simulated: 166462  inst.: 83077982 (ipc=589.2) sim_rate=516012 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 13:17:38 2016
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(875,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (101039,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(101040,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (101103,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(101104,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (101139,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(101140,65462)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(846,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (101208,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(101209,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (101240,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(101241,65462)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(873,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(821,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101571,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(101572,65462)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(884,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (101752,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(101753,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (101787,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(101788,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (101789,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(101790,65462)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(862,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (101823,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(101824,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (101910,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(101911,65462)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(826,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 167462  inst.: 83689346 (ipc=589.4) sim_rate=516600 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 13:17:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (102073,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(102074,65462)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(828,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(873,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(857,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (102521,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(102522,65462)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(846,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (102678,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(102679,65462)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(878,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102764,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102765,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (102826,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(102827,65462)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(834,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (102913,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(102914,65462)
GPGPU-Sim uArch: cycles simulated: 168462  inst.: 84312524 (ipc=589.7) sim_rate=517254 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 13:17:40 2016
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(877,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (103068,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(103069,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (103079,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(103080,65462)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(887,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103224,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103225,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (103314,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(103315,65462)
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(870,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (103407,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(103408,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103473,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103474,65462)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(890,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(836,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (103786,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(103787,65462)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(855,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (103953,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(103954,65462)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(837,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 169462  inst.: 84941027 (ipc=590.1) sim_rate=517933 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 13:17:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (104018,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(104019,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (104028,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(104029,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (104120,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(104121,65462)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(858,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(837,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (104286,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(104287,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (104310,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(104311,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (104378,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(104379,65462)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(893,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (104551,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(104552,65462)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(896,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104649,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(104650,65462)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(878,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(922,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (104936,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(104937,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (104982,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(104983,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (104984,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(104985,65462)
GPGPU-Sim uArch: cycles simulated: 170462  inst.: 85582780 (ipc=590.6) sim_rate=518683 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 13:17:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (105002,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(105003,65462)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(850,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105128,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(105129,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (105141,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(105142,65462)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(932,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(907,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (105412,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(105413,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105430,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(105431,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (105506,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(105507,65462)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(867,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (105581,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(105582,65462)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (105616,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(105617,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (105618,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(105619,65462)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(909,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (105676,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(105677,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (105796,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(105797,65462)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(940,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105877,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(105878,65462)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(893,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 171462  inst.: 86192820 (ipc=590.8) sim_rate=519233 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 13:17:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (106143,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(106144,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (106151,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(106152,65462)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(884,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (106221,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(106222,65462)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(910,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(888,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (106472,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(106473,65462)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(877,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (106675,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(106676,65462)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(898,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (106834,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(106835,65462)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(950,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 172462  inst.: 86803827 (ipc=591.0) sim_rate=519783 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 13:17:44 2016
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(900,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(924,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (107294,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(107295,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (107306,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(107307,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (107315,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(107316,65462)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(929,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(917,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(877,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(869,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (107925,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(107926,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (107954,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(107955,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (107973,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(107974,65462)
GPGPU-Sim uArch: cycles simulated: 173462  inst.: 87419921 (ipc=591.2) sim_rate=520356 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 13:17:45 2016
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(920,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (108055,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(108056,65462)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(928,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108206,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(108207,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (108239,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(108240,65462)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(935,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (108340,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(108341,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (108369,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(108370,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (108451,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(108452,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (108479,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(108480,65462)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(927,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (108516,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(108517,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (108637,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(108638,65462)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(961,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(890,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (108819,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(108820,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (108846,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(108847,65462)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(903,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 174462  inst.: 88057781 (ipc=591.6) sim_rate=521051 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 13:17:46 2016
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(893,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (109112,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(109113,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (109127,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(109128,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (109154,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(109155,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (109172,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(109173,65462)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(888,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (109322,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(109323,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109365,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109366,65462)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(889,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (109521,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(109522,65462)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(893,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (109600,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(109601,65462)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(934,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (109723,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(109724,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (109799,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(109800,65462)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(947,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 175462  inst.: 88682489 (ipc=591.9) sim_rate=521661 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 13:17:47 2016
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(915,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(946,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (110204,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(110205,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110257,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(110258,65462)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(894,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (110367,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(110368,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110470,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(110471,65462)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(937,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (110558,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(110559,65462)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(982,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (110793,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(110794,65462)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (110828,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(110829,65462)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (110834,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(110835,65462)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(936,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (110855,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(110856,65462)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(964,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 176462  inst.: 89284982 (ipc=592.0) sim_rate=522134 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 13:17:48 2016
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(964,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (111200,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(111201,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (111227,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(111228,65462)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(902,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (111409,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(111410,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111443,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(111444,65462)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (111472,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(111473,65462)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(942,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111496,65462), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(111497,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111518,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(111519,65462)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(978,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(942,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(922,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 177462  inst.: 89895105 (ipc=592.2) sim_rate=522645 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 13:17:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (112000,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(112001,65462)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(960,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (112158,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(112159,65462)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(987,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (112277,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(112278,65462)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (112321,65462), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(112322,65462)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(997,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112540,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(112541,65462)
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(974,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(910,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (112760,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(112761,65462)
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(976,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 178462  inst.: 90503143 (ipc=592.3) sim_rate=523139 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 13:17:50 2016
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(964,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113161,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(113162,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (113171,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(113172,65462)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(934,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (113248,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(113249,65462)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113321,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(113322,65462)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(962,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113415,65462), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(113416,65462)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (113468,65462), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(113469,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (113486,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(113487,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (113504,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(113505,65462)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(995,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (113560,65462), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(113561,65462)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (113618,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(113619,65462)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (113655,65462), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(113656,65462)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(1009,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113811,65462), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(113812,65462)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(928,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(952,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 179462  inst.: 91136595 (ipc=592.7) sim_rate=523773 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 13:17:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (114080,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(114081,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114118,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(114119,65462)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(963,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (114146,65462), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(114147,65462)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (114270,65462), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(114271,65462)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(939,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (114435,65462), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(114436,65462)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(1015,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(968,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (114671,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(114672,65462)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (114673,65462), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(114674,65462)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (114686,65462), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(114687,65462)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (114713,65462), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(114714,65462)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(930,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114810,65462), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(114811,65462)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (114834,65462), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(114835,65462)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (114838,65462), 5 CTAs running
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(948,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 180462  inst.: 91776597 (ipc=593.1) sim_rate=524437 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 13:17:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (115016,65462), 5 CTAs running
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(983,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(969,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115279,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (115330,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (115339,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (115356,65462), 5 CTAs running
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(955,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(951,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(955,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (115826,65462), 4 CTAs running
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(999,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115966,65462), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 181462  inst.: 92362881 (ipc=593.0) sim_rate=524789 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 13:17:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (116002,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (116015,65462), 4 CTAs running
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(942,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116035,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (116038,65462), 5 CTAs running
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(1022,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116294,65462), 5 CTAs running
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(973,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116402,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (116518,65462), 5 CTAs running
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1014,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (116666,65462), 5 CTAs running
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(926,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (116756,65462), 4 CTAs running
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(978,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 182462  inst.: 92946082 (ipc=593.0) sim_rate=525119 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 13:17:54 2016
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(977,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117078,65462), 4 CTAs running
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(982,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117271,65462), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (117299,65462), 2 CTAs running
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(1001,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (117500,65462), 5 CTAs running
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1013,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (117596,65462), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (117660,65462), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117671,65462), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117728,65462), 4 CTAs running
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(986,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (117865,65462), 4 CTAs running
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(993,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (118047,65462), 4 CTAs running
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(1007,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (118122,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (118153,65462), 3 CTAs running
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(978,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(972,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (118432,65462), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 183962  inst.: 93777551 (ipc=592.5) sim_rate=526840 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 13:17:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118518,65462), 2 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(956,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (118775,65462), 4 CTAs running
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(972,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (118975,65462), 3 CTAs running
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(997,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (119002,65462), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (119009,65462), 3 CTAs running
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(1015,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (119211,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (119228,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (119278,65462), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (119297,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (119354,65462), 4 CTAs running
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1000,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (119456,65462), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 184962  inst.: 94286554 (ipc=591.8) sim_rate=526740 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 13:17:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (119563,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (119587,65462), 3 CTAs running
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(994,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (119642,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (119656,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (119776,65462), 3 CTAs running
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(994,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (119846,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (119906,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120000,65462), 3 CTAs running
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(992,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (120131,65462), 2 CTAs running
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1005,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120342,65462), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (120385,65462), 2 CTAs running
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(999,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (120531,65462), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120555,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (120566,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120606,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (120628,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (120719,65462), 2 CTAs running
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1012,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (120933,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (121009,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (121016,65462), 2 CTAs running
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1009,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (121050,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (121107,65462), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (121172,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (121194,65462), 1 CTAs running
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1014,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (121359,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (121386,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (121426,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (121480,65462), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 186962  inst.: 95056517 (ipc=588.4) sim_rate=528091 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 13:17:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (121604,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (121628,65462), 2 CTAs running
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1015,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (121770,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (121784,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121831,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (121931,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (122064,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (122091,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (122170,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (122192,65462), 1 CTAs running
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1019,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (122341,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (122518,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (122547,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122710,65462), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (122758,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (122848,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123003,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (123090,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1004,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (123156,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123542,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123554,65462), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 3.
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 123555
gpu_sim_insn = 71733783
gpu_ipc =     580.5818
gpu_tot_sim_cycle = 189017
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     504.2071
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 95168
gpu_stall_icnt2sh    = 209341
gpu_total_sim_rate=529465

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 2313
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8415
L1D_cache:
	L1D_cache_core[0]: Access = 8613, Miss = 5447, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 32081
	L1D_cache_core[1]: Access = 8772, Miss = 5522, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 34394
	L1D_cache_core[2]: Access = 8724, Miss = 5489, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 33431
	L1D_cache_core[3]: Access = 8724, Miss = 5493, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 30624
	L1D_cache_core[4]: Access = 9123, Miss = 5668, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 32490
	L1D_cache_core[5]: Access = 8949, Miss = 5621, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 31168
	L1D_cache_core[6]: Access = 8901, Miss = 5593, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 29669
	L1D_cache_core[7]: Access = 8820, Miss = 5542, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 32531
	L1D_cache_core[8]: Access = 8949, Miss = 5619, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 29932
	L1D_cache_core[9]: Access = 8532, Miss = 5394, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 34151
	L1D_cache_core[10]: Access = 8676, Miss = 5461, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 32203
	L1D_cache_core[11]: Access = 8868, Miss = 5565, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 33659
	L1D_cache_core[12]: Access = 8580, Miss = 5419, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 30524
	L1D_cache_core[13]: Access = 8979, Miss = 5598, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 32375
	L1D_cache_core[14]: Access = 8757, Miss = 5522, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 30228
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82953
	L1D_total_cache_miss_rate = 0.6286
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 479460
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2582
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 403030
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1837041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2313
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8319, 4911, 4383, 4383, 3855, 3855, 3855, 3855, 8366, 4958, 4430, 4430, 3902, 3902, 3902, 3902, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 8366, 4958, 4430, 4430, 3902, 3902, 3902, 3902, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 629354
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2582
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2582
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 479460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:590302	W0_Idle:246424	W0_Scoreboard:1507734	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 1356 
maxdqlatency = 0 
maxmflatency = 2073 
averagemflatency = 359 
max_icnt2mem_latency = 1290 
max_icnt2sh_latency = 189016 
mrq_lat_table:43791 	7288 	5766 	8572 	15179 	22937 	33542 	9769 	471 	118 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34845 	73131 	23228 	777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30185 	19408 	22918 	45948 	11820 	1612 	279 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19929 	33255 	11995 	302 	6 	0 	0 	0 	1905 	2470 	6460 	12882 	25387 	8455 	8936 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	310 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13458     13573     14869     15350     13441     13310     13276     13567     13486     13639     14556     14564     13154     12966     12520     13186 
dram[1]:     13571     13604     14838     15266     13401     13405     13422     13756     12650     13519     14585     14544     13176     13071     12361     13150 
dram[2]:     13503     12947     14901     13226     13418     12775     13398     13600     12659     12661     14606     14588     13207     13181     12479     13054 
dram[3]:     13356     13438     14887     13437     13441     12735     13160     13626     13371     12765     14568     14590     13240     13231     12488     13059 
dram[4]:     13577     13091     15197     13282     13409     12830     13684     13579     13691     12913     14444     14669     13082     13222     13163     13072 
dram[5]:     13533     13191     15290     13397     13375     12769     13750     13575     13599     12805     14482     14594     13089     13231     13147     13075 
average row accesses per activate:
dram[0]:  4.665635  5.036789  5.352313  5.449275  5.201320  5.003175  5.211726  5.263158  4.767164  4.880000  4.670807  4.996678  4.820513  4.899023  4.963696  5.186207 
dram[1]:  4.508982  5.030100  4.947369  5.258741  4.971609  5.051282  5.047318  5.369128  4.585014  4.895061  4.980133  5.046980  4.627692  4.805112  5.013333  5.333333 
dram[2]:  4.591464  4.774603  4.947369  5.098305  5.051282  5.019108  5.079365  5.298013  4.685294  4.931677  4.851613  4.627692  4.700000  4.700000  5.098305  5.115646 
dram[3]:  4.762658  5.222222  4.774603  5.150685  5.218543  4.864198  5.333333  5.498282  4.744048  4.576369  4.820513  4.585366  4.915033  5.277193  5.240418  4.980133 
dram[4]:  4.899023  4.915033  5.081081  5.186207  4.987342  5.167213  5.387206  5.111821  4.791541  4.901235  4.996678  4.774603  4.729560  4.805112  5.371428  5.333333 
dram[5]:  5.087838  5.193103  5.410072  5.046980  4.761329  5.067524  5.194805  5.387206  4.868098  4.953271  4.836013  4.613497  4.820513  4.820513  4.980133  5.063973 
average row locality = 147440/29613 = 4.978894
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       709       700       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       703       700       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       705       702       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       706       702       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       700       702       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       701       704       672       672       672       672       672       672 
total reads: 65554
bank skew: 709/672 = 1.06
chip skew: 10929/10922 = 1.00
average mf latency per bank:
dram[0]:        320       327       310       315       314       316       326       329       322       323       321       323       324       329       321       325
dram[1]:        329       341       323       321       322       328       334       340       335       336       332       335       336       341       338       337
dram[2]:        318       315       306       311       312       301       322       323       325       320       317       317       322       323       322       320
dram[3]:        325       321       314       311       311       312       328       320       325       321       323       318       327       328       329       322
dram[4]:        324       319       304       306       311       304       320       319       317       320       322       317       323       325       323       318
dram[5]:        327       322       313       310       317       307       323       324       325       322       323       323       328       328       322       320
maximum mf latency per bank:
dram[0]:       1100      1195      1251      1123      1216      1358      1281      1342      1554      1350      1576      1698      1344      1498      1364      1459
dram[1]:        941      1252      1093      1171       938      1412      1183      1352      1379      1321      1473      1903      1287      1559      1081      1339
dram[2]:       1094      1349      1182      1490      1288      1279      1336      1645      1705      1631      1429      1673      1334      1357      1212      1201
dram[3]:       1198      1141      1107      1232      1121      1463      1407      1348      1555      1727      1485      1809      1487      1246      1223      1187
dram[4]:       1155      1232      1079      1491      1305      1406      1266      1448      1304      1656      1704      1712      1537      1423      1435      1529
dram[5]:       1210      1279      1155      1445      1289      1513      1228      1401      1226      1586      1470      2073      1471      1466      1150      1540

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249501 n_nop=190561 n_act=4904 n_pre=4888 n_req=24580 n_rd=27302 n_write=21846 bw_util=0.394
n_activity=174988 dram_eff=0.5617
bk0: 1670a 204329i bk1: 1668a 204812i bk2: 1664a 206366i bk3: 1664a 206959i bk4: 1760a 202074i bk5: 1760a 199936i bk6: 1792a 199121i bk7: 1792a 198536i bk8: 1776a 203308i bk9: 1772a 202274i bk10: 1664a 204063i bk11: 1664a 205745i bk12: 1664a 204130i bk13: 1664a 202628i bk14: 1664a 202418i bk15: 1664a 203580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.54763
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249501 n_nop=190466 n_act=4958 n_pre=4942 n_req=24571 n_rd=27296 n_write=21839 bw_util=0.3939
n_activity=174118 dram_eff=0.5644
bk0: 1668a 202361i bk1: 1664a 203488i bk2: 1664a 205161i bk3: 1664a 205416i bk4: 1760a 201655i bk5: 1760a 200036i bk6: 1792a 199742i bk7: 1792a 198095i bk8: 1776a 201181i bk9: 1772a 203143i bk10: 1664a 204084i bk11: 1664a 204148i bk12: 1664a 203261i bk13: 1664a 202602i bk14: 1664a 201526i bk15: 1664a 203530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.64048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x81cefc80, atomic=0 1 entries : 0x7f6c65017070 :  mf: uid=2635768, sid03:w01, part=2, addr=0x81cefc80, load , size=128, unknown  status = IN_PARTITION_DRAM (189012), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249501 n_nop=190356 n_act=5011 n_pre=4995 n_req=24575 n_rd=27296 n_write=21843 bw_util=0.3939
n_activity=174162 dram_eff=0.5643
bk0: 1668a 203511i bk1: 1664a 204350i bk2: 1664a 205569i bk3: 1664a 205769i bk4: 1760a 202702i bk5: 1760a 201566i bk6: 1792a 200216i bk7: 1792a 198432i bk8: 1776a 202247i bk9: 1772a 201704i bk10: 1664a 204564i bk11: 1664a 201733i bk12: 1664a 203665i bk13: 1664a 202289i bk14: 1664a 202612i bk15: 1664a 202589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.54023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x81cf0f80, atomic=0 1 entries : 0x7f6c65016250 :  mf: uid=2635763, sid06:w31, part=3, addr=0x81cf0f80, load , size=128, unknown  status = IN_PARTITION_DRAM (189009), 

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x81cefd80, atomic=0 1 entries : 0x7f6c61165fb0 :  mf: uid=2635769, sid03:w03, part=3, addr=0x81cefd80, load , size=128, unknown  status = IN_PARTITION_DRAM (189008), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249501 n_nop=190517 n_act=4931 n_pre=4915 n_req=24575 n_rd=27294 n_write=21844 bw_util=0.3939
n_activity=174761 dram_eff=0.5623
bk0: 1666a 203059i bk1: 1664a 203953i bk2: 1664a 205778i bk3: 1664a 204490i bk4: 1760a 203316i bk5: 1760a 200502i bk6: 1792a 200458i bk7: 1792a 198636i bk8: 1776a 204752i bk9: 1772a 201095i bk10: 1664a 203118i bk11: 1664a 202388i bk12: 1664a 201978i bk13: 1664a 202530i bk14: 1664a 201987i bk15: 1664a 201310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.56825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cefe80, atomic=0 1 entries : 0x7f6c6116a6f0 :  mf: uid=2635767, sid03:w05, part=4, addr=0x81cefe80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (189016), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249501 n_nop=190603 n_act=4894 n_pre=4878 n_req=24566 n_rd=27288 n_write=21838 bw_util=0.3938
n_activity=174859 dram_eff=0.5619
bk0: 1664a 205240i bk1: 1664a 203576i bk2: 1664a 206256i bk3: 1664a 206719i bk4: 1760a 201438i bk5: 1760a 202595i bk6: 1792a 199459i bk7: 1792a 197540i bk8: 1772a 204312i bk9: 1772a 203038i bk10: 1664a 205107i bk11: 1664a 204031i bk12: 1664a 203777i bk13: 1664a 202858i bk14: 1664a 204189i bk15: 1664a 202889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.59421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81ceff80, atomic=0 1 entries : 0x7f6c650180c0 :  mf: uid=2635770, sid03:w07, part=5, addr=0x81ceff80, load , size=128, unknown  status = IN_PARTITION_DRAM (189013), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249501 n_nop=190548 n_act=4916 n_pre=4900 n_req=24573 n_rd=27296 n_write=21841 bw_util=0.3939
n_activity=174446 dram_eff=0.5633
bk0: 1668a 205794i bk1: 1668a 203700i bk2: 1664a 206301i bk3: 1664a 205818i bk4: 1760a 199480i bk5: 1760a 201835i bk6: 1792a 199260i bk7: 1792a 197573i bk8: 1772a 202823i bk9: 1772a 202828i bk10: 1664a 204268i bk11: 1664a 202429i bk12: 1664a 203984i bk13: 1664a 202802i bk14: 1664a 203637i bk15: 1664a 202495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.61333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 15, Reservation_fails = 455
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 5, Reservation_fails = 126
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 4, Reservation_fails = 115
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 143
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 5, Reservation_fails = 10
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 4
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 4, Reservation_fails = 77
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 55
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 41
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 79
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 7, Reservation_fails = 418
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 10, Reservation_fails = 342
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 1865
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 530
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 327
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 154
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 909
L2_cache_data_port_util = 0.169
L2_cache_fill_port_util = 0.144

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5303
	minimum = 6
	maximum = 691
Network latency average = 12.323
	minimum = 6
	maximum = 530
Slowest packet = 201076
Flit latency average = 10.1556
	minimum = 6
	maximum = 530
Slowest flit = 606729
Fragmentation average = 0.125686
	minimum = 0
	maximum = 317
Injected packet rate average = 0.0203202
	minimum = 0.0179677 (at node 4)
	maximum = 0.023358 (at node 15)
Accepted packet rate average = 0.0203202
	minimum = 0.0179677 (at node 4)
	maximum = 0.023358 (at node 15)
Injected flit rate average = 0.0600407
	minimum = 0.0532152 (at node 4)
	maximum = 0.0684877 (at node 15)
Accepted flit rate average= 0.0600407
	minimum = 0.0529643 (at node 4)
	maximum = 0.0685525 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6246 (2 samples)
	minimum = 6 (2 samples)
	maximum = 490.5 (2 samples)
Network latency average = 16.9178 (2 samples)
	minimum = 6 (2 samples)
	maximum = 402 (2 samples)
Flit latency average = 13.8293 (2 samples)
	minimum = 6 (2 samples)
	maximum = 400 (2 samples)
Fragmentation average = 0.0995558 (2 samples)
	minimum = 0 (2 samples)
	maximum = 245.5 (2 samples)
Injected packet rate average = 0.0657666 (2 samples)
	minimum = 0.0570499 (2 samples)
	maximum = 0.0744177 (2 samples)
Accepted packet rate average = 0.0657666 (2 samples)
	minimum = 0.0570499 (2 samples)
	maximum = 0.0744177 (2 samples)
Injected flit rate average = 0.196831 (2 samples)
	minimum = 0.170729 (2 samples)
	maximum = 0.222918 (2 samples)
Accepted flit rate average = 0.196831 (2 samples)
	minimum = 0.170741 (2 samples)
	maximum = 0.222034 (2 samples)
Injected packet size average = 2.99288 (2 samples)
Accepted packet size average = 2.99288 (2 samples)
Hops average = 1 (2 samples)
