// Seed: 3523331505
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_7 = 0;
  always @(*) begin : LABEL_0
    deassign id_2;
  end
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11
);
  assign id_10 = ~id_11;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  logic id_14 = id_4;
endmodule
