

================================================================
== Vitis HLS Report for 'sigmoid_top'
================================================================
* Date:           Mon Dec  6 16:49:02 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_r" [Sigmoid.cpp:3]   --->   Operation 12 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.28ns)   --->   "%icmp_ln1549 = icmp_ugt  i16 %in_read, i16 20479"   --->   Operation 13 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i16 @llvm.part.select.i16, i16 %in_read, i32 15, i32 0"   --->   Operation 14 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 65535, i16 %p_Result_s"   --->   Operation 15 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 16 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 16, i32 %l"   --->   Operation 17 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 18 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 19 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 20 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_5, i31 0"   --->   Operation 21 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 22 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.10ns)   --->   "%sub_ln950 = sub i5 6, i5 %trunc_ln950"   --->   Operation 23 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i5 %sub_ln950"   --->   Operation 24 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i16 65535, i16 %zext_ln950"   --->   Operation 25 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i16 %in_read, i16 %lshr_ln950"   --->   Operation 26 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i16 %p_Result_2, i16 0"   --->   Operation 27 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i647)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 28 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i647)   --->   "%xor_ln952 = xor i1 %tmp_7, i1 1"   --->   Operation 29 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i647)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 30 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.34ns)   --->   "%add_ln952 = add i16 %trunc_ln947, i16 65483"   --->   Operation 31 'add' 'add_ln952' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i16 1, i16 %add_ln952"   --->   Operation 32 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i16 %shl_ln952, i16 %in_read"   --->   Operation 33 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i16 %and_ln952, i16 0"   --->   Operation 34 'icmp' 'p_Result_3' <Predicate = true> <Delay = 2.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i647)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 35 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 36 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 37 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 38 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i647 = and i1 %a, i1 %xor_ln952"   --->   Operation 39 'and' 'tobool29_i_i647' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 40 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %in_read, i32 12, i32 15"   --->   Operation 41 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_9, i4 0"   --->   Operation 42 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %in_read, i32 5, i32 15"   --->   Operation 43 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %in_read, i32 3, i32 15"   --->   Operation 44 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i16 %in_read"   --->   Operation 45 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln1168, i29 5909"   --->   Operation 46 'mul' 'r_V' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i16 %in_read"   --->   Operation 47 'zext' 'zext_ln960' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 48 'zext' 'zext_ln961' <Predicate = (icmp_ln961 & !icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 49 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961 & !icmp_ln1549)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 50 'zext' 'zext_ln962' <Predicate = (!icmp_ln961 & !icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 51 'shl' 'shl_ln962' <Predicate = (!icmp_ln961 & !icmp_ln1549)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 52 'select' 'm' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i647"   --->   Operation 53 'zext' 'zext_ln964' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 54 'add' 'm_1' <Predicate = (!icmp_ln1549)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 55 'partselect' 'm_5' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_5"   --->   Operation 56 'zext' 'zext_ln965' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 57 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 58 'select' 'select_ln946' <Predicate = (!icmp_ln1549)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 59 'sub' 'sub_ln968' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 60 'add' 'add_ln968' <Predicate = (!icmp_ln1549)> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 62 'partset' 'p_Result_7' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 63 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 64 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 65 'icmp' 'icmp_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 66 'icmp' 'icmp_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 67 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln1168, i29 5909"   --->   Operation 68 'mul' 'r_V' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 69 [1/1] (1.28ns)   --->   "%icmp_ln938 = icmp_eq  i16 %in_read, i16 0"   --->   Operation 69 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln1549)> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 70 'or' 'or_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 71 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 72 'and' 'and_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 73 'xor' 'xor_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %tmp_2, i2 0"   --->   Operation 74 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i13 %and_ln"   --->   Operation 75 'zext' 'zext_ln712' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.34ns)   --->   "%x0_V = add i15 %zext_ln712, i15 13824"   --->   Operation 76 'add' 'x0_V' <Predicate = (!icmp_ln1549)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%zext_ln6 = zext i15 %x0_V" [Sigmoid.cpp:6]   --->   Operation 77 'zext' 'zext_ln6' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%and_ln712_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_3, i2 0"   --->   Operation 78 'bitconcatenate' 'and_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i15 %and_ln712_1"   --->   Operation 79 'zext' 'zext_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.34ns)   --->   "%x0_V_1 = add i16 %zext_ln712_1, i16 10240"   --->   Operation 80 'add' 'x0_V_1' <Predicate = (!icmp_ln1549)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.34ns)   --->   "%add_ln712 = add i16 %in_read, i16 8192"   --->   Operation 81 'add' 'add_ln712' <Predicate = (!icmp_ln1549)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%tmp_4 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %add_ln712, i32 2, i32 15"   --->   Operation 82 'partselect' 'tmp_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_4, i2 0"   --->   Operation 83 'bitconcatenate' 'x0_V_2' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 84 'or' 'or_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 85 'or' 'or_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_3 = select i1 %or_ln1560_1, i16 %x0_V_2, i16 %zext_ln6"   --->   Operation 86 'select' 'x0_V_3' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 87 'xor' 'xor_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 88 'and' 'and_ln1549' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 89 'and' 'and_ln1549_1' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.47ns) (out node of the LUT)   --->   "%x0_V_4 = select i1 %and_ln1549_1, i16 %x0_V_1, i16 %x0_V_3"   --->   Operation 90 'select' 'x0_V_4' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln1168, i29 5909"   --->   Operation 91 'mul' 'r_V' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.54>
ST_4 : Operation 92 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln1168, i29 5909"   --->   Operation 92 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%n = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %r_V, i32 20, i32 23"   --->   Operation 93 'partselect' 'n' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %r_V, i32 12, i32 19"   --->   Operation 94 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1168_1 = zext i8 %r_V_1"   --->   Operation 95 'zext' 'zext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168_1, i20 2839"   --->   Operation 96 'mul' 'r_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 97 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168_1, i20 2839"   --->   Operation 97 'mul' 'r_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.54>
ST_6 : Operation 98 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168_1, i20 2839"   --->   Operation 98 'mul' 'r_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %n"   --->   Operation 99 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%ROM_EXP_V_addr = getelementptr i15 %ROM_EXP_V, i64 0, i64 %zext_ln573"   --->   Operation 100 'getelementptr' 'ROM_EXP_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [2/2] (1.14ns)   --->   "%r_V_3 = load i4 %ROM_EXP_V_addr"   --->   Operation 101 'load' 'r_V_3' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 2.88>
ST_7 : Operation 102 [1/1] (0.39ns) (out node of the LUT)   --->   "%x0_V_6 = select i1 %icmp_ln1549, i16 16384, i16 %x0_V_4"   --->   Operation 102 'select' 'x0_V_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168_1, i20 2839"   --->   Operation 103 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2, i32 10, i32 19"   --->   Operation 104 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i10 %trunc_ln4"   --->   Operation 105 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.34ns)   --->   "%ret_V = sub i15 16384, i15 %zext_ln1246"   --->   Operation 106 'sub' 'ret_V' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (1.14ns)   --->   "%r_V_3 = load i4 %ROM_EXP_V_addr"   --->   Operation 107 'load' 'r_V_3' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1168_2 = zext i15 %r_V_3"   --->   Operation 108 'zext' 'zext_ln1168_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %ret_V"   --->   Operation 109 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_2"   --->   Operation 110 'mul' 'r_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i16 %x0_V_6"   --->   Operation 111 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i16 %x0_V_6"   --->   Operation 112 'trunc' 'trunc_ln1352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 113 'mul' 'r_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.54>
ST_8 : Operation 114 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_2"   --->   Operation 114 'mul' 'r_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 115 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 115 'mul' 'r_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.54>
ST_9 : Operation 116 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_2"   --->   Operation 116 'mul' 'r_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 117 'mul' 'r_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.96>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%m_4 = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %r_V, i32 24, i32 27"   --->   Operation 118 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_2"   --->   Operation 119 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%zext_ln1168_3 = zext i30 %r_V_4"   --->   Operation 120 'zext' 'zext_ln1168_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%zext_ln1386 = zext i4 %m_4"   --->   Operation 121 'zext' 'zext_ln1386' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%r = lshr i63 %zext_ln1168_3, i63 %zext_ln1386"   --->   Operation 122 'lshr' 'r' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%exp_negx_V = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r, i32 14, i32 29"   --->   Operation 123 'partselect' 'exp_negx_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 124 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1245 = sext i16 %exp_negx_V"   --->   Operation 125 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.96ns) (out node of the LUT)   --->   "%ret_V_1 = add i17 %sext_ln1245, i17 16384"   --->   Operation 126 'add' 'ret_V_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.11>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 129 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_r"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1246_1 = zext i32 %r_V_6"   --->   Operation 132 'zext' 'zext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i17 %ret_V_1"   --->   Operation 133 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (5.49ns)   --->   "%mul_ln1246 = mul i43 %sext_ln1246, i43 %zext_ln1246_1"   --->   Operation 134 'mul' 'mul_ln1246' <Predicate = true> <Delay = 5.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i14.i29, i14 %trunc_ln1352, i29 0"   --->   Operation 135 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.62ns)   --->   "%ret_V_2 = sub i43 %lhs_V, i43 %mul_ln1246"   --->   Operation 136 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i43.i32.i32, i43 %ret_V_2, i32 28, i32 42"   --->   Operation 137 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_6, i1 0"   --->   Operation 138 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i16 %and_ln1" [Sigmoid.cpp:35]   --->   Operation 139 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROM_EXP_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 011100000000]
icmp_ln1549       (icmp          ) [ 011111110000]
p_Result_s        (partselect    ) [ 000000000000]
p_Result_6        (bitconcatenate) [ 000000000000]
l                 (cttz          ) [ 000000000000]
sub_ln947         (sub           ) [ 000000000000]
trunc_ln947       (trunc         ) [ 000000000000]
lsb_index         (add           ) [ 000000000000]
tmp_5             (partselect    ) [ 000000000000]
icmp_ln949        (icmp          ) [ 000000000000]
trunc_ln950       (trunc         ) [ 000000000000]
sub_ln950         (sub           ) [ 000000000000]
zext_ln950        (zext          ) [ 000000000000]
lshr_ln950        (lshr          ) [ 000000000000]
p_Result_2        (and           ) [ 000000000000]
icmp_ln950        (icmp          ) [ 000000000000]
tmp_7             (bitselect     ) [ 000000000000]
xor_ln952         (xor           ) [ 000000000000]
and_ln949         (and           ) [ 000000000000]
add_ln952         (add           ) [ 000000000000]
shl_ln952         (shl           ) [ 000000000000]
and_ln952         (and           ) [ 000000000000]
p_Result_3        (icmp          ) [ 000000000000]
a                 (or            ) [ 000000000000]
icmp_ln961        (icmp          ) [ 011000000000]
add_ln961         (add           ) [ 011000000000]
sub_ln962         (sub           ) [ 011000000000]
tobool29_i_i647   (and           ) [ 011000000000]
trunc_ln946       (trunc         ) [ 011000000000]
tmp_9             (partselect    ) [ 000000000000]
icmp_ln1549_1     (icmp          ) [ 011100000000]
tmp_2             (partselect    ) [ 011100000000]
tmp_3             (partselect    ) [ 011100000000]
zext_ln1168       (zext          ) [ 011110000000]
zext_ln960        (zext          ) [ 000000000000]
zext_ln961        (zext          ) [ 000000000000]
lshr_ln961        (lshr          ) [ 000000000000]
zext_ln962        (zext          ) [ 000000000000]
shl_ln962         (shl           ) [ 000000000000]
m                 (select        ) [ 000000000000]
zext_ln964        (zext          ) [ 000000000000]
m_1               (add           ) [ 000000000000]
m_5               (partselect    ) [ 000000000000]
zext_ln965        (zext          ) [ 000000000000]
p_Result_4        (bitselect     ) [ 000000000000]
select_ln946      (select        ) [ 000000000000]
sub_ln968         (sub           ) [ 000000000000]
add_ln968         (add           ) [ 000000000000]
tmp               (bitconcatenate) [ 000000000000]
p_Result_7        (partset       ) [ 000000000000]
bitcast_ln741     (bitcast       ) [ 010100000000]
trunc_ln3         (partselect    ) [ 000000000000]
icmp_ln1560       (icmp          ) [ 010100000000]
icmp_ln1560_1     (icmp          ) [ 010100000000]
icmp_ln938        (icmp          ) [ 000000000000]
or_ln1560         (or            ) [ 000000000000]
tmp_1             (dcmp          ) [ 000000000000]
and_ln1560        (and           ) [ 000000000000]
xor_ln1560        (xor           ) [ 000000000000]
and_ln            (bitconcatenate) [ 000000000000]
zext_ln712        (zext          ) [ 000000000000]
x0_V              (add           ) [ 000000000000]
zext_ln6          (zext          ) [ 000000000000]
and_ln712_1       (bitconcatenate) [ 000000000000]
zext_ln712_1      (zext          ) [ 000000000000]
x0_V_1            (add           ) [ 000000000000]
add_ln712         (add           ) [ 000000000000]
tmp_4             (partselect    ) [ 000000000000]
x0_V_2            (bitconcatenate) [ 000000000000]
or_ln938          (or            ) [ 000000000000]
or_ln1560_1       (or            ) [ 000000000000]
x0_V_3            (select        ) [ 000000000000]
xor_ln938         (xor           ) [ 000000000000]
and_ln1549        (and           ) [ 000000000000]
and_ln1549_1      (and           ) [ 000000000000]
x0_V_4            (select        ) [ 010011110000]
r_V               (mul           ) [ 010001111110]
n                 (partselect    ) [ 010001100000]
r_V_1             (partselect    ) [ 000000000000]
zext_ln1168_1     (zext          ) [ 010001110000]
zext_ln573        (zext          ) [ 000000000000]
ROM_EXP_V_addr    (getelementptr ) [ 010000010000]
x0_V_6            (select        ) [ 000000000000]
r_V_2             (mul           ) [ 000000000000]
trunc_ln4         (partselect    ) [ 000000000000]
zext_ln1246       (zext          ) [ 000000000000]
ret_V             (sub           ) [ 000000000000]
r_V_3             (load          ) [ 000000000000]
zext_ln1168_2     (zext          ) [ 010000001110]
zext_ln1171       (zext          ) [ 010000001110]
zext_ln1352       (zext          ) [ 010000001110]
trunc_ln1352      (trunc         ) [ 010000001111]
m_4               (partselect    ) [ 000000000000]
r_V_4             (mul           ) [ 000000000000]
zext_ln1168_3     (zext          ) [ 000000000000]
zext_ln1386       (zext          ) [ 000000000000]
r                 (lshr          ) [ 000000000000]
exp_negx_V        (partselect    ) [ 000000000000]
r_V_6             (mul           ) [ 010000000001]
sext_ln1245       (sext          ) [ 000000000000]
ret_V_1           (add           ) [ 010000000001]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specpipeline_ln0  (specpipeline  ) [ 000000000000]
spectopmodule_ln0 (spectopmodule ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
zext_ln1246_1     (zext          ) [ 000000000000]
sext_ln1246       (sext          ) [ 000000000000]
mul_ln1246        (mul           ) [ 000000000000]
lhs_V             (bitconcatenate) [ 000000000000]
ret_V_2           (sub           ) [ 000000000000]
tmp_6             (partselect    ) [ 000000000000]
and_ln1           (bitconcatenate) [ 000000000000]
ret_ln35          (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ROM_EXP_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROM_EXP_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i14.i29"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="in_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ROM_EXP_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ROM_EXP_V_addr/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_3/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln1549_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Result_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="0" index="3" bw="1" slack="0"/>
<pin id="207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="l_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln947_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln947_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="lsb_index_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln949_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln950_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln950_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln950_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lshr_ln950_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln950_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln952_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln949_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln952_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shl_ln952_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln952_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="a_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln961_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln961_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln962_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tobool29_i_i647_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool29_i_i647/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln946_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln1549_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="0" index="3" bw="5" slack="0"/>
<pin id="391" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="0" index="3" bw="5" slack="0"/>
<pin id="401" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln1168_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln960_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln961_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lshr_ln961_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln962_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln962_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="m_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="0" index="2" bw="64" slack="0"/>
<pin id="435" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln964_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="m_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="m_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="63" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="0" index="3" bw="7" slack="0"/>
<pin id="452" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln965_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="63" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_Result_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln946_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="0" index="2" bw="11" slack="0"/>
<pin id="473" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sub_ln968_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="1"/>
<pin id="480" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln968_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="11" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="11" slack="0"/>
<pin id="492" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Result_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="63" slack="0"/>
<pin id="499" dir="0" index="2" bw="12" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="0" index="4" bw="7" slack="0"/>
<pin id="502" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln741_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="52" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="0" index="3" bw="7" slack="0"/>
<pin id="518" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln1560_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln1560_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="52" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560_1/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln938_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="2"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln1560_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="1" slack="1"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln1560_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1560/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln1560_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1560/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="and_ln_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="0" index="1" bw="11" slack="2"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln712_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="0"/>
<pin id="565" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="x0_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="13" slack="0"/>
<pin id="569" dir="0" index="1" bw="15" slack="0"/>
<pin id="570" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="15" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="and_ln712_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="0"/>
<pin id="579" dir="0" index="1" bw="13" slack="2"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln712_1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln712_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="15" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="x0_V_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="0"/>
<pin id="590" dir="0" index="1" bw="15" slack="0"/>
<pin id="591" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln712_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="2"/>
<pin id="596" dir="0" index="1" bw="15" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="3" slack="0"/>
<pin id="603" dir="0" index="3" bw="5" slack="0"/>
<pin id="604" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="x0_V_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="14" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x0_V_2/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln938_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="2"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln938/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln1560_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560_1/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="x0_V_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="15" slack="0"/>
<pin id="632" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_3/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln938_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln938/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln1549_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="2"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln1549_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549_1/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="x0_V_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="0" index="2" bw="16" slack="0"/>
<pin id="657" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_4/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="n_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="29" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="0" index="3" bw="6" slack="0"/>
<pin id="666" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="r_V_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="29" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln1168_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_1/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln573_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="2"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="x0_V_6_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="6"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="0" index="2" bw="16" slack="4"/>
<pin id="691" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_6/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="20" slack="0"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln1246_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="ret_V_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="15" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln1168_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="15" slack="0"/>
<pin id="714" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_2/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln1171_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="15" slack="0"/>
<pin id="718" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln1352_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln1352_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="m_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="0" index="1" bw="29" slack="6"/>
<pin id="731" dir="0" index="2" bw="6" slack="0"/>
<pin id="732" dir="0" index="3" bw="6" slack="0"/>
<pin id="733" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1168_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="30" slack="0"/>
<pin id="739" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_3/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln1386_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="0"/>
<pin id="742" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1386/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="r_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="30" slack="0"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="750" class="1004" name="exp_negx_V_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="63" slack="0"/>
<pin id="753" dir="0" index="2" bw="5" slack="0"/>
<pin id="754" dir="0" index="3" bw="6" slack="0"/>
<pin id="755" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_negx_V/10 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln1245_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="ret_V_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln1246_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246_1/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln1246_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="1"/>
<pin id="775" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="mul_ln1246_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="17" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1246/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="lhs_V_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="43" slack="0"/>
<pin id="784" dir="0" index="1" bw="14" slack="4"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="789" class="1004" name="ret_V_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="43" slack="0"/>
<pin id="791" dir="0" index="1" bw="43" slack="0"/>
<pin id="792" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/11 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_6_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="15" slack="0"/>
<pin id="797" dir="0" index="1" bw="43" slack="0"/>
<pin id="798" dir="0" index="2" bw="6" slack="0"/>
<pin id="799" dir="0" index="3" bw="7" slack="0"/>
<pin id="800" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="15" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/11 "/>
</bind>
</comp>

<comp id="813" class="1007" name="grp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="0" index="1" bw="13" slack="0"/>
<pin id="816" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="12" slack="0"/>
<pin id="824" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="828" class="1007" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="15" slack="0"/>
<pin id="830" dir="0" index="1" bw="15" slack="0"/>
<pin id="831" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="835" class="1007" name="grp_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="0" index="1" bw="16" slack="0"/>
<pin id="838" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/7 "/>
</bind>
</comp>

<comp id="841" class="1005" name="in_read_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="1"/>
<pin id="843" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp_ln1549_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln961_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln961_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln961 "/>
</bind>
</comp>

<comp id="864" class="1005" name="sub_ln962_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln962 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tobool29_i_i647_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool29_i_i647 "/>
</bind>
</comp>

<comp id="874" class="1005" name="trunc_ln946_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="1"/>
<pin id="876" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln1549_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="2"/>
<pin id="881" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="2"/>
<pin id="886" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_3_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="13" slack="2"/>
<pin id="891" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="894" class="1005" name="zext_ln1168_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="29" slack="1"/>
<pin id="896" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168 "/>
</bind>
</comp>

<comp id="899" class="1005" name="bitcast_ln741_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln741 "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln1560_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1560 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln1560_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1560_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="x0_V_4_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="4"/>
<pin id="916" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="x0_V_4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="r_V_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="29" slack="6"/>
<pin id="921" dir="1" index="1" bw="29" slack="6"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="924" class="1005" name="n_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="2"/>
<pin id="926" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="929" class="1005" name="zext_ln1168_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="20" slack="1"/>
<pin id="931" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="ROM_EXP_V_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="1"/>
<pin id="936" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ROM_EXP_V_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="zext_ln1168_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="30" slack="1"/>
<pin id="941" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="zext_ln1171_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="30" slack="1"/>
<pin id="946" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171 "/>
</bind>
</comp>

<comp id="949" class="1005" name="zext_ln1352_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1352 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln1352_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="14" slack="4"/>
<pin id="957" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln1352 "/>
</bind>
</comp>

<comp id="960" class="1005" name="r_V_6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="965" class="1005" name="ret_V_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="17" slack="1"/>
<pin id="967" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="122" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="90" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="172" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="172" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="202" pin="4"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="212" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="220" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="228" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="258"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="228" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="172" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="238" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="254" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="286" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="234" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="172" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="306" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="238" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="228" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="228" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="336" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="300" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="220" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="172" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="10" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="172" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="10" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="172" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="172" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="429"><net_src comp="410" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="416" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="445"><net_src comp="431" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="28" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="460"><net_src comp="447" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="441" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="469" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="78" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="482" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="457" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="488" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="506"><net_src comp="82" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="511"><net_src comp="496" pin="5"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="519"><net_src comp="84" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="441" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="527"><net_src comp="482" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="86" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="513" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="36" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="191" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="92" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="94" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="566"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="96" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="98" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="94" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="587"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="100" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="102" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="104" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="106" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="10" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="614"><net_src comp="108" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="599" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="94" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="535" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="550" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="609" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="573" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="617" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="20" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="550" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="588" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="628" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="667"><net_src comp="110" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="112" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="114" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="676"><net_src comp="116" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="678"><net_src comp="118" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="682"><net_src comp="670" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="692"><net_src comp="124" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="126" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="128" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="701"><net_src comp="118" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="705"><net_src comp="693" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="130" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="185" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="687" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="687" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="110" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="132" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="134" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="743"><net_src comp="728" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="756"><net_src comp="136" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="138" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="140" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="763"><net_src comp="750" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="142" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="780"><net_src comp="773" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="160" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="162" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="776" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="801"><net_src comp="164" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="789" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="166" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="804"><net_src comp="168" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="810"><net_src comp="170" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="795" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="78" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="406" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="62" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="813" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="820"><net_src comp="813" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="825"><net_src comp="679" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="120" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="821" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="832"><net_src comp="716" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="712" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="828" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="839"><net_src comp="720" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="720" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="172" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="851"><net_src comp="196" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="857"><net_src comp="342" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="862"><net_src comp="348" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="867"><net_src comp="354" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="872"><net_src comp="360" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="877"><net_src comp="366" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="882"><net_src comp="380" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="887"><net_src comp="386" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="892"><net_src comp="396" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="897"><net_src comp="406" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="902"><net_src comp="508" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="907"><net_src comp="523" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="912"><net_src comp="529" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="917"><net_src comp="653" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="922"><net_src comp="813" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="927"><net_src comp="661" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="932"><net_src comp="679" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="937"><net_src comp="178" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="942"><net_src comp="712" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="947"><net_src comp="716" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="952"><net_src comp="720" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="958"><net_src comp="724" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="963"><net_src comp="835" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="968"><net_src comp="764" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="773" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid_top : in_r | {1 }
	Port: sigmoid_top : ROM_EXP_V | {6 7 }
  - Chain level:
	State 1
		p_Result_6 : 1
		l : 2
		sub_ln947 : 3
		trunc_ln947 : 4
		lsb_index : 4
		tmp_5 : 5
		icmp_ln949 : 6
		trunc_ln950 : 4
		sub_ln950 : 5
		zext_ln950 : 6
		lshr_ln950 : 7
		p_Result_2 : 8
		icmp_ln950 : 8
		tmp_7 : 5
		xor_ln952 : 6
		and_ln949 : 9
		add_ln952 : 5
		shl_ln952 : 6
		and_ln952 : 7
		p_Result_3 : 7
		a : 9
		icmp_ln961 : 5
		add_ln961 : 4
		sub_ln962 : 4
		tobool29_i_i647 : 9
		trunc_ln946 : 3
		icmp_ln1549_1 : 1
		r_V : 1
	State 2
		lshr_ln961 : 1
		shl_ln962 : 1
		m : 2
		m_1 : 3
		m_5 : 4
		zext_ln965 : 5
		p_Result_4 : 4
		select_ln946 : 5
		add_ln968 : 6
		tmp : 7
		p_Result_7 : 8
		bitcast_ln741 : 9
		trunc_ln3 : 4
		icmp_ln1560 : 7
		icmp_ln1560_1 : 5
		tmp_1 : 10
	State 3
		and_ln1560 : 1
		xor_ln1560 : 1
		zext_ln712 : 1
		x0_V : 2
		zext_ln6 : 3
		zext_ln712_1 : 1
		x0_V_1 : 2
		tmp_4 : 1
		x0_V_2 : 2
		or_ln938 : 1
		or_ln1560_1 : 1
		x0_V_3 : 4
		xor_ln938 : 1
		and_ln1549 : 1
		and_ln1549_1 : 1
		x0_V_4 : 5
	State 4
		n : 1
		r_V_1 : 1
		zext_ln1168_1 : 2
		r_V_2 : 3
	State 5
	State 6
		ROM_EXP_V_addr : 1
		r_V_3 : 2
	State 7
		trunc_ln4 : 1
		zext_ln1246 : 2
		ret_V : 3
		zext_ln1168_2 : 1
		zext_ln1171 : 4
		r_V_4 : 5
		zext_ln1352 : 1
		trunc_ln1352 : 1
		r_V_6 : 2
	State 8
	State 9
	State 10
		zext_ln1168_3 : 1
		zext_ln1386 : 1
		r : 2
		exp_negx_V : 3
		sext_ln1245 : 4
		ret_V_1 : 5
	State 11
		mul_ln1246 : 1
		ret_V_2 : 2
		tmp_6 : 3
		and_ln1 : 4
		ret_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    lsb_index_fu_238    |    0    |    0    |    39   |
|          |    add_ln952_fu_312    |    0    |    0    |    23   |
|          |    add_ln961_fu_348    |    0    |    0    |    39   |
|          |       m_1_fu_441       |    0    |    0    |    71   |
|    add   |    add_ln968_fu_482    |    0    |    0    |    11   |
|          |       x0_V_fu_567      |    0    |    0    |    22   |
|          |      x0_V_1_fu_588     |    0    |    0    |    22   |
|          |    add_ln712_fu_594    |    0    |    0    |    23   |
|          |     ret_V_1_fu_764     |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln947_fu_228    |    0    |    0    |    39   |
|          |    sub_ln950_fu_264    |    0    |    0    |    13   |
|    sub   |    sub_ln962_fu_354    |    0    |    0    |    39   |
|          |    sub_ln968_fu_477    |    0    |    0    |    11   |
|          |      ret_V_fu_706      |    0    |    0    |    22   |
|          |     ret_V_2_fu_789     |    0    |    0    |    50   |
|----------|------------------------|---------|---------|---------|
|          |    lshr_ln950_fu_274   |    0    |    0    |    11   |
|   lshr   |    lshr_ln961_fu_416   |    0    |    0    |    84   |
|          |        r_fu_744        |    0    |    0    |    75   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln1549_fu_196   |    0    |    0    |    13   |
|          |    icmp_ln949_fu_254   |    0    |    0    |    17   |
|          |    icmp_ln950_fu_286   |    0    |    0    |    13   |
|          |    p_Result_3_fu_330   |    0    |    0    |    13   |
|   icmp   |    icmp_ln961_fu_342   |    0    |    0    |    18   |
|          |  icmp_ln1549_1_fu_380  |    0    |    0    |    9    |
|          |   icmp_ln1560_fu_523   |    0    |    0    |    11   |
|          |  icmp_ln1560_1_fu_529  |    0    |    0    |    24   |
|          |    icmp_ln938_fu_535   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |        m_fu_431        |    0    |    0    |    64   |
|          |   select_ln946_fu_469  |    0    |    0    |    11   |
|  select  |      x0_V_3_fu_628     |    0    |    0    |    16   |
|          |      x0_V_4_fu_653     |    0    |    0    |    16   |
|          |      x0_V_6_fu_687     |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln952_fu_318    |    0    |    0    |    35   |
|          |    shl_ln962_fu_425    |    0    |    0    |    84   |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_2_fu_280   |    0    |    0    |    16   |
|          |    and_ln949_fu_306    |    0    |    0    |    2    |
|          |    and_ln952_fu_324    |    0    |    0    |    16   |
|    and   | tobool29_i_i647_fu_360 |    0    |    0    |    2    |
|          |    and_ln1560_fu_544   |    0    |    0    |    2    |
|          |    and_ln1549_fu_642   |    0    |    0    |    2    |
|          |   and_ln1549_1_fu_647  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    mul_ln1246_fu_776   |    2    |    0    |    21   |
|          |       grp_fu_813       |    1    |    0    |    0    |
|    mul   |       grp_fu_821       |    1    |    0    |    0    |
|          |       grp_fu_828       |    1    |    0    |    0    |
|          |       grp_fu_835       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        a_fu_336        |    0    |    0    |    2    |
|    or    |    or_ln1560_fu_540    |    0    |    0    |    2    |
|          |     or_ln938_fu_617    |    0    |    0    |    2    |
|          |   or_ln1560_1_fu_622   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln952_fu_300    |    0    |    0    |    2    |
|    xor   |    xor_ln1560_fu_550   |    0    |    0    |    2    |
|          |    xor_ln938_fu_636    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_172  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   dcmp   |       grp_fu_191       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_202   |    0    |    0    |    0    |
|          |      tmp_5_fu_244      |    0    |    0    |    0    |
|          |      tmp_9_fu_370      |    0    |    0    |    0    |
|          |      tmp_2_fu_386      |    0    |    0    |    0    |
|          |      tmp_3_fu_396      |    0    |    0    |    0    |
|          |       m_5_fu_447       |    0    |    0    |    0    |
|partselect|    trunc_ln3_fu_513    |    0    |    0    |    0    |
|          |      tmp_4_fu_599      |    0    |    0    |    0    |
|          |        n_fu_661        |    0    |    0    |    0    |
|          |      r_V_1_fu_670      |    0    |    0    |    0    |
|          |    trunc_ln4_fu_693    |    0    |    0    |    0    |
|          |       m_4_fu_728       |    0    |    0    |    0    |
|          |    exp_negx_V_fu_750   |    0    |    0    |    0    |
|          |      tmp_6_fu_795      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_6_fu_212   |    0    |    0    |    0    |
|          |       tmp_fu_488       |    0    |    0    |    0    |
|          |      and_ln_fu_556     |    0    |    0    |    0    |
|bitconcatenate|   and_ln712_1_fu_577   |    0    |    0    |    0    |
|          |      x0_V_2_fu_609     |    0    |    0    |    0    |
|          |      lhs_V_fu_782      |    0    |    0    |    0    |
|          |     and_ln1_fu_805     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   cttz   |        l_fu_220        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln947_fu_234   |    0    |    0    |    0    |
|   trunc  |   trunc_ln950_fu_260   |    0    |    0    |    0    |
|          |   trunc_ln946_fu_366   |    0    |    0    |    0    |
|          |   trunc_ln1352_fu_724  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln950_fu_270   |    0    |    0    |    0    |
|          |   zext_ln1168_fu_406   |    0    |    0    |    0    |
|          |    zext_ln960_fu_410   |    0    |    0    |    0    |
|          |    zext_ln961_fu_413   |    0    |    0    |    0    |
|          |    zext_ln962_fu_422   |    0    |    0    |    0    |
|          |    zext_ln964_fu_438   |    0    |    0    |    0    |
|          |    zext_ln965_fu_457   |    0    |    0    |    0    |
|          |    zext_ln712_fu_563   |    0    |    0    |    0    |
|          |     zext_ln6_fu_573    |    0    |    0    |    0    |
|   zext   |   zext_ln712_1_fu_584  |    0    |    0    |    0    |
|          |  zext_ln1168_1_fu_679  |    0    |    0    |    0    |
|          |    zext_ln573_fu_683   |    0    |    0    |    0    |
|          |   zext_ln1246_fu_702   |    0    |    0    |    0    |
|          |  zext_ln1168_2_fu_712  |    0    |    0    |    0    |
|          |   zext_ln1171_fu_716   |    0    |    0    |    0    |
|          |   zext_ln1352_fu_720   |    0    |    0    |    0    |
|          |  zext_ln1168_3_fu_737  |    0    |    0    |    0    |
|          |   zext_ln1386_fu_740   |    0    |    0    |    0    |
|          |  zext_ln1246_1_fu_770  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_7_fu_292      |    0    |    0    |    0    |
|          |    p_Result_4_fu_461   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |    p_Result_7_fu_496   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |   sext_ln1245_fu_760   |    0    |    0    |    0    |
|          |   sext_ln1246_fu_773   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |    0    |   1067  |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|ROM_EXP_V|    0   |   15   |    4   |
+---------+--------+--------+--------+
|  Total  |    0   |   15   |    4   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ROM_EXP_V_addr_reg_934|    4   |
|   add_ln961_reg_859   |   32   |
| bitcast_ln741_reg_899 |   64   |
| icmp_ln1549_1_reg_879 |    1   |
|  icmp_ln1549_reg_848  |    1   |
| icmp_ln1560_1_reg_909 |    1   |
|  icmp_ln1560_reg_904  |    1   |
|   icmp_ln961_reg_854  |    1   |
|    in_read_reg_841    |   16   |
|       n_reg_924       |    4   |
|     r_V_6_reg_960     |   32   |
|      r_V_reg_919      |   29   |
|    ret_V_1_reg_965    |   17   |
|   sub_ln962_reg_864   |   32   |
|     tmp_2_reg_884     |   11   |
|     tmp_3_reg_889     |   13   |
|tobool29_i_i647_reg_869|    1   |
|  trunc_ln1352_reg_955 |   14   |
|  trunc_ln946_reg_874  |   11   |
|     x0_V_4_reg_914    |   16   |
| zext_ln1168_1_reg_929 |   20   |
| zext_ln1168_2_reg_939 |   30   |
|  zext_ln1168_reg_894  |   29   |
|  zext_ln1171_reg_944  |   30   |
|  zext_ln1352_reg_949  |   32   |
+-----------------------+--------+
|         Total         |   442  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_191    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_813    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_821    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_828    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_828    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_835    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_835    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   308  ||  6.664  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |  1067  |
|   Memory  |    0   |    -   |    -   |   15   |    4   |
|Multiplexer|    -   |    -   |    6   |    -   |   72   |
|  Register |    -   |    -   |    -   |   442  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |    6   |   457  |  1143  |
+-----------+--------+--------+--------+--------+--------+
