/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 160.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_button")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 2;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_CKE")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_CLK")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|INPUT_WE")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|instr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "Single_Cycle_CPU_vlg_vec_tst|instr";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_CE_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_LDQM")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_OE_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_UDQM")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|DRAM_WE_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|ram[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|SRAM_CE_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|SRAM_LB_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|SRAM_OE_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|SRAM_UB_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|SRAM_WE_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|test[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|Arena_clk~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|Arena_clk~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|INPUT_WE~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~47")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~49")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~51")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~53")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~55")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~57")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|PC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_button")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_CKE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_CLK")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|INPUT_WE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|instr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_CE_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_LDQM")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_OE_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_UDQM")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|DRAM_WE_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|ram[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|SRAM_CE_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|SRAM_LB_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|SRAM_OE_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|SRAM_UB_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|SRAM_WE_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|test[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|Arena_clk~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|Arena_clk~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|INPUT_WE~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~47")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~49")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~51")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~53")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~55")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~57")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|PC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 120.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 40.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 160.0;
	}
}

TRANSITION_LIST("Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 120.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_button";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	CHILDREN = 3, 4, 5, 6, 7, 8, 9, 10;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalBits[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
	CHILDREN = 12, 13;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|Arena_octalOpcode[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_CKE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_CLK";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|INPUT_WE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
	CHILDREN = 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|instr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 17;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_CE_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_LDQM";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_OE_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_UDQM";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|DRAM_WE_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|ram[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|SRAM_CE_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|SRAM_LB_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|SRAM_OE_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|SRAM_UB_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|SRAM_WE_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|test[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|Arena_clk~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|Arena_clk~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|INPUT_WE~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~47";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~49";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~51";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~53";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~55";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~57";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|PC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Single_Cycle_CPU_vlg_vec_tst|i1|instr~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}
;
