21:59:13
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080220056 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080220242 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080220410 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name comparator


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name comparator
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf...
Parsing constraint file: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/constraint/comparator_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: comparator

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --outdir C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2[1], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	0/5280
    PLBs                        :	0/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\placer\comparator_pl.sdc...
Translated sdc file is C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --outdir "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc --outdir C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\router --sdf_file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design comparator
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design comparator
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.v" --vhdl "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/outputs/simulation_netlist\comparator_sbt.vhd" --lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\packer\comparator_pk.sdc" --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\netlister\comparator_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.v
Writing C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/sbt/outputs/simulation_netlist\comparator_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\netlister\comparator_sbt.sdc" --sdf-file "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf" --report-file "C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\timer\comparator_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\netlister\comparator_sbt.sdc --sdf-file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\simulation_netlist\comparator_sbt.sdf --report-file C:\Users\kolel\OneDrive\Lattice FPGA\GateLevelGreaterThan\GateLevelGreaterThan_Implmnt\sbt\outputs\timer\comparator_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\netlist\oadb-comparator" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "GateLevelGreaterThan_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080221020 seconds
Current Implementation GateLevelGreaterThan_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt\sbt
GateLevelGreaterThan_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/GateLevelGreaterThan/GateLevelGreaterThan_Implmnt/GateLevelGreaterThan.edf detected. Need to run "Import P&R Input Files"
22:18:46
