{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616898980647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616898980648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 10:36:20 2021 " "Processing started: Sun Mar 28 10:36:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616898980648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616898980648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD1602 -c LCD1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616898980648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1616898982941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd1602.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD1602-main " "Found design unit 1: LCD1602-main" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616898983756 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616898983756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616898983756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD1602 " "Elaborating entity \"LCD1602\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616898983828 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst LCD1602.vhd(63) " "VHDL Process Statement warning at LCD1602.vhd(63): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616898983836 "|LCD1602"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "B0\[7..3\] LCD1602.vhd(12) " "Using initial value X (don't care) for net \"B0\[7..3\]\" at LCD1602.vhd(12)" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616898983839 "|LCD1602"}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616898983888 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616898983888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616898983888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u0 " "Elaborating entity \"uart\" for hierarchy \"uart:u0\"" {  } { { "LCD1602.vhd" "u0" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898983888 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(52) " "VHDL Process Statement warning at uart.vhd(52): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616898983896 "|LCD1602|uart:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(74) " "VHDL Process Statement warning at uart.vhd(74): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616898983898 "|LCD1602|uart:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger uart.vhd(84) " "VHDL Process Statement warning at uart.vhd(84): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616898983898 "|LCD1602|uart:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(52) " "Inferred latch for \"countE1\" at uart.vhd(52)" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616898983898 "|LCD1602|uart:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u0\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616898984444 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1616898984444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart:u0\|lpm_mult:Mult0\"" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u0\|lpm_mult:Mult0 " "Instantiated megafunction \"uart:u0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616898984634 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1616898984634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "D:/Quartus/VHDL/display/LCD1602/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616898984745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616898984745 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1616898985279 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1616898985279 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1616898985289 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1616898985289 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[3\] VCC " "Pin \"LED_inveter\[3\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[4\] VCC " "Pin \"LED_inveter\[4\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[5\] VCC " "Pin \"LED_inveter\[5\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[6\] VCC " "Pin \"LED_inveter\[6\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[7\] VCC " "Pin \"LED_inveter\[7\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[8\] VCC " "Pin \"LED_inveter\[8\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[9\] VCC " "Pin \"LED_inveter\[9\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[10\] VCC " "Pin \"LED_inveter\[10\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[11\] VCC " "Pin \"LED_inveter\[11\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[12\] VCC " "Pin \"LED_inveter\[12\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_inveter\[13\] VCC " "Pin \"LED_inveter\[13\]\" is stuck at VCC" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|LED_inveter[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[3\] GND " "Pin \"B0\[3\]\" is stuck at GND" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|B0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[4\] GND " "Pin \"B0\[4\]\" is stuck at GND" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|B0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[5\] GND " "Pin \"B0\[5\]\" is stuck at GND" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|B0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[6\] GND " "Pin \"B0\[6\]\" is stuck at GND" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|B0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0\[7\] GND " "Pin \"B0\[7\]\" is stuck at GND" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616898985392 "|LCD1602|B0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1616898985392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1616898985635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1616898985919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616898986137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616898986137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616898986248 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616898986248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616898986248 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1616898986248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616898986248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616898986299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 10:36:26 2021 " "Processing ended: Sun Mar 28 10:36:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616898986299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616898986299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616898986299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616898986299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616898987744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616898987744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 10:36:27 2021 " "Processing started: Sun Mar 28 10:36:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616898987744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616898987744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616898987744 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616898987894 ""}
{ "Info" "0" "" "Project  = LCD1602" {  } {  } 0 0 "Project  = LCD1602" 0 0 "Fitter" 0 0 1616898987896 ""}
{ "Info" "0" "" "Revision = LCD1602" {  } {  } 0 0 "Revision = LCD1602" 0 0 "Fitter" 0 0 1616898987896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616898988055 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD1602 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"LCD1602\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616898988075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616898988155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616898988155 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616898988315 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616898988335 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1616898988656 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1616898988656 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616898988656 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616898988656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616898988656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616898988656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616898988656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616898988656 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616898988656 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616898988656 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1616898989821 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD1602.sdc " "Synopsys Design Constraints File file not found: 'LCD1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616898989821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616898989821 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616898989831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616898989831 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616898989831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""}  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 7 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616898989856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[13\]  " "Automatically promoted node FD\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[13\]~37 " "Destination node FD\[13\]~37" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 55 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[13]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616898989856 ""}  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 55 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616898989856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u0\|countE1  " "Automatically promoted node uart:u0\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[0\] " "Destination node uart:u0\|\\baud:i1\[0\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[1\] " "Destination node uart:u0\|\\baud:i1\[1\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[2\] " "Destination node uart:u0\|\\baud:i1\[2\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[3\] " "Destination node uart:u0\|\\baud:i1\[3\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[4\] " "Destination node uart:u0\|\\baud:i1\[4\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[5\] " "Destination node uart:u0\|\\baud:i1\[5\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[6\] " "Destination node uart:u0\|\\baud:i1\[6\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[7\] " "Destination node uart:u0\|\\baud:i1\[7\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[8\] " "Destination node uart:u0\|\\baud:i1\[8\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|\\baud:i1\[9\] " "Destination node uart:u0\|\\baud:i1\[9\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1616898989856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616898989856 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616898989856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u0\|uck1  " "Automatically promoted node uart:u0\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616898989866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u0\|uck1~0 " "Destination node uart:u0\|uck1~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616898989866 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u0|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616898989866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616898989866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\] " "Destination node LED\[0\]" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 63 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[2\] " "Destination node LED\[2\]" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 63 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[1\] " "Destination node LED\[1\]" {  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 63 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616898989866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616898989866 ""}  } { { "LCD1602.vhd" "" { Text "D:/Quartus/VHDL/display/LCD1602/LCD1602.vhd" 7 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616898989866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616898990187 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616898990187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616898990187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616898990187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616898990187 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616898990187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616898990228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1616898990228 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616898990228 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616898990266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616898991198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616898991367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616898991387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616898992470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616898992470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616898992869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "D:/Quartus/VHDL/display/LCD1602/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1616898994099 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616898994099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616898996255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1616898996255 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616898996255 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1616898996275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616898996334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616898996790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616898996840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616898997051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616898997775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/VHDL/display/LCD1602/output_files/LCD1602.fit.smsg " "Generated suppressed messages file D:/Quartus/VHDL/display/LCD1602/output_files/LCD1602.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616898998767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616898999158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 10:36:39 2021 " "Processing ended: Sun Mar 28 10:36:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616898999158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616898999158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616898999158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616898999158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616899000385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616899000385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 10:36:40 2021 " "Processing started: Sun Mar 28 10:36:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616899000385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616899000385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616899000385 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616899001595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616899001639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616899002092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 10:36:42 2021 " "Processing ended: Sun Mar 28 10:36:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616899002092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616899002092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616899002092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616899002092 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616899002746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616899003510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616899003510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 10:36:42 2021 " "Processing started: Sun Mar 28 10:36:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616899003510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616899003510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD1602 -c LCD1602 " "Command: quartus_sta LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616899003510 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1616899003686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1616899003920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1616899004005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1616899004005 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1616899004259 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD1602.sdc " "Synopsys Design Constraints File file not found: 'LCD1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1616899004327 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1616899004327 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[13\] FD\[13\] " "create_clock -period 1.000 -name FD\[13\] FD\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004337 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u0\|uck1 uart:u0\|uck1 " "create_clock -period 1.000 -name uart:u0\|uck1 uart:u0\|uck1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004337 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004337 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u0\|countE1 uart:u0\|countE1 " "create_clock -period 1.000 -name uart:u0\|countE1 uart:u0\|countE1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004337 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1616899004501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004509 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1616899004512 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1616899004520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1616899004560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1616899004560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.393 " "Worst-case setup slack is -13.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.393      -370.041 clk  " "  -13.393      -370.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206       -37.050 uart:u0\|countE1  " "   -3.206       -37.050 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446       -19.523 uart:u0\|uck1  " "   -2.446       -19.523 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050       -22.757 FD\[13\]  " "   -2.050       -22.757 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899004570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027        -0.106 uart:u0\|uck1  " "   -0.027        -0.106 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072         0.000 clk  " "    0.072         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 FD\[13\]  " "    0.266         0.000 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905         0.000 uart:u0\|countE1  " "    0.905         0.000 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.188 " "Worst-case recovery slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 uart:u0\|uck1  " "    0.188         0.000 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899004580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.212 " "Worst-case removal slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212        -0.848 uart:u0\|uck1  " "   -0.212        -0.848 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.967 clk  " "   -3.000       -63.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.253 FD\[13\]  " "   -1.487       -28.253 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u0\|countE1  " "   -1.487       -17.844 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u0\|uck1  " "   -1.487       -17.844 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899004590 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1616899004810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1616899004840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1616899005494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1616899005595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1616899005595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.316 " "Worst-case setup slack is -12.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.316      -338.511 clk  " "  -12.316      -338.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.985       -34.559 uart:u0\|countE1  " "   -2.985       -34.559 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199       -17.729 uart:u0\|uck1  " "   -2.199       -17.729 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825       -19.913 FD\[13\]  " "   -1.825       -19.913 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899005605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139         0.000 uart:u0\|uck1  " "    0.139         0.000 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 clk  " "    0.163         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 FD\[13\]  " "    0.361         0.000 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831         0.000 uart:u0\|countE1  " "    0.831         0.000 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899005618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.199 " "Worst-case recovery slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199         0.000 uart:u0\|uck1  " "    0.199         0.000 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899005628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.136 " "Worst-case removal slack is -0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.544 uart:u0\|uck1  " "   -0.136        -0.544 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899005636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.967 clk  " "   -3.000       -63.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.253 FD\[13\]  " "   -1.487       -28.253 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u0\|countE1  " "   -1.487       -17.844 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u0\|uck1  " "   -1.487       -17.844 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899005651 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1616899005910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1616899006070 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1616899006070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.186 " "Worst-case setup slack is -5.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.186      -137.436 clk  " "   -5.186      -137.436 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031       -11.748 uart:u0\|countE1  " "   -1.031       -11.748 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648        -4.938 FD\[13\]  " "   -0.648        -4.938 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428        -2.410 uart:u0\|uck1  " "   -0.428        -2.410 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899006080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.210 " "Worst-case hold slack is -0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210        -1.512 uart:u0\|uck1  " "   -0.210        -1.512 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156        -0.358 clk  " "   -0.156        -0.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.151 FD\[13\]  " "   -0.018        -0.151 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 uart:u0\|countE1  " "    0.383         0.000 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899006100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.372 " "Worst-case recovery slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 uart:u0\|uck1  " "    0.372         0.000 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899006110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.181 " "Worst-case removal slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -0.724 uart:u0\|uck1  " "   -0.181        -0.724 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899006120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -46.322 clk  " "   -3.000       -46.322 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 FD\[13\]  " "   -1.000       -19.000 FD\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 uart:u0\|countE1  " "   -1.000       -12.000 uart:u0\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 uart:u0\|uck1  " "   -1.000       -12.000 uart:u0\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616899006140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1616899006861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1616899006861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616899007066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 10:36:47 2021 " "Processing ended: Sun Mar 28 10:36:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616899007066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616899007066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616899007066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616899007066 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616899007909 ""}
