m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/simulation/modelsim
vadder
Z1 !s110 1750340168
!i10b 1
!s100 jXE67fZjiCj2W4l?`i:H?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0G>B@U4McePA_zM7^TD;Z0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1722889559
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v
!i122 13
L0 4 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1750340168.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components
Z8 tCvgOpt 0
valu
R1
!i10b 1
!s100 zj<0e[<iI_R2_G4``JOAL0
R2
IlZZCSDDi]7kKXOia_]J<G1
R3
R0
Z9 w1750340012
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v
!i122 12
L0 77 38
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v|
!i113 1
R6
R7
R8
valu_decoder
R1
!i10b 1
!s100 UfEZ5Wg1:IbMb6LLXEVGJ0
R2
Ia:oO1_W6J;B6;gW;Rz[;f0
R3
R0
w1750340011
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v
!i122 11
L0 108 29
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v|
!i113 1
R6
R7
R8
vcontroller
R1
!i10b 1
!s100 PnOG<J?GV<9@`[gRL0@z@0
R2
IGQZM183B<BGcb[ZR^=W]X1
R3
R0
R9
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v
!i122 10
L0 31 27
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v|
!i113 1
R6
R7
R8
vdata_mem
Z10 !s110 1750340167
!i10b 1
!s100 cSgAMTM]e`<Hged1CI=SB3
R2
IX;R9JgGVG3L<WbSA;0cz>3
R3
R0
w1722889553
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v
!i122 2
L0 4 19
R4
r1
!s85 0
31
Z11 !s108 1750340167.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v|
!i113 1
R6
Z12 !s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code
R8
vdatapath
R1
!i10b 1
!s100 >ZonMEYJ1?R3M0OP2HokZ1
R2
IRiTf2NVSj]BAN^3XH[@MR0
R3
R0
w1750340013
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v
!i122 9
L0 47 38
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v|
!i113 1
R6
R7
R8
vimm_extend
R1
!i10b 1
!s100 KCY0HN8a_SDDT@o^3341e2
R2
IBl5iNaXl>ccQ8Hl@F4Y3l1
R3
R0
w1722889667
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v
!i122 8
L0 3 21
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v|
!i113 1
R6
R7
R8
vinstr_mem
R1
!i10b 1
!s100 PmTXg0H`MFT5E]>Bb?I7B0
R2
IEfRe3djz0d[gdCd[zAKkJ1
R3
R0
w1742367576
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v
!i122 14
L0 3 18
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v|
!i113 1
R6
R12
R8
vmain_decoder
R1
!i10b 1
!s100 PzPkQA;c_Nl7@ESJf8_az3
R2
I@WLVI>K]:^Jb4fRJT[e:K2
R3
R0
w1742414874
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v
!i122 7
L0 4 40
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v|
!i113 1
R6
R7
R8
vmux2
R1
!i10b 1
!s100 O<Ld`3jD6QL?6PIEe_QAk1
R2
I7iP;RTR<E=7N<f0JDe3<<1
R3
R0
w1722889625
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v
!i122 6
Z13 L0 4 9
R4
r1
!s85 0
31
R11
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v|
!i113 1
R6
R7
R8
vmux4
R10
!i10b 1
!s100 V4YdM>hK^I8CMb?cH8Cej3
R2
ISA[0R9b2oeb08AThg;CD>2
R3
R0
w1722889634
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v
!i122 5
R13
R4
r1
!s85 0
31
R11
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v|
!i113 1
R6
R7
R8
vreg_file
R10
!i10b 1
!s100 z2]InGk0[gjzdlc7_WWYI1
R2
Im6Pm6^P^mo35[O0=MZE8@0
R3
R0
w1722889641
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v
!i122 4
L0 8 27
R4
r1
!s85 0
31
R11
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v|
!i113 1
R6
R7
R8
vreset_ff
R10
!i10b 1
!s100 c1I5T0L8]]ZK0dn2hg0_F0
R2
IojahE:0_OoS[X87SlIaeT3
R3
R0
w1722889645
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v
!i122 3
L0 4 12
R4
r1
!s85 0
31
R11
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v|
!i113 1
R6
R7
R8
vriscv_cpu
R10
!i10b 1
!s100 [A<[ZeQKL]e8f^h381;jO0
R2
I3@4DQfOli[kalZ0Yi>B8A2
R3
R0
w1750340014
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v
!i122 1
L0 29 24
R4
r1
!s85 0
31
R11
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v|
!i113 1
R6
R12
R8
vt1c_riscv_cpu
R10
!i10b 1
!s100 oD6?=SeKU0SnTObcXJl:K1
R2
IahU2[M7FSIMMkFOhFEjog2
R3
R0
w1722889536
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v
!i122 0
L0 4 25
R4
r1
!s85 0
31
R11
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!i113 1
R6
R12
R8
vtb
R1
!i10b 1
!s100 KH0iHfC_XfC6KZSoEUX1?3
R2
I]k_ETAnnYWk_`PQLjP4TF1
R3
R0
w1742368090
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v
!i122 15
L0 3 533
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test
R8
