Path: news.gmane.org!not-for-mail
From: Rohit Vaswani <rvaswani@codeaurora.org>
Newsgroups: gmane.linux.ports.arm.msm,gmane.linux.ports.arm.kernel,gmane.linux.kernel
Subject: [PATCH 1/2] ARM: local timers: Unmask interrupt before new TVAL is set
Date: Fri, 10 Aug 2012 14:57:34 -0700
Lines: 29
Approved: news@gmane.org
Message-ID: <1344635854-5033-1-git-send-email-rvaswani@codeaurora.org>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1344635864 9845 80.91.229.3 (10 Aug 2012 21:57:44 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Fri, 10 Aug 2012 21:57:44 +0000 (UTC)
Cc: Rohit Vaswani <rvaswani@codeaurora.org>,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
	linux-arm-msm@vger.kernel.org
To: marc.zyngier@arm.com, Russell King <linux@arm.linux.org.uk>
Original-X-From: linux-arm-msm-owner@vger.kernel.org Fri Aug 10 23:57:43 2012
Return-path: <linux-arm-msm-owner@vger.kernel.org>
Envelope-to: glpam-linux-arm-msm@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-arm-msm-owner@vger.kernel.org>)
	id 1SzxDC-0003DG-Ph
	for glpam-linux-arm-msm@plane.gmane.org; Fri, 10 Aug 2012 23:57:43 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1758980Ab2HJV5l (ORCPT <rfc822;glpam-linux-arm-msm@m.gmane.org>);
	Fri, 10 Aug 2012 17:57:41 -0400
Original-Received: from wolverine01.qualcomm.com ([199.106.114.254]:21470 "EHLO
	wolverine01.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1758879Ab2HJV5k (ORCPT
	<rfc822;linux-arm-msm@vger.kernel.org>);
	Fri, 10 Aug 2012 17:57:40 -0400
X-IronPort-AV: E=McAfee;i="5400,1158,6799"; a="224141452"
Original-Received: from pdmz-ns-mip.qualcomm.com (HELO mostmsg01.qualcomm.com) ([199.106.114.10])
  by wolverine01.qualcomm.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 10 Aug 2012 14:57:40 -0700
Original-Received: from codeaurora.org (pdmz-ns-snip_218_1.qualcomm.com [192.168.218.1])
	by mostmsg01.qualcomm.com (Postfix) with ESMTPA id 7F8BE10004D4;
	Fri, 10 Aug 2012 14:57:39 -0700 (PDT)
X-Mailer: git-send-email 1.7.8.3
Original-Sender: linux-arm-msm-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-arm-msm.vger.kernel.org>
X-Mailing-List: linux-arm-msm@vger.kernel.org
Xref: news.gmane.org gmane.linux.ports.arm.msm:2926 gmane.linux.ports.arm.kernel:181421 gmane.linux.kernel:1341439
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1341439>

Level triggered interrupt is deasserted when a new TVAL is written
only when the interrupt is unmasked. Make sure that the interrupt
is unmasked in CTL register before TVAL is written.
If this order is not followed, there are chances that on some
hardware you would not receive any timer interrupts.

Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org>
---
 arch/arm/kernel/arch_timer.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/kernel/arch_timer.c b/arch/arm/kernel/arch_timer.c
index dd58035..1d0d9df 100644
--- a/arch/arm/kernel/arch_timer.c
+++ b/arch/arm/kernel/arch_timer.c
@@ -126,8 +126,8 @@ static int arch_timer_set_next_event(unsigned long evt,
 	ctrl |= ARCH_TIMER_CTRL_ENABLE;
 	ctrl &= ~ARCH_TIMER_CTRL_IT_MASK;
 
-	arch_timer_reg_write(ARCH_TIMER_REG_TVAL, evt);
 	arch_timer_reg_write(ARCH_TIMER_REG_CTRL, ctrl);
+	arch_timer_reg_write(ARCH_TIMER_REG_TVAL, evt);
 
 	return 0;
 }
-- 
Sent by an employee of the Qualcomm Innovation Center,Inc
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.

