arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	22.09	vpr	980.14 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003660	10	10	168	178	1	65	30	11	8	88	io	auto	953.7 MiB	0.32	530	354	766	109	603	54	980.1 MiB	0.05	0.00	6.8164	6.25965	-69.3407	-6.25965	6.25965	0.98	0.00031125	0.000282067	0.00812631	0.00755584	-1	-1	-1	-1	20	842	24	0	0	100248.	1139.18	0.28	0.0526186	0.0466377	11180	23751	-1	740	16	428	1793	101987	51614	6.72979	6.72979	-75.9114	-6.72979	0	0	125464.	1425.72	0.00	0.05	0.03	-1	-1	0.00	0.0174048	0.0160478	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	22.04	vpr	980.16 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003680	10	10	168	178	1	65	30	11	8	88	io	auto	953.7 MiB	0.32	530	359	766	97	619	50	980.2 MiB	0.05	0.00	6.8164	6.26487	-69.3105	-6.26487	6.26487	0.99	0.000319106	0.000291575	0.0081832	0.0076106	-1	-1	-1	-1	22	829	20	0	0	110609.	1256.92	0.27	0.0523685	0.0465314	11258	24748	-1	771	17	378	1439	87505	45574	6.83905	6.83905	-76.8941	-6.83905	0	0	134428.	1527.59	0.00	0.05	0.03	-1	-1	0.00	0.0173368	0.0159174	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	22.55	vpr	980.44 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003972	10	10	168	178	1	65	30	11	8	88	io	auto	954.0 MiB	0.32	530	349	674	94	530	50	980.4 MiB	0.05	0.00	6.77016	6.47558	-68.8469	-6.47558	6.47558	1.38	0.000298307	0.000270422	0.00750644	0.00701996	-1	-1	-1	-1	20	861	19	0	0	100248.	1139.18	0.29	0.050198	0.0445509	11180	23751	-1	680	16	330	1259	70362	36922	6.87801	6.87801	-76.1492	-6.87801	0	0	125464.	1425.72	0.00	0.05	0.03	-1	-1	0.00	0.0169506	0.0156205	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	22.55	vpr	979.88 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003392	10	10	168	178	1	65	30	11	8	88	io	auto	953.4 MiB	0.33	530	348	720	100	579	41	979.9 MiB	0.05	0.00	6.77016	6.34606	-69.0457	-6.34606	6.34606	1.41	0.000302169	0.000275003	0.00785604	0.00733066	-1	-1	-1	-1	20	851	21	0	0	100248.	1139.18	0.27	0.0516757	0.0458386	11180	23751	-1	743	16	380	1503	81107	41070	6.53785	6.53785	-75.082	-6.53785	0	0	125464.	1425.72	0.00	0.05	0.03	-1	-1	0.00	0.0170992	0.0157992	
