Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 19 22:51:58 2025
| Host         : DESKTOP-CR2BPO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.876        0.000                      0                   49        0.246        0.000                      0                   49        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.876        0.000                      0                   49        0.246        0.000                      0                   49        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_flop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.220%)  route 3.267ns (79.780%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          1.296     9.482    clk_flop
    SLICE_X0Y153         LUT4 (Prop_lut4_I1_O)        0.124     9.606 r  cs_flop_i_1/O
                         net (fo=1, routed)           0.000     9.606    cs_flop_i_1_n_0
    SLICE_X0Y153         FDRE                                         r  cs_flop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  cs_flop_reg/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.029    15.481    cs_flop_reg
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miso_flop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.856ns (20.762%)  route 3.267ns (79.238%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          1.296     9.482    clk_flop
    SLICE_X0Y153         LUT3 (Prop_lut3_I1_O)        0.152     9.634 r  miso_flop_i_1/O
                         net (fo=1, routed)           0.000     9.634    miso_flop_i_1_n_0
    SLICE_X0Y153         FDRE                                         r  miso_flop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  miso_flop_reg/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)        0.075    15.527    miso_flop_reg
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.212%)  route 2.779ns (79.788%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.808     8.994    clk_flop
    SLICE_X0Y156         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y156         FDRE (Setup_fdre_C_R)       -0.429    15.023    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.212%)  route 2.779ns (79.788%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.808     8.994    clk_flop
    SLICE_X0Y156         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y156         FDRE (Setup_fdre_C_R)       -0.429    15.023    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.212%)  route 2.779ns (79.788%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.808     8.994    clk_flop
    SLICE_X0Y156         FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y156         FDRE (Setup_fdre_C_R)       -0.429    15.023    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.212%)  route 2.779ns (79.788%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.808     8.994    clk_flop
    SLICE_X0Y156         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y156         FDRE (Setup_fdre_C_R)       -0.429    15.023    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.704ns (20.624%)  route 2.710ns (79.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 15.208 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.739     8.924    clk_flop
    SLICE_X0Y159         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717    15.208    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.303    15.511    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y159         FDRE (Setup_fdre_C_R)       -0.429    15.046    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.704ns (20.624%)  route 2.710ns (79.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 15.208 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.739     8.924    clk_flop
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717    15.208    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.303    15.511    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y159         FDRE (Setup_fdre_C_R)       -0.429    15.046    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.002%)  route 2.648ns (78.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.677     8.863    clk_flop
    SLICE_X0Y154         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    15.023    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.002%)  route 2.648ns (78.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.835     5.511    clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.456     5.967 r  cnt_reg[22]/Q
                         net (fo=2, routed)           0.953     6.920    cnt[22]
    SLICE_X1Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.044 f  cnt[22]_i_5/O
                         net (fo=1, routed)           1.018     8.062    cnt[22]_i_5_n_0
    SLICE_X1Y157         LUT6 (Prop_lut6_I2_O)        0.124     8.186 r  cnt[22]_i_1/O
                         net (fo=26, routed)          0.677     8.863    clk_flop
    SLICE_X0Y154         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.396    11.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.491 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.719    15.210    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.278    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    15.023    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y155         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.141     1.728 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.896    cnt[0]
    SLICE_X1Y155         LUT1 (Prop_lut1_I0_O)        0.042     1.938 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    p_1_in[0]
    SLICE_X1Y155         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X1Y155         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.522     1.587    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.105     1.692    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miso_flop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.362%)  route 0.186ns (49.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  clk_flop_reg/Q
                         net (fo=5, routed)           0.186     1.914    multi_spi_clk_OBUF
    SLICE_X0Y153         LUT3 (Prop_lut3_I0_O)        0.048     1.962 r  miso_flop_i_1/O
                         net (fo=1, routed)           0.000     1.962    miso_flop_i_1_n_0
    SLICE_X0Y153         FDRE                                         r  miso_flop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  miso_flop_reg/C
                         clock pessimism             -0.506     1.603    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.107     1.710    miso_flop_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_flop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.962%)  route 0.186ns (50.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  clk_flop_reg/Q
                         net (fo=5, routed)           0.186     1.914    multi_spi_clk_OBUF
    SLICE_X0Y153         LUT4 (Prop_lut4_I2_O)        0.045     1.959 r  cs_flop_i_1/O
                         net (fo=1, routed)           0.000     1.959    cs_flop_i_1_n_0
    SLICE_X0Y153         FDRE                                         r  cs_flop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  cs_flop_reg/C
                         clock pessimism             -0.506     1.603    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.091     1.694    cs_flop_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_flop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  clk_flop_reg/Q
                         net (fo=5, routed)           0.183     1.911    multi_spi_clk_OBUF
    SLICE_X1Y154         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  clk_flop_i_1/O
                         net (fo=1, routed)           0.000     1.956    clk_flop_i_1_n_0
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
                         clock pessimism             -0.522     1.587    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.091     1.678    clk_flop_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.861    cnt[11]
    SLICE_X0Y156         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.972 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    p_1_in[11]
    SLICE_X0Y156         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X0Y156         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.522     1.587    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.105     1.692    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X0Y155         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.861    cnt[7]
    SLICE_X0Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.972 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    p_1_in[7]
    SLICE_X0Y155         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X0Y155         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.522     1.587    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.105     1.692    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.650     1.586    clk_IBUF_BUFG
    SLICE_X0Y157         FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.134     1.861    cnt[15]
    SLICE_X0Y157         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.972 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    p_1_in[15]
    SLICE_X0Y157         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.924     2.108    clk_IBUF_BUFG
    SLICE_X0Y157         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.522     1.586    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.105     1.691    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.650     1.586    clk_IBUF_BUFG
    SLICE_X0Y158         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.134     1.861    cnt[19]
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.972 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    p_1_in[19]
    SLICE_X0Y158         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.924     2.108    clk_IBUF_BUFG
    SLICE_X0Y158         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.522     1.586    
    SLICE_X0Y158         FDRE (Hold_fdre_C_D)         0.105     1.691    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.134     1.862    cnt[3]
    SLICE_X0Y154         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.973 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    p_1_in[3]
    SLICE_X0Y154         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.522     1.587    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.105     1.692    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.288ns (69.403%)  route 0.127ns (30.597%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y155         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.127     1.855    cnt[0]
    SLICE_X0Y154         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.002 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    p_1_in[1]
    SLICE_X0Y154         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.156    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.925     2.109    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.506     1.603    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.105     1.708    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y154    clk_flop_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y155    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y156    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y156    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y156    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y157    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y157    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y157    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y157    cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y154    clk_flop_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y154    clk_flop_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y155    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y155    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y154    clk_flop_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y154    clk_flop_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y155    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y155    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y156    cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.054ns (52.129%)  route 2.804ns (47.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.837     5.513    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.456     5.969 r  clk_flop_reg/Q
                         net (fo=5, routed)           2.804     8.773    multi_spi_clk_OBUF
    J16                  OBUF (Prop_obuf_I_O)         2.598    11.371 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.371    led
    J16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 miso_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi_spi_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.024ns  (logic 3.198ns (63.650%)  route 1.826ns (36.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.837     5.513    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  miso_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.419     5.932 r  miso_flop_reg/Q
                         net (fo=3, routed)           1.826     7.758    multi_spi_miso_OBUF
    M16                  OBUF (Prop_obuf_I_O)         2.779    10.537 r  multi_spi_miso_OBUF_inst/O
                         net (fo=0)                   0.000    10.537    multi_spi_miso
    M16                                                               r  multi_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.903ns  (logic 3.057ns (62.352%)  route 1.846ns (37.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.837     5.513    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.456     5.969 r  clk_flop_reg/Q
                         net (fo=5, routed)           1.846     7.815    multi_spi_clk_OBUF
    M15                  OBUF (Prop_obuf_I_O)         2.601    10.416 r  multi_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.416    multi_spi_clk
    M15                                                               r  multi_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.739ns  (logic 3.053ns (64.427%)  route 1.686ns (35.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.580    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.837     5.513    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  cs_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.456     5.969 r  cs_flop_reg/Q
                         net (fo=2, routed)           1.686     7.655    multi_spi_cs_OBUF
    L15                  OBUF (Prop_obuf_I_O)         2.597    10.252 r  multi_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.252    multi_spi_cs
    L15                                                               r  multi_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cs_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.255ns (77.871%)  route 0.357ns (22.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  cs_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  cs_flop_reg/Q
                         net (fo=2, routed)           0.357     2.085    multi_spi_cs_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.114     3.199 r  multi_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.199    multi_spi_cs
    L15                                                               r  multi_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.259ns (74.773%)  route 0.425ns (25.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  clk_flop_reg/Q
                         net (fo=5, routed)           0.425     2.153    multi_spi_clk_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.118     3.271 r  multi_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.271    multi_spi_clk
    M15                                                               r  multi_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 miso_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multi_spi_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.303ns (76.099%)  route 0.409ns (23.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  miso_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.128     1.715 r  miso_flop_reg/Q
                         net (fo=3, routed)           0.409     2.124    multi_spi_miso_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.175     3.299 r  multi_spi_miso_OBUF_inst/O
                         net (fo=0)                   0.000     3.299    multi_spi_miso
    M16                                                               r  multi_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_flop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.256ns (61.832%)  route 0.775ns (38.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.910    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.936 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.651     1.587    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  clk_flop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  clk_flop_reg/Q
                         net (fo=5, routed)           0.775     2.503    multi_spi_clk_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.115     3.618 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    led
    J16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





