===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.3246 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3587 ( 13.1%)    0.3587 ( 15.4%)  FIR Parser
    1.8827 ( 68.5%)    1.4762 ( 63.5%)  'firrtl.circuit' Pipeline
    0.9338 ( 34.0%)    0.9338 ( 40.2%)    LowerFIRRTLTypes
    0.7434 ( 27.1%)    0.4054 ( 17.4%)    'firrtl.module' Pipeline
    0.0971 (  3.5%)    0.0526 (  2.3%)      ExpandWhens
    0.1235 (  4.5%)    0.0652 (  2.8%)      CSE
    0.0024 (  0.1%)    0.0012 (  0.1%)        (A) DominanceInfo
    0.5228 ( 19.0%)    0.2875 ( 12.4%)      SimpleCanonicalizer
    0.0376 (  1.4%)    0.0376 (  1.6%)    IMConstProp
    0.0141 (  0.5%)    0.0141 (  0.6%)    BlackBoxReader
    0.0162 (  0.6%)    0.0150 (  0.6%)    'firrtl.module' Pipeline
    0.0162 (  0.6%)    0.0150 (  0.6%)      CheckWidths
    0.1466 (  5.3%)    0.1466 (  6.3%)  LowerFIRRTLToHW
    0.0268 (  1.0%)    0.0268 (  1.2%)  HWMemSimImpl
    0.1788 (  6.5%)    0.1644 (  7.1%)  'hw.module' Pipeline
    0.0275 (  1.0%)    0.0249 (  1.1%)    HWCleanup
    0.0827 (  3.0%)    0.0766 (  3.3%)    CSE
    0.0026 (  0.1%)    0.0024 (  0.1%)      (A) DominanceInfo
    0.0686 (  2.5%)    0.0629 (  2.7%)    SimpleCanonicalizer
    0.0270 (  1.0%)    0.0270 (  1.2%)  HWLegalizeNames
    0.0165 (  0.6%)    0.0156 (  0.7%)  'hw.module' Pipeline
    0.0165 (  0.6%)    0.0156 (  0.7%)    PrettifyVerilog
    0.0601 (  2.2%)    0.0601 (  2.6%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    2.7465 (100.0%)    2.3246 (100.0%)  Total

{
  totalTime: 2.336,
  maxMemory: 91095040
}
