import "primitives/std.lib";

//test that unitializing a port of the add means add zero 

component main() -> () {
  cells {
    add = std_add(4);
    reg0 = std_reg(4);

  }

  wires {
    group init {
        reg0.write_en = 1'b1; 
        reg0.in = 4'd3; 
        init[done] = reg0.done;
    }
    group op {
        add.left = reg0.out; 
        reg0.write_en = 1'b1;
        reg0.in = add.out;
        op[done] = reg0.done;
    }
  }

  control {
    seq {
      init;
      op;
    }
  }
}
