[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClogParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 185
LIB: work
FILE: ${SURELOG_DIR}/tests/ClogParam/dut.sv
n<> u<184> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<184> s<183> l<1:1>
  n<> u<183> t<Source_text> p<184> c<75> l<1:1> el<19:16>
    n<> u<75> t<Description> p<183> c<74> s<182> l<1:1> el<5:29>
      n<> u<74> t<Module_declaration> p<75> c<14> l<1:1> el<5:29>
        n<> u<14> t<Module_ansi_header> p<74> c<2> s<32> l<1:1> el<1:39>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<otp_ctrl_ecc_reg> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:24>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:24> el<1:24>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:24> el<1:38>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:25> el<1:37>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:25> el<1:35>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:25> el<1:31>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:32> el<1:35>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:32> el<1:35>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:32> el<1:35>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:32> el<1:35>
              n<a> u<11> t<STRING_CONST> p<12> l<1:36> el<1:37>
        n<> u<32> t<Non_port_module_item> p<74> c<31> s<56> l<2:4> el<2:31>
          n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<2:31>
            n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<2:31>
              n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:31>
                n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:31>
                  n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:4> el<2:30>
                    n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:15> el<2:18>
                      n<> u<16> t<Data_type> p<17> c<15> l<2:15> el<2:18>
                        n<> u<15> t<IntegerAtomType_Int> p<16> l<2:15> el<2:18>
                    n<> u<26> t<Param_assignment_list> p<27> c<25> l<2:19> el<2:30>
                      n<> u<25> t<Param_assignment> p<26> c<18> l<2:19> el<2:30>
                        n<Depth> u<18> t<STRING_CONST> p<25> s<24> l<2:19> el<2:24>
                        n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:27> el<2:30>
                          n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:27> el<2:30>
                            n<> u<22> t<Constant_expression> p<23> c<21> l<2:27> el<2:30>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<2:27> el<2:30>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<2:27> el<2:30>
                                  n<999> u<19> t<INT_CONST> p<20> l<2:27> el<2:30>
        n<> u<56> t<Non_port_module_item> p<74> c<55> s<71> l<3:4> el<3:38>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<3:4> el<3:38>
            n<> u<54> t<Module_common_item> p<55> c<53> l<3:4> el<3:38>
              n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<3:4> el<3:38>
                n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<3:4> el<3:38>
                  n<> u<51> t<Local_parameter_declaration> p<52> c<35> l<3:4> el<3:37>
                    n<> u<35> t<Data_type_or_implicit> p<51> c<34> s<50> l<3:15> el<3:18>
                      n<> u<34> t<Data_type> p<35> c<33> l<3:15> el<3:18>
                        n<> u<33> t<IntegerAtomType_Int> p<34> l<3:15> el<3:18>
                    n<> u<50> t<Param_assignment_list> p<51> c<49> l<3:19> el<3:37>
                      n<> u<49> t<Param_assignment> p<50> c<36> l<3:19> el<3:37>
                        n<Aw> u<36> t<STRING_CONST> p<49> s<48> l<3:19> el<3:21>
                        n<> u<48> t<Constant_param_expression> p<49> c<47> l<3:24> el<3:37>
                          n<> u<47> t<Constant_mintypmax_expression> p<48> c<46> l<3:24> el<3:37>
                            n<> u<46> t<Constant_expression> p<47> c<45> l<3:24> el<3:37>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<3:24> el<3:37>
                                n<> u<44> t<Subroutine_call> p<45> c<37> l<3:24> el<3:37>
                                  n<> u<37> t<Dollar_keyword> p<44> s<38> l<3:24> el<3:25>
                                  n<clog2> u<38> t<STRING_CONST> p<44> s<43> l<3:25> el<3:30>
                                  n<> u<43> t<Argument_list> p<44> c<42> l<3:31> el<3:36>
                                    n<> u<42> t<Expression> p<43> c<41> l<3:31> el<3:36>
                                      n<> u<41> t<Primary> p<42> c<40> l<3:31> el<3:36>
                                        n<> u<40> t<Primary_literal> p<41> c<39> l<3:31> el<3:36>
                                          n<Depth> u<39> t<STRING_CONST> p<40> l<3:31> el<3:36>
        n<> u<71> t<Non_port_module_item> p<74> c<70> s<73> l<4:4> el<4:18>
          n<> u<70> t<Module_or_generate_item> p<71> c<69> l<4:4> el<4:18>
            n<> u<69> t<Module_common_item> p<70> c<68> l<4:4> el<4:18>
              n<> u<68> t<Continuous_assign> p<69> c<67> l<4:4> el<4:18>
                n<> u<67> t<Net_assignment_list> p<68> c<66> l<4:11> el<4:17>
                  n<> u<66> t<Net_assignment> p<67> c<61> l<4:11> el<4:17>
                    n<> u<61> t<Net_lvalue> p<66> c<58> s<65> l<4:11> el<4:12>
                      n<> u<58> t<Ps_or_hierarchical_identifier> p<61> c<57> s<60> l<4:11> el<4:12>
                        n<a> u<57> t<STRING_CONST> p<58> l<4:11> el<4:12>
                      n<> u<60> t<Constant_select> p<61> c<59> l<4:13> el<4:13>
                        n<> u<59> t<Constant_bit_select> p<60> l<4:13> el<4:13>
                    n<> u<65> t<Expression> p<66> c<64> l<4:15> el<4:17>
                      n<> u<64> t<Primary> p<65> c<63> l<4:15> el<4:17>
                        n<> u<63> t<Primary_literal> p<64> c<62> l<4:15> el<4:17>
                          n<Aw> u<62> t<STRING_CONST> p<63> l<4:15> el<4:17>
        n<> u<73> t<ENDMODULE> p<74> s<72> l<5:1> el<5:10>
        n<otp_ctrl_ecc_reg> u<72> t<STRING_CONST> p<74> l<5:13> el<5:29>
    n<> u<182> t<Description> p<183> c<181> l<7:1> el<19:16>
      n<> u<181> t<Module_declaration> p<182> c<88> l<7:1> el<19:16>
        n<> u<88> t<Module_ansi_header> p<181> c<76> s<107> l<7:1> el<7:26>
          n<module> u<76> t<Module_keyword> p<88> s<77> l<7:1> el<7:7>
          n<top> u<77> t<STRING_CONST> p<88> s<78> l<7:8> el<7:11>
          n<> u<78> t<Package_import_declaration_list> p<88> s<87> l<7:11> el<7:11>
          n<> u<87> t<Port_declaration_list> p<88> c<86> l<7:11> el<7:25>
            n<> u<86> t<Ansi_port_declaration> p<87> c<84> l<7:12> el<7:24>
              n<> u<84> t<Net_port_header> p<86> c<79> s<85> l<7:12> el<7:22>
                n<> u<79> t<PortDir_Out> p<84> s<83> l<7:12> el<7:18>
                n<> u<83> t<Net_port_type> p<84> c<82> l<7:19> el<7:22>
                  n<> u<82> t<Data_type_or_implicit> p<83> c<81> l<7:19> el<7:22>
                    n<> u<81> t<Data_type> p<82> c<80> l<7:19> el<7:22>
                      n<> u<80> t<IntegerAtomType_Int> p<81> l<7:19> el<7:22>
              n<o> u<85> t<STRING_CONST> p<86> l<7:23> el<7:24>
        n<> u<107> t<Non_port_module_item> p<181> c<106> s<132> l<8:4> el<10:18>
          n<> u<106> t<Module_or_generate_item> p<107> c<105> l<8:4> el<10:18>
            n<> u<105> t<Module_common_item> p<106> c<104> l<8:4> el<10:18>
              n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<8:4> el<10:18>
                n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<8:4> el<10:18>
                  n<> u<102> t<Data_declaration> p<103> c<101> l<8:4> el<10:18>
                    n<> u<101> t<Type_declaration> p<102> c<99> l<8:4> el<10:18>
                      n<> u<99> t<Data_type> p<101> c<90> s<100> l<8:12> el<10:5>
                        n<> u<90> t<Struct_union> p<99> c<89> s<91> l<8:12> el<8:18>
                          n<> u<89> t<Struct_keyword> p<90> l<8:12> el<8:18>
                        n<> u<91> t<Packed_keyword> p<99> s<98> l<8:19> el<8:25>
                        n<> u<98> t<Struct_union_member> p<99> c<94> l<9:7> el<9:13>
                          n<> u<94> t<Data_type_or_void> p<98> c<93> s<97> l<9:7> el<9:10>
                            n<> u<93> t<Data_type> p<94> c<92> l<9:7> el<9:10>
                              n<> u<92> t<IntegerAtomType_Int> p<93> l<9:7> el<9:10>
                          n<> u<97> t<Variable_decl_assignment_list> p<98> c<96> l<9:11> el<9:12>
                            n<> u<96> t<Variable_decl_assignment> p<97> c<95> l<9:11> el<9:12>
                              n<x> u<95> t<STRING_CONST> p<96> l<9:11> el<9:12>
                      n<part_info_t> u<100> t<STRING_CONST> p<101> l<10:6> el<10:17>
        n<> u<132> t<Non_port_module_item> p<181> c<131> s<152> l<12:4> el<12:50>
          n<> u<131> t<Module_or_generate_item> p<132> c<130> l<12:4> el<12:50>
            n<> u<130> t<Module_common_item> p<131> c<129> l<12:4> el<12:50>
              n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<12:4> el<12:50>
                n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<12:4> el<12:50>
                  n<> u<127> t<Parameter_declaration> p<128> c<110> l<12:4> el<12:49>
                    n<> u<110> t<Data_type_or_implicit> p<127> c<109> s<126> l<12:14> el<12:25>
                      n<part_info_t> u<109> t<Data_type> p<110> c<108> l<12:14> el<12:25>
                        n<part_info_t> u<108> t<STRING_CONST> p<109> l<12:14> el<12:25>
                    n<> u<126> t<Param_assignment_list> p<127> c<125> l<12:26> el<12:49>
                      n<> u<125> t<Param_assignment> p<126> c<111> l<12:26> el<12:49>
                        n<Info> u<111> t<STRING_CONST> p<125> s<124> l<12:26> el<12:30>
                        n<> u<124> t<Constant_param_expression> p<125> c<123> l<12:33> el<12:49>
                          n<> u<123> t<Constant_mintypmax_expression> p<124> c<122> l<12:33> el<12:49>
                            n<> u<122> t<Constant_expression> p<123> c<121> l<12:33> el<12:49>
                              n<> u<121> t<Constant_primary> p<122> c<120> l<12:33> el<12:49>
                                n<> u<120> t<Constant_cast> p<121> c<115> l<12:33> el<12:49>
                                  n<> u<115> t<Casting_type> p<120> c<114> s<119> l<12:33> el<12:44>
                                    n<part_info_t> u<114> t<Simple_type> p<115> c<113> l<12:33> el<12:44>
                                      n<> u<113> t<Ps_type_identifier> p<114> c<112> l<12:33> el<12:44>
                                        n<part_info_t> u<112> t<STRING_CONST> p<113> l<12:33> el<12:44>
                                  n<> u<119> t<Constant_expression> p<120> c<118> l<12:46> el<12:48>
                                    n<> u<118> t<Constant_primary> p<119> c<117> l<12:46> el<12:48>
                                      n<> u<117> t<Primary_literal> p<118> c<116> l<12:46> el<12:48>
                                        n<10> u<116> t<INT_CONST> p<117> l<12:46> el<12:48>
        n<> u<152> t<Non_port_module_item> p<181> c<151> s<178> l<13:4> el<13:44>
          n<> u<151> t<Module_or_generate_item> p<152> c<150> l<13:4> el<13:44>
            n<> u<150> t<Module_common_item> p<151> c<149> l<13:4> el<13:44>
              n<> u<149> t<Module_or_generate_item_declaration> p<150> c<148> l<13:4> el<13:44>
                n<> u<148> t<Package_or_generate_item_declaration> p<149> c<147> l<13:4> el<13:44>
                  n<> u<147> t<Local_parameter_declaration> p<148> c<135> l<13:4> el<13:43>
                    n<> u<135> t<Data_type_or_implicit> p<147> c<134> s<146> l<13:15> el<13:18>
                      n<> u<134> t<Data_type> p<135> c<133> l<13:15> el<13:18>
                        n<> u<133> t<IntegerAtomType_Int> p<134> l<13:15> el<13:18>
                    n<> u<146> t<Param_assignment_list> p<147> c<145> l<13:19> el<13:43>
                      n<> u<145> t<Param_assignment> p<146> c<136> l<13:19> el<13:43>
                        n<NumScrmblBlocks> u<136> t<STRING_CONST> p<145> s<144> l<13:19> el<13:34>
                        n<> u<144> t<Constant_param_expression> p<145> c<143> l<13:37> el<13:43>
                          n<> u<143> t<Constant_mintypmax_expression> p<144> c<142> l<13:37> el<13:43>
                            n<> u<142> t<Constant_expression> p<143> c<141> l<13:37> el<13:43>
                              n<> u<141> t<Constant_primary> p<142> c<137> l<13:37> el<13:43>
                                n<Info> u<137> t<STRING_CONST> p<141> s<140> l<13:37> el<13:41>
                                n<> u<140> t<Constant_select> p<141> c<138> l<13:41> el<13:43>
                                  n<x> u<138> t<STRING_CONST> p<140> s<139> l<13:42> el<13:43>
                                  n<> u<139> t<Constant_bit_select> p<140> l<13:43> el<13:43>
        n<> u<178> t<Non_port_module_item> p<181> c<177> s<180> l<15:4> el<18:14>
          n<> u<177> t<Module_or_generate_item> p<178> c<176> l<15:4> el<18:14>
            n<> u<176> t<Module_instantiation> p<177> c<153> l<15:4> el<18:14>
              n<otp_ctrl_ecc_reg> u<153> t<STRING_CONST> p<176> s<163> l<15:4> el<15:20>
              n<> u<163> t<Parameter_value_assignment> p<176> c<162> s<175> l<15:21> el<17:5>
                n<> u<162> t<Parameter_assignment_list> p<163> c<161> l<16:7> el<16:31>
                  n<> u<161> t<Named_parameter_assignment> p<162> c<154> l<16:7> el<16:31>
                    n<Depth> u<154> t<STRING_CONST> p<161> s<160> l<16:8> el<16:13>
                    n<> u<160> t<Param_expression> p<161> c<159> l<16:15> el<16:30>
                      n<> u<159> t<Mintypmax_expression> p<160> c<158> l<16:15> el<16:30>
                        n<> u<158> t<Expression> p<159> c<157> l<16:15> el<16:30>
                          n<> u<157> t<Primary> p<158> c<156> l<16:15> el<16:30>
                            n<> u<156> t<Primary_literal> p<157> c<155> l<16:15> el<16:30>
                              n<NumScrmblBlocks> u<155> t<STRING_CONST> p<156> l<16:15> el<16:30>
              n<> u<175> t<Hierarchical_instance> p<176> c<165> l<17:6> el<18:13>
                n<> u<165> t<Name_of_instance> p<175> c<164> s<174> l<17:6> el<17:24>
                  n<u_otp_ctrl_ecc_reg> u<164> t<STRING_CONST> p<165> l<17:6> el<17:24>
                n<> u<174> t<Port_connection_list> p<175> c<173> l<18:7> el<18:12>
                  n<> u<173> t<Named_port_connection> p<174> c<166> l<18:7> el<18:12>
                    n<a> u<166> t<STRING_CONST> p<173> s<171> l<18:8> el<18:9>
                    n<> u<171> t<OPEN_PARENS> p<173> s<170> l<18:9> el<18:10>
                    n<> u<170> t<Expression> p<173> c<169> s<172> l<18:10> el<18:11>
                      n<> u<169> t<Primary> p<170> c<168> l<18:10> el<18:11>
                        n<> u<168> t<Primary_literal> p<169> c<167> l<18:10> el<18:11>
                          n<o> u<167> t<STRING_CONST> p<168> l<18:10> el<18:11>
                    n<> u<172> t<CLOSE_PARENS> p<173> l<18:11> el<18:12>
        n<> u<180> t<ENDMODULE> p<181> s<179> l<19:1> el<19:10>
        n<top> u<179> t<STRING_CONST> p<181> l<19:13> el<19:16>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClogParam/dut.sv:1:1: No timescale set for "otp_ctrl_ecc_reg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ClogParam/dut.sv:7:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ClogParam/dut.sv:1:1: Compile module "work@otp_ctrl_ecc_reg".
[INF:CP0303] ${SURELOG_DIR}/tests/ClogParam/dut.sv:7:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
ContAssign                                             1
Design                                                 1
HierPath                                               1
Identifier                                             4
IntTypespec                                            8
Module                                                 2
ModuleTypespec                                         2
Operation                                              1
ParamAssign                                            4
Parameter                                              4
Port                                                   3
RefModule                                              1
RefObj                                                 6
RefTypespec                                           10
SourceFile                                             1
StructTypespec                                         1
SysFuncCall                                            1
TypedefTypespec                                        1
TypespecMember                                         1
Variable                                               2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClogParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ClogParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@otp_ctrl_ecc_reg)
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiName:work@otp_ctrl_ecc_reg
  |vpiVariable:
  \_Variable: (work@otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiTypespec:
    \_RefTypespec: (work@otp_ctrl_ecc_reg.a), line:1:32, endln:1:35
      |vpiParent:
      \_Variable: (work@otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
      |vpiFullName:work@otp_ctrl_ecc_reg.a
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiName:a
    |vpiFullName:work@otp_ctrl_ecc_reg.a
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:30
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |UINT:999
    |vpiTypespec:
    \_RefTypespec: (work@otp_ctrl_ecc_reg.Depth), line:2:15, endln:2:18
      |vpiParent:
      \_Parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:30
      |vpiFullName:work@otp_ctrl_ecc_reg.Depth
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiName:Depth
    |vpiFullName:work@otp_ctrl_ecc_reg.Depth
  |vpiParameter:
  \_Parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:37
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiTypespec:
    \_RefTypespec: (work@otp_ctrl_ecc_reg.Aw), line:3:15, endln:3:18
      |vpiParent:
      \_Parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:37
      |vpiFullName:work@otp_ctrl_ecc_reg.Aw
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:Aw
    |vpiFullName:work@otp_ctrl_ecc_reg.Aw
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:30
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiRhs:
    \_Constant: , line:2:27, endln:2:30
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:30
      |vpiDecompile:999
      |vpiSize:64
      |UINT:999
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:30
  |vpiParamAssign:
  \_ParamAssign: , line:3:19, endln:3:37
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:3:24, endln:3:37
      |vpiParent:
      \_ParamAssign: , line:3:19, endln:3:37
      |vpiArgument:
      \_RefObj: (work@otp_ctrl_ecc_reg.Depth), line:3:31, endln:3:36
        |vpiParent:
        \_SysFuncCall: ($clog2), line:3:24, endln:3:37
        |vpiName:Depth
        |vpiFullName:work@otp_ctrl_ecc_reg.Depth
        |vpiActual:
        \_Parameter: (work@otp_ctrl_ecc_reg.Depth), line:2:19, endln:2:30
      |vpiName:
      \_Identifier: ($clog2)
        |vpiParent:
        \_SysFuncCall: ($clog2), line:3:24, endln:3:37
        |vpiName:$clog2
    |vpiLhs:
    \_Parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:37
  |vpiTypedef:
  \_IntTypespec: , line:2:15, endln:2:18
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
  |vpiImportTypespec:
  \_Variable: (work@otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
  |vpiDefName:work@otp_ctrl_ecc_reg
  |vpiPort:
  \_Port: (a), line:1:36, endln:1:37
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@otp_ctrl_ecc_reg.a), line:1:32, endln:1:35
      |vpiParent:
      \_Port: (a), line:1:36, endln:1:37
      |vpiFullName:work@otp_ctrl_ecc_reg.a
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
  |vpiContAssign:
  \_ContAssign: , line:4:11, endln:4:17
    |vpiParent:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiRhs:
    \_RefObj: (work@otp_ctrl_ecc_reg.Aw), line:4:15, endln:4:17
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:17
      |vpiName:Aw
      |vpiFullName:work@otp_ctrl_ecc_reg.Aw
      |vpiActual:
      \_Parameter: (work@otp_ctrl_ecc_reg.Aw), line:3:19, endln:3:37
    |vpiLhs:
    \_RefObj: (work@otp_ctrl_ecc_reg.a), line:4:11, endln:4:12
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:17
      |vpiName:a
      |vpiFullName:work@otp_ctrl_ecc_reg.a
      |vpiActual:
      \_Variable: (work@otp_ctrl_ecc_reg.a), line:1:36, endln:1:37
  |vpiEndLabel:otp_ctrl_ecc_reg
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:7:19, endln:7:22
      |vpiParent:
      \_Variable: (work@top.o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:9:7, endln:9:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.Info), line:12:26, endln:12:49
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_RefTypespec: (work@top.Info.part_info_t), line:12:14, endln:12:25
      |vpiParent:
      \_Parameter: (work@top.Info), line:12:26, endln:12:49
      |vpiName:part_info_t
      |vpiFullName:work@top.Info.part_info_t
      |vpiActual:
      \_TypedefTypespec: (part_info_t), line:10:6, endln:10:17
    |vpiName:Info
    |vpiFullName:work@top.Info
  |vpiParameter:
  \_Parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiTypespec:
    \_RefTypespec: (work@top.NumScrmblBlocks), line:13:15, endln:13:18
      |vpiParent:
      \_Parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:43
      |vpiFullName:work@top.NumScrmblBlocks
      |vpiActual:
      \_IntTypespec: , line:9:7, endln:9:10
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:NumScrmblBlocks
    |vpiFullName:work@top.NumScrmblBlocks
  |vpiParamAssign:
  \_ParamAssign: , line:12:26, endln:12:49
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiRhs:
    \_Operation: , line:12:33, endln:12:49
      |vpiParent:
      \_ParamAssign: , line:12:26, endln:12:49
      |vpiOpType:67
      |vpiOperand:
      \_Constant: , line:12:46, endln:12:48
        |vpiParent:
        \_Operation: , line:12:33, endln:12:49
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.Info), line:12:26, endln:12:49
  |vpiParamAssign:
  \_ParamAssign: , line:13:19, endln:13:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiRhs:
    \_HierPath: (Info.x), line:13:41, endln:13:43
      |vpiParent:
      \_ParamAssign: , line:13:19, endln:13:43
      |vpiActual:
      \_RefObj: (Info), line:13:41, endln:13:43
        |vpiParent:
        \_HierPath: (Info.x), line:13:41, endln:13:43
        |vpiName:Info
        |vpiActual:
        \_Parameter: (work@top.Info), line:12:26, endln:12:49
      |vpiActual:
      \_RefObj: (x), line:13:42, endln:13:43
        |vpiParent:
        \_HierPath: (Info.x), line:13:41, endln:13:43
        |vpiName:x
        |vpiActual:
        \_TypespecMember: (x), line:9:11, endln:9:12
      |vpiName:Info.x
    |vpiLhs:
    \_Parameter: (work@top.NumScrmblBlocks), line:13:19, endln:13:43
  |vpiTypedef:
  \_TypedefTypespec: (part_info_t), line:10:6, endln:10:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiName:
    \_Identifier: (part_info_t)
      |vpiParent:
      \_TypedefTypespec: (part_info_t), line:10:6, endln:10:17
      |vpiName:part_info_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.part_info_t), line:8:12, endln:10:5
      |vpiParent:
      \_TypedefTypespec: (part_info_t), line:10:6, endln:10:17
      |vpiFullName:work@top.part_info_t
      |vpiActual:
      \_StructTypespec: , line:8:12, endln:10:5
  |vpiTypedef:
  \_StructTypespec: , line:8:12, endln:10:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:9:11, endln:9:12
      |vpiParent:
      \_StructTypespec: , line:8:12, endln:10:5
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (work@top.x), line:9:7, endln:9:10
        |vpiParent:
        \_TypespecMember: (x), line:9:11, endln:9:12
        |vpiFullName:work@top.x
        |vpiActual:
        \_IntTypespec: , line:9:7, endln:9:10
  |vpiTypedef:
  \_IntTypespec: , line:9:7, endln:9:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (otp_ctrl_ecc_reg)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:otp_ctrl_ecc_reg
    |vpiModule:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
  |vpiImportTypespec:
  \_TypedefTypespec: (part_info_t), line:10:6, endln:10:17
  |vpiImportTypespec:
  \_StructTypespec: , line:8:12, endln:10:5
  |vpiImportTypespec:
  \_IntTypespec: , line:9:7, endln:9:10
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:7:23, endln:7:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:7:19, endln:7:22
      |vpiParent:
      \_Port: (o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:9:7, endln:9:10
  |vpiRefModule:
  \_RefModule: work@otp_ctrl_ecc_reg (u_otp_ctrl_ecc_reg), line:15:4, endln:15:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
    |vpiName:u_otp_ctrl_ecc_reg
    |vpiDefName:work@otp_ctrl_ecc_reg
    |vpiActual:
    \_Module: work@otp_ctrl_ecc_reg (work@otp_ctrl_ecc_reg), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:1:1, endln:5:29
    |vpiPort:
    \_Port: (a), line:18:8, endln:18:9
      |vpiParent:
      \_RefModule: work@otp_ctrl_ecc_reg (u_otp_ctrl_ecc_reg), line:15:4, endln:15:20
      |vpiName:a
      |vpiHighConn:
      \_RefObj: (work@top.u_otp_ctrl_ecc_reg.a.o), line:18:10, endln:18:11
        |vpiParent:
        \_Port: (a), line:18:8, endln:18:9
        |vpiName:o
        |vpiFullName:work@top.u_otp_ctrl_ecc_reg.a.o
        |vpiActual:
        \_Variable: (work@top.o), line:7:23, endln:7:24
  |vpiEndLabel:top
|vpiTypedef:
\_ModuleTypespec: (otp_ctrl_ecc_reg)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClogParam/dut.sv, line:7:1, endln:19:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
