// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv2_Pipeline_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bitcast_ln41,
        mul_ln50,
        mul_ln50_1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1,
        grp_fu_1453_p_din0,
        grp_fu_1453_p_din1,
        grp_fu_1453_p_opcode,
        grp_fu_1453_p_dout0,
        grp_fu_1453_p_ce,
        grp_fu_1457_p_din0,
        grp_fu_1457_p_din1,
        grp_fu_1457_p_dout0,
        grp_fu_1457_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] bitcast_ln41;
input  [13:0] mul_ln50;
input  [9:0] mul_ln50_1;
output  [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0;
output  [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1;
output  [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0;
output  [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1;
output  [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0;
output  [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1;
output  [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0;
output  [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1;
output  [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0;
output  [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1;
output  [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0;
output  [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1;
output  [31:0] grp_fu_1453_p_din0;
output  [31:0] grp_fu_1453_p_din1;
output  [1:0] grp_fu_1453_p_opcode;
input  [31:0] grp_fu_1453_p_dout0;
output   grp_fu_1453_p_ce;
output  [31:0] grp_fu_1457_p_din0;
output  [31:0] grp_fu_1457_p_din1;
input  [31:0] grp_fu_1457_p_dout0;
output   grp_fu_1457_p_ce;

reg ap_idle;
reg[9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
reg[9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1;
reg[13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
reg[13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
reg[13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
reg[13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
reg[13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
reg[13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
reg[9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
reg[9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1;
reg[9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
reg[9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state18_pp0_stage8_iter1;
wire    ap_block_state27_pp0_stage8_iter2;
wire    ap_block_state36_pp0_stage8_iter3;
wire    ap_block_pp0_stage8_subdone;
reg   [0:0] icmp_ln46_1_reg_1075;
reg   [0:0] icmp_ln46_reg_1053;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_460;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state21_pp0_stage2_iter2;
wire    ap_block_state30_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln46_reg_1053_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_state23_pp0_stage4_iter2;
wire    ap_block_state32_pp0_stage4_iter3;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_state25_pp0_stage7_iter2;
wire    ap_block_state35_pp0_stage7_iter3;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_470;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state22_pp0_stage3_iter2;
wire    ap_block_state31_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_state24_pp0_stage5_iter2;
wire    ap_block_state33_pp0_stage5_iter3;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state19_pp0_stage0_iter2;
wire    ap_block_state28_pp0_stage0_iter3;
wire    ap_block_state37_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] c_1_reg_1041;
wire   [0:0] icmp_ln46_fu_488_p2;
reg   [0:0] icmp_ln46_reg_1053_pp0_iter1_reg;
wire   [7:0] or_ln46_fu_503_p2;
reg   [7:0] or_ln46_reg_1057;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state20_pp0_stage1_iter2;
wire    ap_block_state29_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
wire   [8:0] add_ln46_fu_515_p2;
reg   [8:0] add_ln46_reg_1063;
wire   [8:0] add_ln46_1_fu_526_p2;
reg   [8:0] add_ln46_1_reg_1069;
wire   [0:0] icmp_ln46_1_fu_537_p2;
reg   [0:0] icmp_ln46_1_reg_1075_pp0_iter1_reg;
reg   [0:0] icmp_ln46_1_reg_1075_pp0_iter2_reg;
wire   [8:0] add_ln46_2_fu_553_p2;
reg   [8:0] add_ln46_2_reg_1079;
wire   [8:0] add_ln46_3_fu_564_p2;
reg   [8:0] add_ln46_3_reg_1085;
reg   [1:0] trunc_ln_reg_1091;
reg   [1:0] trunc_ln_reg_1091_pp0_iter2_reg;
reg   [1:0] trunc_ln1_reg_1097;
reg   [1:0] trunc_ln1_reg_1097_pp0_iter2_reg;
reg   [1:0] trunc_ln50_1_reg_1103;
reg   [1:0] trunc_ln50_1_reg_1103_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_1124;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_1124_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_34_reg_1129;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_34_reg_1129_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_35_reg_1134;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_35_reg_1134_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_39_reg_1154;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_39_reg_1154_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_40_reg_1159;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_40_reg_1159_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_41_reg_1164;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_41_reg_1164_pp0_iter2_reg;
reg   [1:0] trunc_ln46_1_reg_1169;
reg   [1:0] trunc_ln46_1_reg_1169_pp0_iter2_reg;
reg   [1:0] trunc_ln46_1_reg_1169_pp0_iter3_reg;
wire   [31:0] tmp_s_fu_715_p5;
reg   [31:0] tmp_s_reg_1175;
wire   [31:0] tmp_1_fu_726_p5;
reg   [31:0] tmp_1_reg_1180;
wire   [31:0] tmp_2_fu_737_p5;
reg   [31:0] tmp_2_reg_1185;
wire   [31:0] tmp_4_fu_748_p5;
reg   [31:0] tmp_4_reg_1190;
reg   [1:0] trunc_ln50_2_reg_1195;
reg   [1:0] trunc_ln50_2_reg_1195_pp0_iter2_reg;
reg   [1:0] trunc_ln50_2_reg_1195_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_1216;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_1216_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_43_reg_1222;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_43_reg_1222_pp0_iter2_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_44_reg_1228;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_44_reg_1228_pp0_iter2_reg;
reg   [1:0] trunc_ln50_3_reg_1234;
reg   [1:0] trunc_ln50_3_reg_1234_pp0_iter2_reg;
reg   [1:0] trunc_ln50_3_reg_1234_pp0_iter3_reg;
wire   [31:0] tmp_3_fu_829_p5;
reg   [31:0] tmp_3_reg_1240;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_state26_pp0_stage6_iter2;
wire    ap_block_state34_pp0_stage6_iter3;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] tmp_5_fu_840_p5;
reg   [31:0] tmp_5_reg_1245;
wire   [8:0] grp_fu_531_p2;
reg   [8:0] urem_ln46_1_reg_1250;
reg   [31:0] mul_reg_1270;
wire   [31:0] tmp_9_fu_867_p5;
reg   [31:0] tmp_9_reg_1275;
wire   [8:0] grp_fu_558_p2;
reg   [8:0] urem_ln50_2_reg_1280;
reg   [31:0] mul_1_reg_1300;
wire    ap_block_pp0_stage8_11001;
wire   [8:0] grp_fu_569_p2;
reg   [8:0] urem_ln50_3_reg_1305;
wire   [31:0] tmp_11_fu_910_p5;
reg   [31:0] tmp_11_reg_1325;
reg   [31:0] mul_2_reg_1330;
wire   [31:0] tmp_12_fu_921_p5;
reg   [31:0] tmp_12_reg_1335;
reg   [31:0] mul_3_reg_1340;
reg   [31:0] mul_3_reg_1340_pp0_iter3_reg;
reg   [31:0] mul_4_reg_1345;
reg   [31:0] mul_4_reg_1345_pp0_iter3_reg;
reg   [31:0] mul_5_reg_1350;
reg   [31:0] mul_5_reg_1350_pp0_iter3_reg;
wire   [31:0] tmp_10_fu_932_p5;
reg   [31:0] tmp_10_reg_1355;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1360;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1360_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1366;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1366_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1372;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1372_pp0_iter3_reg;
wire   [31:0] tmp_13_fu_949_p5;
reg   [31:0] tmp_13_reg_1378;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_1383;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_1383_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_31_reg_1388;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_31_reg_1388_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_32_reg_1393;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_32_reg_1393_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1398;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1398_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1403;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1403_pp0_iter3_reg;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1408;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1408_pp0_iter3_reg;
wire   [9:0] add_ln50_11_fu_993_p2;
reg   [9:0] add_ln50_11_reg_1413;
wire   [31:0] tmp_14_fu_998_p5;
reg   [31:0] tmp_14_reg_1418;
reg   [31:0] add_4_reg_1423;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage7_subdone;
reg    ap_condition_exit_pp0_iter2_stage7;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln50_2_fu_645_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln50_3_fu_657_p1;
wire   [63:0] zext_ln50_6_fu_677_p1;
wire   [63:0] zext_ln50_7_fu_689_p1;
wire   [63:0] zext_ln50_11_fu_791_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln50_12_fu_803_p1;
wire   [63:0] zext_ln50_16_fu_860_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln50_20_fu_887_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln50_25_fu_903_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln50_26_fu_943_p1;
wire   [63:0] zext_ln50_17_fu_968_p1;
wire   [63:0] zext_ln50_21_fu_983_p1;
reg   [8:0] c_fu_88;
wire   [8:0] add_ln46_4_fu_543_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_c_1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage4;
reg   [31:0] grp_fu_452_p0;
reg   [31:0] grp_fu_452_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [31:0] grp_fu_456_p1;
wire   [7:0] grp_fu_494_p1;
wire   [7:0] trunc_ln46_fu_500_p1;
wire   [7:0] grp_fu_509_p0;
wire   [8:0] grp_fu_520_p0;
wire   [7:0] grp_fu_520_p1;
wire   [7:0] grp_fu_531_p1;
wire   [8:0] grp_fu_558_p0;
wire   [7:0] grp_fu_558_p1;
wire   [8:0] grp_fu_569_p0;
wire   [7:0] grp_fu_569_p1;
wire   [8:0] mul_ln46_fu_578_p0;
wire   [10:0] mul_ln46_fu_578_p1;
wire   [17:0] mul_ln46_fu_578_p2;
wire   [7:0] mul_ln50_2_fu_597_p0;
wire   [9:0] mul_ln50_2_fu_597_p1;
wire   [16:0] mul_ln50_2_fu_597_p2;
wire   [8:0] mul_ln50_3_fu_616_p0;
wire   [10:0] mul_ln50_3_fu_616_p1;
wire   [18:0] mul_ln50_3_fu_616_p2;
wire   [8:0] grp_fu_494_p2;
wire   [13:0] zext_ln50_1_fu_636_p1;
wire   [13:0] add_ln50_fu_640_p2;
wire   [9:0] zext_ln50_fu_632_p1;
wire   [9:0] add_ln50_1_fu_652_p2;
wire   [7:0] grp_fu_509_p2;
wire   [13:0] zext_ln50_5_fu_668_p1;
wire   [13:0] add_ln50_2_fu_672_p2;
wire   [9:0] zext_ln50_4_fu_664_p1;
wire   [9:0] add_ln50_3_fu_684_p2;
wire   [8:0] mul_ln46_1_fu_699_p0;
wire   [10:0] mul_ln46_1_fu_699_p1;
wire   [18:0] mul_ln46_1_fu_699_p2;
wire   [8:0] mul_ln50_4_fu_762_p0;
wire   [10:0] mul_ln50_4_fu_762_p1;
wire   [18:0] mul_ln50_4_fu_762_p2;
wire   [8:0] grp_fu_520_p2;
wire   [13:0] zext_ln50_10_fu_782_p1;
wire   [13:0] add_ln50_4_fu_786_p2;
wire   [9:0] zext_ln50_9_fu_778_p1;
wire   [9:0] add_ln50_5_fu_798_p2;
wire   [8:0] mul_ln50_5_fu_813_p0;
wire   [10:0] mul_ln50_5_fu_813_p1;
wire   [18:0] mul_ln50_5_fu_813_p2;
wire   [13:0] zext_ln50_15_fu_851_p1;
wire   [13:0] add_ln50_6_fu_855_p2;
wire   [13:0] zext_ln50_19_fu_878_p1;
wire   [13:0] add_ln50_8_fu_882_p2;
wire   [13:0] zext_ln50_24_fu_894_p1;
wire   [13:0] add_ln50_10_fu_898_p2;
wire   [9:0] zext_ln50_14_fu_960_p1;
wire   [9:0] add_ln50_7_fu_963_p2;
wire   [9:0] zext_ln50_18_fu_975_p1;
wire   [9:0] add_ln50_9_fu_978_p2;
wire   [9:0] zext_ln50_23_fu_990_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage0;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire   [18:0] mul_ln46_1_fu_699_p00;
wire   [17:0] mul_ln46_fu_578_p00;
wire   [16:0] mul_ln50_2_fu_597_p00;
wire   [18:0] mul_ln50_3_fu_616_p00;
wire   [18:0] mul_ln50_4_fu_762_p00;
wire   [18:0] mul_ln50_5_fu_813_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_urem_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_1_U282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_c_1),
    .din1(grp_fu_494_p1),
    .ce(1'b1),
    .dout(grp_fu_494_p2)
);

srcnn_urem_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_8ns_8ns_8_12_1_U283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_509_p0),
    .din1(8'd85),
    .ce(1'b1),
    .dout(grp_fu_509_p2)
);

srcnn_urem_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_1_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_520_p0),
    .din1(grp_fu_520_p1),
    .ce(1'b1),
    .dout(grp_fu_520_p2)
);

srcnn_urem_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_1_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln46_1_fu_526_p2),
    .din1(grp_fu_531_p1),
    .ce(1'b1),
    .dout(grp_fu_531_p2)
);

srcnn_urem_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_1_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .ce(1'b1),
    .dout(grp_fu_558_p2)
);

srcnn_urem_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
urem_9ns_8ns_9_13_1_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_569_p0),
    .din1(grp_fu_569_p1),
    .ce(1'b1),
    .dout(grp_fu_569_p2)
);

srcnn_mul_9ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
mul_9ns_11ns_18_1_1_U288(
    .din0(mul_ln46_fu_578_p0),
    .din1(mul_ln46_fu_578_p1),
    .dout(mul_ln46_fu_578_p2)
);

srcnn_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U289(
    .din0(mul_ln50_2_fu_597_p0),
    .din1(mul_ln50_2_fu_597_p1),
    .dout(mul_ln50_2_fu_597_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U290(
    .din0(mul_ln50_3_fu_616_p0),
    .din1(mul_ln50_3_fu_616_p1),
    .dout(mul_ln50_3_fu_616_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U291(
    .din0(mul_ln46_1_fu_699_p0),
    .din1(mul_ln46_1_fu_699_p1),
    .dout(mul_ln46_1_fu_699_p2)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U292(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1),
    .din3(trunc_ln_reg_1091),
    .dout(tmp_s_fu_715_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U293(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .din3(trunc_ln_reg_1091),
    .dout(tmp_1_fu_726_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U294(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .din3(trunc_ln1_reg_1097),
    .dout(tmp_2_fu_737_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U295(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0),
    .din3(trunc_ln1_reg_1097),
    .dout(tmp_4_fu_748_p5)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U296(
    .din0(mul_ln50_4_fu_762_p0),
    .din1(mul_ln50_4_fu_762_p1),
    .dout(mul_ln50_4_fu_762_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U297(
    .din0(mul_ln50_5_fu_813_p0),
    .din1(mul_ln50_5_fu_813_p1),
    .dout(mul_ln50_5_fu_813_p2)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U298(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .din3(trunc_ln50_1_reg_1103),
    .dout(tmp_3_fu_829_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U299(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .din3(trunc_ln50_1_reg_1103),
    .dout(tmp_5_fu_840_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U300(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1),
    .din3(trunc_ln46_1_reg_1169),
    .dout(tmp_9_fu_867_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U301(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .din3(trunc_ln50_2_reg_1195),
    .dout(tmp_11_fu_910_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U302(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1),
    .din3(trunc_ln50_3_reg_1234),
    .dout(tmp_12_fu_921_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U303(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .din3(trunc_ln46_1_reg_1169_pp0_iter2_reg),
    .dout(tmp_10_fu_932_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U304(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0),
    .din3(trunc_ln50_2_reg_1195_pp0_iter2_reg),
    .dout(tmp_13_fu_949_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U305(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .din3(trunc_ln50_3_reg_1234_pp0_iter2_reg),
    .dout(tmp_14_fu_998_p5)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage7)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_fu_88 <= 9'd0;
    end else if (((icmp_ln46_reg_1053 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_1_fu_537_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        c_fu_88 <= add_ln46_4_fu_543_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_4_reg_1423 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_1053 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln46_1_reg_1069 <= add_ln46_1_fu_526_p2;
        icmp_ln46_1_reg_1075 <= icmp_ln46_1_fu_537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_1053 == 1'd1) & (icmp_ln46_1_reg_1075 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln46_2_reg_1079 <= add_ln46_2_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_1053 == 1'd1) & (icmp_ln46_1_reg_1075 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln46_3_reg_1085 <= add_ln46_3_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_1053 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln46_reg_1063 <= add_ln46_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln46_1_reg_1075_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        add_ln50_11_reg_1413 <= add_ln50_11_fu_993_p2;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1398 <= zext_ln50_21_fu_983_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1403 <= zext_ln50_21_fu_983_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1408 <= zext_ln50_21_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_1_reg_1041 <= ap_sig_allocacmp_c_1;
        icmp_ln46_reg_1053 <= icmp_ln46_fu_488_p2;
        icmp_ln46_reg_1053_pp0_iter1_reg <= icmp_ln46_reg_1053;
        icmp_ln46_reg_1053_pp0_iter2_reg <= icmp_ln46_reg_1053_pp0_iter1_reg;
        trunc_ln_reg_1091_pp0_iter2_reg <= trunc_ln_reg_1091;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1398_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1398;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1403_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1403;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1408_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1408;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_1383_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_1383;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_31_reg_1388_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_31_reg_1388;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_32_reg_1393_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_32_reg_1393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln46_1_reg_1075_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1360 <= zext_ln50_26_fu_943_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1366 <= zext_ln50_26_fu_943_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1372 <= zext_ln50_26_fu_943_p1;
        tmp_10_reg_1355 <= tmp_10_fu_932_p5;
        tmp_13_reg_1378 <= tmp_13_fu_949_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1360_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1360;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1366_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1366;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1372_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1372;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_1383 <= zext_ln50_17_fu_968_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_31_reg_1388 <= zext_ln50_17_fu_968_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_32_reg_1393 <= zext_ln50_17_fu_968_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_1124 <= zext_ln50_3_fu_657_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_34_reg_1129 <= zext_ln50_3_fu_657_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_35_reg_1134 <= zext_ln50_3_fu_657_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_39_reg_1154 <= zext_ln50_7_fu_689_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_40_reg_1159 <= zext_ln50_7_fu_689_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_41_reg_1164 <= zext_ln50_7_fu_689_p1;
        trunc_ln46_1_reg_1169 <= {{mul_ln46_1_fu_699_p2[17:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_1124_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_1124;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_34_reg_1129_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_34_reg_1129;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_35_reg_1134_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_35_reg_1134;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_39_reg_1154_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_39_reg_1154;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_40_reg_1159_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_40_reg_1159;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_41_reg_1164_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_41_reg_1164;
        icmp_ln46_1_reg_1075_pp0_iter1_reg <= icmp_ln46_1_reg_1075;
        icmp_ln46_1_reg_1075_pp0_iter2_reg <= icmp_ln46_1_reg_1075_pp0_iter1_reg;
        mul_5_reg_1350_pp0_iter3_reg <= mul_5_reg_1350;
        trunc_ln46_1_reg_1169_pp0_iter2_reg <= trunc_ln46_1_reg_1169;
        trunc_ln46_1_reg_1169_pp0_iter3_reg <= trunc_ln46_1_reg_1169_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_1216 <= zext_ln50_12_fu_803_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_43_reg_1222 <= zext_ln50_12_fu_803_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_44_reg_1228 <= zext_ln50_12_fu_803_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_1216_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_1216;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_43_reg_1222_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_43_reg_1222;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_44_reg_1228_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_44_reg_1228;
        trunc_ln50_3_reg_1234_pp0_iter2_reg <= trunc_ln50_3_reg_1234;
        trunc_ln50_3_reg_1234_pp0_iter3_reg <= trunc_ln50_3_reg_1234_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_1_reg_1300 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_2_reg_1330 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        mul_3_reg_1340 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_3_reg_1340_pp0_iter3_reg <= mul_3_reg_1340;
        trunc_ln1_reg_1097_pp0_iter2_reg <= trunc_ln1_reg_1097;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        mul_4_reg_1345 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_reg_1345_pp0_iter3_reg <= mul_4_reg_1345;
        trunc_ln50_1_reg_1103_pp0_iter2_reg <= trunc_ln50_1_reg_1103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        mul_5_reg_1350 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_reg_1270 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_1053 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln46_reg_1057[7 : 1] <= or_ln46_fu_503_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        reg_460 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        reg_470 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_11_reg_1325 <= tmp_11_fu_910_p5;
        urem_ln50_3_reg_1305 <= grp_fu_569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_reg_1335 <= tmp_12_fu_921_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln46_1_reg_1075_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1))) begin
        tmp_14_reg_1418 <= tmp_14_fu_998_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_1_reg_1180 <= tmp_1_fu_726_p5;
        tmp_2_reg_1185 <= tmp_2_fu_737_p5;
        tmp_4_reg_1190 <= tmp_4_fu_748_p5;
        tmp_s_reg_1175 <= tmp_s_fu_715_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_3_reg_1240 <= tmp_3_fu_829_p5;
        tmp_5_reg_1245 <= tmp_5_fu_840_p5;
        urem_ln46_1_reg_1250 <= grp_fu_531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_9_reg_1275 <= tmp_9_fu_867_p5;
        urem_ln50_2_reg_1280 <= grp_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln1_reg_1097 <= {{mul_ln50_2_fu_597_p2[16:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln50_1_reg_1103 <= {{mul_ln50_3_fu_616_p2[17:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln50_2_reg_1195 <= {{mul_ln50_4_fu_762_p2[17:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln50_2_reg_1195_pp0_iter2_reg <= trunc_ln50_2_reg_1195;
        trunc_ln50_2_reg_1195_pp0_iter3_reg <= trunc_ln50_2_reg_1195_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln46_1_reg_1075_pp0_iter1_reg == 1'd1) & (icmp_ln46_reg_1053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln50_3_reg_1234 <= {{mul_ln50_5_fu_813_p2[17:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_1053 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln_reg_1091 <= {{mul_ln46_fu_578_p2[17:16]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & ((icmp_ln46_reg_1053 == 1'd0) | (icmp_ln46_1_reg_1075 == 1'd0)))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & ((icmp_ln46_1_reg_1075_pp0_iter2_reg == 1'd0) | (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd0)))) begin
        ap_condition_exit_pp0_iter2_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln46_1_reg_1075_pp0_iter2_reg == 1'd0) | (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd0)))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c_1 = 9'd0;
    end else begin
        ap_sig_allocacmp_c_1 = c_fu_88;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = zext_ln50_20_fu_887_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = zext_ln50_11_fu_791_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = zext_ln50_6_fu_677_p1;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1 = zext_ln50_25_fu_903_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1 = zext_ln50_16_fu_860_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1 = zext_ln50_2_fu_645_p1;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = zext_ln50_20_fu_887_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = zext_ln50_11_fu_791_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = zext_ln50_6_fu_677_p1;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1 = zext_ln50_25_fu_903_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1 = zext_ln50_16_fu_860_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1 = zext_ln50_2_fu_645_p1;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = zext_ln50_20_fu_887_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = zext_ln50_11_fu_791_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = zext_ln50_6_fu_677_p1;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1 = zext_ln50_25_fu_903_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1 = zext_ln50_16_fu_860_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1 = zext_ln50_2_fu_645_p1;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1366_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1403_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = zext_ln50_21_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_43_reg_1222_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_40_reg_1159_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = zext_ln50_7_fu_689_p1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_31_reg_1388_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = zext_ln50_17_fu_968_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = zext_ln50_26_fu_943_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_34_reg_1129_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = zext_ln50_12_fu_803_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = zext_ln50_3_fu_657_p1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = add_4_reg_1423;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = reg_460;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = reg_470;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1 = reg_470;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1 = reg_460;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln50_2_reg_1195_pp0_iter3_reg == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln50_3_reg_1234_pp0_iter3_reg == 2'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln1_reg_1097_pp0_iter2_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln50_1_reg_1103_pp0_iter2_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln46_1_reg_1169_pp0_iter3_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln_reg_1091_pp0_iter2_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1360_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1398_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = zext_ln50_21_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_42_reg_1216_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_39_reg_1154_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = zext_ln50_7_fu_689_p1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_30_reg_1383_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = zext_ln50_17_fu_968_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = zext_ln50_26_fu_943_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_33_reg_1124_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = zext_ln50_12_fu_803_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = zext_ln50_3_fu_657_p1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = add_4_reg_1423;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = reg_460;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = reg_470;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1 = reg_470;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1 = reg_460;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln50_2_reg_1195_pp0_iter3_reg == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln50_3_reg_1234_pp0_iter3_reg == 2'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln1_reg_1097_pp0_iter2_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln50_1_reg_1103_pp0_iter2_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln46_1_reg_1169_pp0_iter3_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln_reg_1091_pp0_iter2_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1372_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1408_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = zext_ln50_21_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_44_reg_1228_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_41_reg_1164_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = zext_ln50_7_fu_689_p1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_32_reg_1393_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = zext_ln50_17_fu_968_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = zext_ln50_26_fu_943_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_35_reg_1134_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = zext_ln50_12_fu_803_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = zext_ln50_3_fu_657_p1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = add_4_reg_1423;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = reg_460;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = reg_470;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1 = reg_470;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1 = reg_460;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln50_3_reg_1234_pp0_iter3_reg == 2'd1) & ~(trunc_ln50_3_reg_1234_pp0_iter3_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln50_2_reg_1195_pp0_iter3_reg == 2'd1) & ~(trunc_ln50_2_reg_1195_pp0_iter3_reg == 2'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln50_1_reg_1103_pp0_iter2_reg == 2'd1) & ~(trunc_ln50_1_reg_1103_pp0_iter2_reg == 2'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)) | (~(trunc_ln1_reg_1097_pp0_iter2_reg == 2'd1) & ~(trunc_ln1_reg_1097_pp0_iter2_reg == 2'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln46_1_reg_1169_pp0_iter3_reg == 2'd1) & ~(trunc_ln46_1_reg_1169_pp0_iter3_reg == 2'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln_reg_1091_pp0_iter2_reg == 2'd1) & ~(trunc_ln_reg_1091_pp0_iter2_reg == 2'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln46_reg_1053_pp0_iter2_reg == 1'd1)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_452_p0 = tmp_14_reg_1418;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_452_p0 = tmp_13_reg_1378;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_452_p0 = tmp_10_reg_1355;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_452_p0 = tmp_5_reg_1245;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_452_p0 = tmp_4_reg_1190;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_452_p0 = tmp_1_reg_1180;
    end else begin
        grp_fu_452_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_452_p1 = mul_5_reg_1350_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_452_p1 = mul_4_reg_1345_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_452_p1 = mul_3_reg_1340_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_452_p1 = mul_2_reg_1330;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_452_p1 = mul_1_reg_1300;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_452_p1 = mul_reg_1270;
    end else begin
        grp_fu_452_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_456_p1 = tmp_12_reg_1335;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_456_p1 = tmp_11_reg_1325;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_456_p1 = tmp_9_reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_456_p1 = tmp_3_reg_1240;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_456_p1 = tmp_2_reg_1185;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_456_p1 = tmp_s_reg_1175;
    end else begin
        grp_fu_456_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter3_stage0) & (ap_idle_pp0_0to2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_1_fu_526_p2 = (c_1_reg_1041 + 9'd3);

assign add_ln46_2_fu_553_p2 = (c_1_reg_1041 + 9'd4);

assign add_ln46_3_fu_564_p2 = (c_1_reg_1041 + 9'd5);

assign add_ln46_4_fu_543_p2 = (c_1_reg_1041 + 9'd6);

assign add_ln46_fu_515_p2 = (c_1_reg_1041 + 9'd2);

assign add_ln50_10_fu_898_p2 = (mul_ln50 + zext_ln50_24_fu_894_p1);

assign add_ln50_11_fu_993_p2 = (mul_ln50_1 + zext_ln50_23_fu_990_p1);

assign add_ln50_1_fu_652_p2 = (mul_ln50_1 + zext_ln50_fu_632_p1);

assign add_ln50_2_fu_672_p2 = (mul_ln50 + zext_ln50_5_fu_668_p1);

assign add_ln50_3_fu_684_p2 = (mul_ln50_1 + zext_ln50_4_fu_664_p1);

assign add_ln50_4_fu_786_p2 = (mul_ln50 + zext_ln50_10_fu_782_p1);

assign add_ln50_5_fu_798_p2 = (mul_ln50_1 + zext_ln50_9_fu_778_p1);

assign add_ln50_6_fu_855_p2 = (mul_ln50 + zext_ln50_15_fu_851_p1);

assign add_ln50_7_fu_963_p2 = (mul_ln50_1 + zext_ln50_14_fu_960_p1);

assign add_ln50_8_fu_882_p2 = (mul_ln50 + zext_ln50_19_fu_878_p1);

assign add_ln50_9_fu_978_p2 = (mul_ln50_1 + zext_ln50_18_fu_975_p1);

assign add_ln50_fu_640_p2 = (mul_ln50 + zext_ln50_1_fu_636_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign grp_fu_1453_p_ce = 1'b1;

assign grp_fu_1453_p_din0 = grp_fu_452_p0;

assign grp_fu_1453_p_din1 = grp_fu_452_p1;

assign grp_fu_1453_p_opcode = 2'd0;

assign grp_fu_1457_p_ce = 1'b1;

assign grp_fu_1457_p_din0 = bitcast_ln41;

assign grp_fu_1457_p_din1 = grp_fu_456_p1;

assign grp_fu_494_p1 = 9'd85;

assign grp_fu_509_p0 = (trunc_ln46_fu_500_p1 | 8'd1);

assign grp_fu_520_p0 = (c_1_reg_1041 + 9'd2);

assign grp_fu_520_p1 = 9'd85;

assign grp_fu_531_p1 = 9'd85;

assign grp_fu_558_p0 = (c_1_reg_1041 + 9'd4);

assign grp_fu_558_p1 = 9'd85;

assign grp_fu_569_p0 = (c_1_reg_1041 + 9'd5);

assign grp_fu_569_p1 = 9'd85;

assign icmp_ln46_1_fu_537_p2 = ((add_ln46_1_fu_526_p2 < 9'd255) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_488_p2 = ((ap_sig_allocacmp_c_1 < 9'd255) ? 1'b1 : 1'b0);

assign mul_ln46_1_fu_699_p0 = mul_ln46_1_fu_699_p00;

assign mul_ln46_1_fu_699_p00 = add_ln46_1_reg_1069;

assign mul_ln46_1_fu_699_p1 = 19'd772;

assign mul_ln46_fu_578_p0 = mul_ln46_fu_578_p00;

assign mul_ln46_fu_578_p00 = c_1_reg_1041;

assign mul_ln46_fu_578_p1 = 18'd772;

assign mul_ln50_2_fu_597_p0 = mul_ln50_2_fu_597_p00;

assign mul_ln50_2_fu_597_p00 = or_ln46_reg_1057;

assign mul_ln50_2_fu_597_p1 = 17'd386;

assign mul_ln50_3_fu_616_p0 = mul_ln50_3_fu_616_p00;

assign mul_ln50_3_fu_616_p00 = add_ln46_reg_1063;

assign mul_ln50_3_fu_616_p1 = 19'd772;

assign mul_ln50_4_fu_762_p0 = mul_ln50_4_fu_762_p00;

assign mul_ln50_4_fu_762_p00 = add_ln46_2_reg_1079;

assign mul_ln50_4_fu_762_p1 = 19'd772;

assign mul_ln50_5_fu_813_p0 = mul_ln50_5_fu_813_p00;

assign mul_ln50_5_fu_813_p00 = add_ln46_3_reg_1085;

assign mul_ln50_5_fu_813_p1 = 19'd772;

assign or_ln46_fu_503_p2 = (trunc_ln46_fu_500_p1 | 8'd1);

assign trunc_ln46_fu_500_p1 = c_1_reg_1041[7:0];

assign zext_ln50_10_fu_782_p1 = grp_fu_520_p2;

assign zext_ln50_11_fu_791_p1 = add_ln50_4_fu_786_p2;

assign zext_ln50_12_fu_803_p1 = add_ln50_5_fu_798_p2;

assign zext_ln50_14_fu_960_p1 = urem_ln46_1_reg_1250;

assign zext_ln50_15_fu_851_p1 = grp_fu_531_p2;

assign zext_ln50_16_fu_860_p1 = add_ln50_6_fu_855_p2;

assign zext_ln50_17_fu_968_p1 = add_ln50_7_fu_963_p2;

assign zext_ln50_18_fu_975_p1 = urem_ln50_2_reg_1280;

assign zext_ln50_19_fu_878_p1 = grp_fu_558_p2;

assign zext_ln50_1_fu_636_p1 = grp_fu_494_p2;

assign zext_ln50_20_fu_887_p1 = add_ln50_8_fu_882_p2;

assign zext_ln50_21_fu_983_p1 = add_ln50_9_fu_978_p2;

assign zext_ln50_23_fu_990_p1 = urem_ln50_3_reg_1305;

assign zext_ln50_24_fu_894_p1 = grp_fu_569_p2;

assign zext_ln50_25_fu_903_p1 = add_ln50_10_fu_898_p2;

assign zext_ln50_26_fu_943_p1 = add_ln50_11_reg_1413;

assign zext_ln50_2_fu_645_p1 = add_ln50_fu_640_p2;

assign zext_ln50_3_fu_657_p1 = add_ln50_1_fu_652_p2;

assign zext_ln50_4_fu_664_p1 = grp_fu_509_p2;

assign zext_ln50_5_fu_668_p1 = grp_fu_509_p2;

assign zext_ln50_6_fu_677_p1 = add_ln50_2_fu_672_p2;

assign zext_ln50_7_fu_689_p1 = add_ln50_3_fu_684_p2;

assign zext_ln50_9_fu_778_p1 = grp_fu_520_p2;

assign zext_ln50_fu_632_p1 = grp_fu_494_p2;

always @ (posedge ap_clk) begin
    or_ln46_reg_1057[0] <= 1'b1;
end

endmodule //srcnn_conv2_Pipeline_COL
