{"vcs1":{"timestamp_begin":1732111842.836791610, "rt":3.22, "ut":1.33, "st":0.28}}
{"vcselab":{"timestamp_begin":1732111846.128243496, "rt":1.10, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1732111847.286939659, "rt":0.26, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732111842.282348954}
{"VCS_COMP_START_TIME": 1732111842.282348954}
{"VCS_COMP_END_TIME": 1732111849.610915212}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343604}}
{"stitch_vcselab": {"peak_mem": 231544}}
