Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 19 21:05:19 2021
| Host         : DESKTOP-FTNKO2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.074     -493.805                    279                11776        0.056        0.000                      0                11776        1.100        0.000                       0                  6769  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -0.839       -4.936                      7                   14        0.176        0.000                      0                   14        4.232        0.000                       0                   267  
  clkout2          34.166        0.000                      0                  298        0.056        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          37.797        0.000                      0                 9293        0.085        0.000                      0                 9293       49.358        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.286     -168.432                    270                  584        0.157        0.000                      0                  584  
clkout3       clkout0            -3.074     -442.683                    160                  192        1.146        0.000                      0                  192  
clkout0       clkout2             6.246        0.000                      0                   12        0.202        0.000                      0                   12  
clkout3       clkout2            11.924        0.000                      0                  135        2.792        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.021        0.000                      0                 1554        0.145        0.000                      0                 1554  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -0.839ns,  Total Violation       -4.936ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.916ns  (logic 0.761ns (12.864%)  route 5.155ns (87.136%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 8.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 3.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.611     3.017    vga/CLK_OUT1
    SLICE_X43Y76         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.228     3.245 f  vga/code_mem_reg[13]/Q
                         net (fo=87, routed)          2.303     5.548    vga/c2i4/Q[13]
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.043     5.591 f  vga/c2i4/i_/ascii_code[6]_i_172/O
                         net (fo=15, routed)          0.656     6.246    vga/c2i4/code_mem_reg[30]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.043     6.289 f  vga/c2i4/i_/ascii_code[0]_inv_i_320/O
                         net (fo=1, routed)           0.231     6.521    vga/c2i4/i_/ascii_code[0]_inv_i_320_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.043     6.564 f  vga/c2i4/i_/ascii_code[0]_inv_i_210/O
                         net (fo=1, routed)           0.000     6.564    vga/c2i4/i_/ascii_code[0]_inv_i_210_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I1_O)      0.108     6.672 f  vga/c2i4/i_/ascii_code_reg[0]_inv_i_109/O
                         net (fo=1, routed)           0.446     7.118    vga/U12/ascii_code[0]_inv_i_22_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.242 f  vga/U12/ascii_code[0]_inv_i_50/O
                         net (fo=1, routed)           0.230     7.471    vga/U12/ascii_code[0]_inv_i_50_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.043     7.514 f  vga/U12/ascii_code[0]_inv_i_22/O
                         net (fo=1, routed)           0.354     7.868    vga/U12/ascii_code[0]_inv_i_22_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.043     7.911 f  vga/U12/ascii_code[0]_inv_i_8/O
                         net (fo=1, routed)           0.406     8.317    vga/U12/ascii_code[0]_inv_i_8_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.043     8.360 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.530     8.889    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I3_O)        0.043     8.932 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     8.932    vga/U12_n_79
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.671     8.765    vga/CLK_OUT1
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.672     8.094    
                         clock uncertainty           -0.066     8.028    
    SLICE_X20Y36         FDRE (Setup_fdre_C_D)        0.066     8.094    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.871ns  (logic 0.718ns (12.230%)  route 5.153ns (87.770%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 8.761 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 3.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.611     3.017    vga/CLK_OUT1
    SLICE_X43Y76         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.228     3.245 r  vga/code_mem_reg[13]/Q
                         net (fo=87, routed)          2.303     5.548    vga/c2i4/Q[13]
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.043     5.591 r  vga/c2i4/i_/ascii_code[6]_i_172/O
                         net (fo=15, routed)          0.499     6.090    vga/c2i4_n_6
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.043     6.133 r  vga/ascii_code[6]_i_183/O
                         net (fo=15, routed)          0.645     6.778    vga/c2i4/ascii_code[0]_inv_i_93
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.043     6.821 r  vga/c2i4/i_/ascii_code[3]_i_91/O
                         net (fo=1, routed)           0.231     7.052    vga/U12/inst_mem[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.043     7.095 r  vga/U12/ascii_code[3]_i_43/O
                         net (fo=1, routed)           0.000     7.095    vga/U12/ascii_code[3]_i_43_n_0
    SLICE_X35Y30         MUXF7 (Prop_muxf7_I1_O)      0.108     7.203 r  vga/U12/ascii_code_reg[3]_i_20/O
                         net (fo=1, routed)           0.676     7.879    vga/U12/ascii_code_reg[3]_i_20_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.003 r  vga/U12/ascii_code[3]_i_10/O
                         net (fo=1, routed)           0.355     8.358    vga/U12/ascii_code[3]_i_10_n_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.043     8.401 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.443     8.845    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I3_O)        0.043     8.888 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     8.888    vga/U12_n_76
    SLICE_X25Y36         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.667     8.761    vga/CLK_OUT1
    SLICE_X25Y36         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.672     8.090    
                         clock uncertainty           -0.066     8.024    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)        0.034     8.058    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                 -0.830    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 vga/code_if_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.907ns  (logic 0.734ns (12.427%)  route 5.173ns (87.573%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 3.016 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.610     3.016    vga/CLK_OUT1
    SLICE_X45Y75         FDRE                                         r  vga/code_if_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.209     3.225 r  vga/code_if_reg[13]/Q
                         net (fo=93, routed)          1.652     4.877    vga/c2i1/Q[13]
    SLICE_X20Y60         LUT4 (Prop_lut4_I1_O)        0.133     5.010 r  vga/c2i1/i_/ascii_code[2]_i_310/O
                         net (fo=2, routed)           0.448     5.459    vga/c2i1/i_/ascii_code[2]_i_310_n_0
    SLICE_X19Y60         LUT5 (Prop_lut5_I2_O)        0.134     5.593 r  vga/c2i1/i_/ascii_code[2]_i_230/O
                         net (fo=1, routed)           0.541     6.133    vga/c2i1/i_/ascii_code[2]_i_230_n_0
    SLICE_X19Y59         LUT6 (Prop_lut6_I0_O)        0.043     6.176 r  vga/c2i1/i_/ascii_code[2]_i_121/O
                         net (fo=1, routed)           0.360     6.536    vga/U12/ascii_code[2]_i_26_1
    SLICE_X18Y59         LUT6 (Prop_lut6_I0_O)        0.043     6.579 r  vga/U12/ascii_code[2]_i_58/O
                         net (fo=1, routed)           0.433     7.012    vga/U12/ascii_code[2]_i_58_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I0_O)        0.043     7.055 r  vga/U12/ascii_code[2]_i_26/O
                         net (fo=1, routed)           0.484     7.539    vga/U12/ascii_code[2]_i_26_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I0_O)        0.043     7.582 r  vga/U12/ascii_code[2]_i_12/O
                         net (fo=1, routed)           0.958     8.540    vga/U12/ascii_code[2]_i_12_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I0_O)        0.043     8.583 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.296     8.879    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.043     8.922 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     8.922    vga/U12_n_77
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.670     8.764    vga/CLK_OUT1
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.672     8.093    
                         clock uncertainty           -0.066     8.027    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.066     8.093    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 -0.830    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.699ns  (logic 0.615ns (10.792%)  route 5.084ns (89.208%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 8.761 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 3.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.611     3.017    vga/CLK_OUT1
    SLICE_X43Y76         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.228     3.245 r  vga/code_mem_reg[13]/Q
                         net (fo=87, routed)          1.833     5.078    vga/c2i4/Q[13]
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.043     5.121 r  vga/c2i4/i_/ascii_code[6]_i_326/O
                         net (fo=4, routed)           0.466     5.587    vga/c2i4/i_/ascii_code[6]_i_326_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.043     5.630 r  vga/c2i4/i_/ascii_code[6]_i_161/O
                         net (fo=2, routed)           0.243     5.873    vga/c2i4_n_117
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.043     5.916 f  vga/ascii_code[6]_i_86/O
                         net (fo=34, routed)          0.456     6.372    vga/c2i4/ascii_code[1]_i_38
    SLICE_X45Y33         LUT5 (Prop_lut5_I3_O)        0.043     6.415 r  vga/c2i4/i_/ascii_code[4]_i_88/O
                         net (fo=1, routed)           0.445     6.860    vga/U12/inst_mem[4]
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.043     6.903 r  vga/U12/ascii_code[4]_i_38/O
                         net (fo=1, routed)           0.486     7.389    vga/U12/ascii_code[4]_i_38_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.043     7.432 r  vga/U12/ascii_code[4]_i_16/O
                         net (fo=1, routed)           0.441     7.873    vga/U12/ascii_code[4]_i_16_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.043     7.916 r  vga/U12/ascii_code[4]_i_7/O
                         net (fo=1, routed)           0.355     8.271    vga/U12/ascii_code[4]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.043     8.314 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.358     8.673    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I3_O)        0.043     8.716 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     8.716    vga/U12_n_75
    SLICE_X24Y36         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.667     8.761    vga/CLK_OUT1
    SLICE_X24Y36         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.672     8.090    
                         clock uncertainty           -0.066     8.024    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.034     8.058    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.701ns  (logic 0.572ns (10.033%)  route 5.129ns (89.967%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 8.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 3.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.611     3.017    vga/CLK_OUT1
    SLICE_X43Y76         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.228     3.245 r  vga/code_mem_reg[13]/Q
                         net (fo=87, routed)          2.303     5.548    vga/c2i4/Q[13]
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.043     5.591 r  vga/c2i4/i_/ascii_code[6]_i_172/O
                         net (fo=15, routed)          0.499     6.090    vga/c2i4_n_6
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.043     6.133 r  vga/ascii_code[6]_i_183/O
                         net (fo=15, routed)          0.465     6.598    vga/U12/ascii_code_reg[3]_i_41_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.043     6.641 r  vga/U12/ascii_code[1]_i_112/O
                         net (fo=1, routed)           0.333     6.973    vga/U12/ascii_code[1]_i_112_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.016 r  vga/U12/ascii_code[1]_i_45/O
                         net (fo=1, routed)           0.358     7.375    vga/U12/ascii_code[1]_i_45_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.043     7.418 r  vga/U12/ascii_code[1]_i_19/O
                         net (fo=1, routed)           0.363     7.780    vga/U12/ascii_code[1]_i_19_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.043     7.823 r  vga/U12/ascii_code[1]_i_9/O
                         net (fo=1, routed)           0.407     8.231    vga/U12/ascii_code[1]_i_9_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I1_O)        0.043     8.274 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.401     8.675    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.043     8.718 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     8.718    vga/U12_n_78
    SLICE_X21Y36         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.671     8.765    vga/CLK_OUT1
    SLICE_X21Y36         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.672     8.094    
                         clock uncertainty           -0.066     8.028    
    SLICE_X21Y36         FDRE (Setup_fdre_C_D)        0.034     8.062    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.699ns  (logic 0.763ns (13.389%)  route 4.936ns (86.611%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 8.764 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 3.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.611     3.017    vga/CLK_OUT1
    SLICE_X43Y76         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.228     3.245 r  vga/code_mem_reg[13]/Q
                         net (fo=87, routed)          2.303     5.548    vga/c2i4/Q[13]
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.043     5.591 r  vga/c2i4/i_/ascii_code[6]_i_172/O
                         net (fo=15, routed)          0.499     6.090    vga/c2i4_n_6
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.043     6.133 r  vga/ascii_code[6]_i_183/O
                         net (fo=15, routed)          0.517     6.650    vga/U12/ascii_code_reg[3]_i_41_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.043     6.693 r  vga/U12/ascii_code[6]_i_353/O
                         net (fo=1, routed)           0.323     7.016    vga/U12/ascii_code[6]_i_353_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.043     7.059 r  vga/U12/ascii_code[6]_i_187/O
                         net (fo=1, routed)           0.000     7.059    vga/U12/ascii_code[6]_i_187_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.108     7.167 r  vga/U12/ascii_code_reg[6]_i_96/O
                         net (fo=1, routed)           0.000     7.167    vga/U12/ascii_code_reg[6]_i_96_n_0
    SLICE_X34Y30         MUXF8 (Prop_muxf8_I1_O)      0.043     7.210 r  vga/U12/ascii_code_reg[6]_i_51/O
                         net (fo=1, routed)           0.427     7.637    vga/U12/ascii_code_reg[6]_i_51_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I4_O)        0.126     7.763 r  vga/U12/ascii_code[6]_i_26/O
                         net (fo=1, routed)           0.486     8.248    vga/U12/ascii_code[6]_i_26_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I1_O)        0.043     8.291 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.381     8.673    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I3_O)        0.043     8.716 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     8.716    vga/U12_n_73
    SLICE_X21Y35         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.670     8.764    vga/CLK_OUT1
    SLICE_X21Y35         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.672     8.093    
                         clock uncertainty           -0.066     8.027    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)        0.033     8.060    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.540ns  (logic 0.564ns (10.180%)  route 4.976ns (89.820%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 8.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.980ns = ( 3.020 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.614     3.020    vga/CLK_OUT1
    SLICE_X46Y70         FDRE                                         r  vga/code_exe_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.263     3.283 f  vga/code_exe_reg[14]/Q
                         net (fo=91, routed)          1.866     5.149    vga/code_exe[14]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.043     5.192 r  vga/ascii_code[6]_i_227/O
                         net (fo=44, routed)          0.552     5.744    vga/ascii_code[6]_i_227_n_0
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.043     5.787 r  vga/ascii_code[5]_i_97/O
                         net (fo=2, routed)           0.610     6.397    vga/U12/ascii_code[5]_i_18_5
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.043     6.440 r  vga/U12/ascii_code[5]_i_43/O
                         net (fo=1, routed)           0.481     6.921    vga/U12/ascii_code[5]_i_43_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.043     6.964 r  vga/U12/ascii_code[5]_i_18/O
                         net (fo=1, routed)           0.409     7.373    vga/U12/ascii_code[5]_i_18_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.043     7.416 r  vga/U12/ascii_code[5]_i_8/O
                         net (fo=1, routed)           0.664     8.079    vga/U12/data2[5]
    SLICE_X25Y36         LUT6 (Prop_lut6_I1_O)        0.043     8.122 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.395     8.517    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I3_O)        0.043     8.560 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     8.560    vga/U12_n_74
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.671     8.765    vga/CLK_OUT1
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.672     8.094    
                         clock uncertainty           -0.066     8.028    
    SLICE_X20Y36         FDRE (Setup_fdre_C_D)        0.065     8.093    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.223ns (21.906%)  route 0.795ns (78.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.203ns = ( 8.797 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.806    -1.788    vga/CLK_OUT1
    SLICE_X24Y36         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.795    -0.770    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.703     8.797    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.597     8.200    
                         clock uncertainty           -0.066     8.134    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.718    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.223ns (22.066%)  route 0.788ns (77.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.203ns = ( 8.797 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.806    -1.788    vga/CLK_OUT1
    SLICE_X25Y36         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.788    -0.778    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.703     8.797    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.597     8.200    
                         clock uncertainty           -0.066     8.134    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.718    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.259ns (27.288%)  route 0.690ns (72.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.203ns = ( 8.797 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.808    -1.786    vga/CLK_OUT1
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.259    -1.527 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.690    -0.837    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.703     8.797    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.597     8.200    
                         clock uncertainty           -0.066     8.134    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.718    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  8.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.100ns (23.529%)  route 0.325ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.742    -0.451    vga/CLK_OUT1
    SLICE_X21Y36         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.325    -0.026    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.118ns (27.369%)  route 0.313ns (72.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.742    -0.451    vga/CLK_OUT1
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.118    -0.333 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.313    -0.019    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.118ns (27.242%)  route 0.315ns (72.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.742    -0.451    vga/CLK_OUT1
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.118    -0.333 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.315    -0.017    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.100ns (21.006%)  route 0.376ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.742    -0.451    vga/CLK_OUT1
    SLICE_X21Y35         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.376     0.025    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.118ns (24.628%)  route 0.361ns (75.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.742    -0.451    vga/CLK_OUT1
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.333 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.361     0.029    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.100ns (18.740%)  route 0.434ns (81.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.738    -0.455    vga/CLK_OUT1
    SLICE_X25Y36         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.434     0.079    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.100ns (18.348%)  route 0.445ns (81.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.738    -0.455    vga/CLK_OUT1
    SLICE_X24Y36         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.445     0.090    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.038    -0.385    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 vga/strdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.213ns (35.392%)  route 0.389ns (64.608%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.743    -0.450    vga/CLK_OUT1
    SLICE_X19Y36         FDRE                                         r  vga/strdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.091    -0.359 r  vga/strdata_reg[42]/Q
                         net (fo=1, routed)           0.051    -0.308    vga/U12/strdata[37]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.066    -0.242 r  vga/U12/ascii_code[2]_i_8/O
                         net (fo=1, routed)           0.169    -0.073    vga/U12/ascii_code[2]_i_8_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.028    -0.045 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.169     0.124    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.028     0.152 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.152    vga/U12_n_77
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.001    -0.457    vga/CLK_OUT1
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.038    -0.420    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.087    -0.333    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 vga/strdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.184ns (27.213%)  route 0.492ns (72.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.745    -0.448    vga/CLK_OUT1
    SLICE_X15Y38         FDRE                                         r  vga/strdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.100    -0.348 r  vga/strdata_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.245    vga/U12/strdata[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.028    -0.217 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.222     0.005    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.028     0.033 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.168     0.201    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I1_O)        0.028     0.229 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.229    vga/U12_n_78
    SLICE_X21Y36         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.001    -0.457    vga/CLK_OUT1
    SLICE_X21Y36         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.038    -0.420    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.060    -0.360    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 vga/strdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.267ns (34.370%)  route 0.510ns (65.630%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.744    -0.449    vga/CLK_OUT1
    SLICE_X15Y37         FDRE                                         r  vga/strdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.100    -0.349 r  vga/strdata_reg[53]/Q
                         net (fo=1, routed)           0.083    -0.266    vga/U12/strdata[47]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.028    -0.238 r  vga/U12/ascii_code[5]_i_15/O
                         net (fo=1, routed)           0.000    -0.238    vga/U12/ascii_code[5]_i_15_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.043    -0.195 r  vga/U12/ascii_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.291     0.096    vga/U12/ascii_code_reg[5]_i_7_n_0
    SLICE_X20Y37         LUT5 (Prop_lut5_I3_O)        0.068     0.164 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.136     0.300    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I1_O)        0.028     0.328 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    vga/U12_n_74
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.001    -0.457    vga/CLK_OUT1
    SLICE_X20Y36         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.038    -0.420    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.087    -0.333    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.661    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y14     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X50Y71     vga/code_exe_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X32Y57     vga/code_exe_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y65     vga/code_exe_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y59     vga/code_exe_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y77     vga/code_exe_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y64     vga/code_exe_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y64     vga/code_exe_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y61     vga/data_buf_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y61     vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y65     vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y64     vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y64     vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.166ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.481ns (8.458%)  route 5.206ns (91.542%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.808    -1.786    vga/U12/CLK_OUT3
    SLICE_X19Y34         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.761    -0.802    vga/U12/h_count_reg_n_0_[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.043    -0.759 r  vga/U12/data_buf_reg_0_3_0_5_i_176/O
                         net (fo=4, routed)           0.332    -0.427    vga/U12/data_buf_reg_0_3_0_5_i_176_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.043    -0.384 r  vga/U12/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=148, routed)         1.978     1.595    vga/U12/data_buf_reg_0_3_0_5_i_105_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.043     1.638 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.848     2.485    vga/U12/R[3]_i_20_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.043     2.528 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.101     2.629    vga/U12/dout643_out
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.043     2.672 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.619     3.291    vga/U12/dout1
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.043     3.334 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.567     3.901    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X9Y36          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.022    38.067    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.067    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                 34.166    

Slack (MET) :             34.210ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.491ns (8.823%)  route 5.074ns (91.177%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.808    -1.786    vga/U12/CLK_OUT3
    SLICE_X19Y34         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.761    -0.802    vga/U12/h_count_reg_n_0_[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.043    -0.759 r  vga/U12/data_buf_reg_0_3_0_5_i_176/O
                         net (fo=4, routed)           0.332    -0.427    vga/U12/data_buf_reg_0_3_0_5_i_176_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.043    -0.384 r  vga/U12/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=148, routed)         1.978     1.595    vga/U12/data_buf_reg_0_3_0_5_i_105_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.043     1.638 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.848     2.485    vga/U12/R[3]_i_20_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.043     2.528 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.101     2.629    vga/U12/dout643_out
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.043     2.672 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.619     3.291    vga/U12/dout1
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.053     3.344 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.435     3.779    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)       -0.101    37.988    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.988    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                 34.210    

Slack (MET) :             34.353ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.489ns (9.004%)  route 4.942ns (90.996%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.808    -1.786    vga/U12/CLK_OUT3
    SLICE_X19Y34         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.761    -0.802    vga/U12/h_count_reg_n_0_[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.043    -0.759 r  vga/U12/data_buf_reg_0_3_0_5_i_176/O
                         net (fo=4, routed)           0.332    -0.427    vga/U12/data_buf_reg_0_3_0_5_i_176_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.043    -0.384 r  vga/U12/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=148, routed)         1.978     1.595    vga/U12/data_buf_reg_0_3_0_5_i_105_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.043     1.638 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.848     2.485    vga/U12/R[3]_i_20_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.043     2.528 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.101     2.629    vga/U12/dout643_out
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.043     2.672 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.618     3.290    vga/U12/dout1
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.051     3.341 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.304     3.645    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.091    37.998    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 34.353    

Slack (MET) :             34.464ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.489ns (9.190%)  route 4.832ns (90.810%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.808    -1.786    vga/U12/CLK_OUT3
    SLICE_X19Y34         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.761    -0.802    vga/U12/h_count_reg_n_0_[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.043    -0.759 r  vga/U12/data_buf_reg_0_3_0_5_i_176/O
                         net (fo=4, routed)           0.332    -0.427    vga/U12/data_buf_reg_0_3_0_5_i_176_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.043    -0.384 r  vga/U12/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=148, routed)         1.978     1.595    vga/U12/data_buf_reg_0_3_0_5_i_105_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.043     1.638 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.848     2.485    vga/U12/R[3]_i_20_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.043     2.528 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.101     2.629    vga/U12/dout643_out
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.043     2.672 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.618     3.290    vga/U12/dout1
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.051     3.341 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.193     3.535    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.091    37.998    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.464    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.491ns (9.571%)  route 4.639ns (90.429%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.808    -1.786    vga/U12/CLK_OUT3
    SLICE_X19Y34         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.761    -0.802    vga/U12/h_count_reg_n_0_[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.043    -0.759 r  vga/U12/data_buf_reg_0_3_0_5_i_176/O
                         net (fo=4, routed)           0.332    -0.427    vga/U12/data_buf_reg_0_3_0_5_i_176_n_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.043    -0.384 r  vga/U12/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=148, routed)         1.978     1.595    vga/U12/data_buf_reg_0_3_0_5_i_105_n_0
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.043     1.638 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.848     2.485    vga/U12/R[3]_i_20_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.043     2.528 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.101     2.629    vga/U12/dout643_out
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.043     2.672 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.619     3.291    vga/U12/dout1
    SLICE_X8Y36          LUT5 (Prop_lut5_I4_O)        0.053     3.344 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     3.344    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.057    38.146    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.356ns (8.998%)  route 3.600ns (91.002%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         1.401     1.544    vga/U12/v_count_reg[6]_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.047     1.591 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.577     2.168    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.672    38.766    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.597    38.170    
                         clock uncertainty           -0.081    38.088    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)       -0.091    37.997    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.930ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.356ns (9.256%)  route 3.490ns (90.744%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         1.401     1.544    vga/U12/v_count_reg[6]_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.047     1.591 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.466     2.058    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.672    38.766    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.597    38.170    
                         clock uncertainty           -0.081    38.088    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)       -0.101    37.987    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.987    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 35.930    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.352ns (9.390%)  route 3.397ns (90.610%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         1.293     1.437    vga/U12/v_count_reg[6]_1
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.043     1.480 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.481     1.961    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.010    38.079    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.127ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.352ns (9.390%)  route 3.397ns (90.610%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         1.293     1.437    vga/U12/v_count_reg[6]_1
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.043     1.480 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.481     1.961    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.597    38.171    
                         clock uncertainty           -0.081    38.089    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.002    38.087    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.127    

Slack (MET) :             36.565ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.352ns (10.428%)  route 3.024ns (89.572%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         1.401     1.544    vga/U12/v_count_reg[6]_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.043     1.587 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     1.587    vga/U12/B[3]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.672    38.766    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.597    38.170    
                         clock uncertainty           -0.081    38.088    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.064    38.152    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                 36.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.160%)  route 0.094ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.094    -0.285    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.342    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.433%)  route 0.106ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.106    -0.266    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.442    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.340    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.130%)  route 0.102ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.091    -0.382 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.102    -0.279    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.442    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.379    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.094    -0.285    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.404    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  DISPLAY/P2S_LED/buff_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.275    DISPLAY/P2S_LED/buff[13]
    SLICE_X6Y89          LUT5 (Prop_lut5_I0_O)        0.028    -0.247 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.040    -0.454    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.087    -0.367    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.196%)  route 0.106ns (53.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.106    -0.274    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.460    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.394    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.136%)  route 0.072ns (41.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X21Y89         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.072    -0.329    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X21Y89         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.526    BTN_SCAN/CLK_OUT3
    SLICE_X21Y89         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.026    -0.501    
    SLICE_X21Y89         FDRE (Hold_fdre_C_D)         0.049    -0.452    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.130ns (54.808%)  route 0.107ns (45.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y83          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          0.107    -0.262    DISPLAY/P2S_SEG/state[0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.030    -0.232 r  DISPLAY/P2S_SEG/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/P2S_SEG/data_count[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.039    -0.459    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.093    -0.366    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.132ns (54.728%)  route 0.109ns (45.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y83          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          0.109    -0.260    DISPLAY/P2S_SEG/state[0]
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.032    -0.228 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_0
    SLICE_X2Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.039    -0.459    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.096    -0.363    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.965%)  route 0.109ns (46.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y83          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          0.109    -0.260    DISPLAY/P2S_SEG/state[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.028    -0.232 r  DISPLAY/P2S_SEG/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/P2S_SEG/data_count[1]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.039    -0.459    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.087    -0.372    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X21Y89     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y89      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y89      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y89      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y90      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X4Y81      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       37.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.797ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[40][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 0.831ns (6.886%)  route 11.237ns (93.114%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.283ns = ( 50.283 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 f  add/i__i_2/O[1]
                         net (fo=1606, routed)        4.233     5.172    core/mem/add/data_reg[0][0][1]
    SLICE_X70Y58         LUT3 (Prop_lut3_I1_O)        0.127     5.299 f  core/mem/add/i___17_i_2/O
                         net (fo=120, routed)         3.468     8.766    core/mem/add/rs1_data_reg_reg[3]_3
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.134     8.900 f  core/mem/add/data[40][7]_i_4/O
                         net (fo=8, routed)           2.108    11.009    core/mem/add/rs1_data_reg_reg[3]_49
    SLICE_X68Y62         LUT5 (Prop_lut5_I0_O)        0.043    11.052 f  core/mem/add/data[40][0]_i_2/O
                         net (fo=1, routed)           1.000    12.052    core/mem/add/data[40][0]_i_2_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.043    12.095 r  core/mem/add/data[40][0]_i_1/O
                         net (fo=1, routed)           0.000    12.095    core/mem/ram/data_reg[40][7]_1[0]
    SLICE_X56Y65         FDRE                                         r  core/mem/ram/data_reg[40][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.425    50.283    core/mem/ram/debug_clk
    SLICE_X56Y65         FDRE                                         r  core/mem/ram/data_reg[40][0]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.920    
                         clock uncertainty           -0.095    49.825    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)        0.067    49.892    core/mem/ram/data_reg[40][0]
  -------------------------------------------------------------------
                         required time                         49.892    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                 37.797    

Slack (MET) :             37.841ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[20][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 0.395ns (3.231%)  route 11.829ns (96.769%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 50.518 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.556    -0.039    core/mem/debug_clk
    SLICE_X51Y67         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.223     0.184 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         4.190     4.374    core/mem/ram/data_reg[102][6]_0
    SLICE_X66Y47         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         4.596     9.013    core/mem/ram/bhw_reg_reg[1]_rep__1_1
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.043     9.056 f  core/mem/ram/data[52][7]_i_2/O
                         net (fo=5, routed)           2.267    11.323    core/mem/add/data_reg[52][7]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.043    11.366 r  core/mem/add/data[20][7]_i_2/O
                         net (fo=1, routed)           0.776    12.142    core/mem/add/data[20][7]_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.043    12.185 r  core/mem/add/data[20][7]_i_1/O
                         net (fo=1, routed)           0.000    12.185    core/mem/ram/data_reg[20][7]_1[2]
    SLICE_X47Y44         FDRE                                         r  core/mem/ram/data_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.660    50.518    core/mem/ram/debug_clk
    SLICE_X47Y44         FDRE                                         r  core/mem/ram/data_reg[20][7]/C  (IS_INVERTED)
                         clock pessimism             -0.436    50.082    
                         clock uncertainty           -0.095    49.987    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.038    50.025    core/mem/ram/data_reg[20][7]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                 37.841    

Slack (MET) :             38.026ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[68][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.967ns  (logic 0.395ns (3.301%)  route 11.572ns (96.699%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.344ns = ( 50.344 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.556    -0.039    core/mem/debug_clk
    SLICE_X51Y67         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.223     0.184 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         4.190     4.374    core/mem/ram/data_reg[102][6]_0
    SLICE_X66Y47         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         4.596     9.013    core/mem/ram/bhw_reg_reg[1]_rep__1_1
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.043     9.056 f  core/mem/ram/data[52][7]_i_2/O
                         net (fo=5, routed)           1.940    10.996    core/mem/add/data_reg[52][7]
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.043    11.039 r  core/mem/add/data[68][7]_i_2/O
                         net (fo=1, routed)           0.847    11.885    core/mem/add/data[68][7]_i_2_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.043    11.928 r  core/mem/add/data[68][7]_i_1/O
                         net (fo=1, routed)           0.000    11.928    core/mem/ram/data_reg[68][7]_1[3]
    SLICE_X42Y65         FDRE                                         r  core/mem/ram/data_reg[68][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.486    50.344    core/mem/ram/debug_clk
    SLICE_X42Y65         FDRE                                         r  core/mem/ram/data_reg[68][7]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.981    
                         clock uncertainty           -0.095    49.886    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.068    49.954    core/mem/ram/data_reg[68][7]
  -------------------------------------------------------------------
                         required time                         49.954    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                 38.026    

Slack (MET) :             38.317ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[46][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.612ns  (logic 0.395ns (3.402%)  route 11.217ns (96.598%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 50.279 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.556    -0.039    core/mem/debug_clk
    SLICE_X51Y67         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.223     0.184 f  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         4.190     4.374    core/mem/ram/data_reg[102][6]_0
    SLICE_X66Y47         LUT2 (Prop_lut2_I0_O)        0.043     4.417 r  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         4.749     9.166    core/mem/add/data_reg[97][7]
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.043     9.209 f  core/mem/add/data[46][3]_i_2/O
                         net (fo=4, routed)           1.495    10.704    core/mem/add/data[46][3]_i_2_n_0
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.043    10.747 f  core/mem/add/data[46][0]_i_2/O
                         net (fo=1, routed)           0.783    11.530    core/mem/add/data[46][0]_i_2_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.043    11.573 r  core/mem/add/data[46][0]_i_1/O
                         net (fo=1, routed)           0.000    11.573    core/mem/ram/data_reg[46][7]_1[0]
    SLICE_X62Y69         FDRE                                         r  core/mem/ram/data_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.421    50.279    core/mem/ram/debug_clk
    SLICE_X62Y69         FDRE                                         r  core/mem/ram/data_reg[46][0]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.916    
                         clock uncertainty           -0.095    49.821    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)        0.069    49.890    core/mem/ram/data_reg[46][0]
  -------------------------------------------------------------------
                         required time                         49.890    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 38.317    

Slack (MET) :             38.396ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[22][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.519ns  (logic 0.792ns (6.876%)  route 10.727ns (93.124%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.339ns = ( 50.339 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        3.682     4.620    core/mem/add/data_reg[0][0][1]
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.129     4.749 f  core/mem/add/i___171/O
                         net (fo=166, routed)         5.490    10.240    core/mem/ram/data_reg[101][2]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.136    10.376 r  core/mem/ram/data[22][7]_i_3/O
                         net (fo=1, routed)           1.127    11.502    core/mem/add/data_reg[22][7]
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.043    11.545 r  core/mem/add/data[22][7]_i_1/O
                         net (fo=1, routed)           0.000    11.545    core/mem/ram/data_reg[22][7]_1[7]
    SLICE_X48Y69         FDRE                                         r  core/mem/ram/data_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.481    50.339    core/mem/ram/debug_clk
    SLICE_X48Y69         FDRE                                         r  core/mem/ram/data_reg[22][7]/C  (IS_INVERTED)
                         clock pessimism             -0.341    49.998    
                         clock uncertainty           -0.095    49.903    
    SLICE_X48Y69         FDRE (Setup_fdre_C_D)        0.038    49.941    core/mem/ram/data_reg[22][7]
  -------------------------------------------------------------------
                         required time                         49.941    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                 38.396    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[39][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 0.395ns (3.416%)  route 11.169ns (96.584%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 50.348 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.556    -0.039    core/mem/debug_clk
    SLICE_X51Y67         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.223     0.184 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         4.190     4.374    core/mem/ram/data_reg[102][6]_0
    SLICE_X66Y47         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         4.840     9.256    core/mem/ram/bhw_reg_reg[1]_rep__1_1
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.043     9.299 f  core/mem/ram/data[119][2]_i_2/O
                         net (fo=7, routed)           1.249    10.548    core/mem/ram/rs2_data_reg_reg[10]
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.043    10.591 r  core/mem/ram/data[39][2]_i_2/O
                         net (fo=1, routed)           0.891    11.482    core/mem/ram/data[39][2]_i_2_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.043    11.525 r  core/mem/ram/data[39][2]_i_1/O
                         net (fo=1, routed)           0.000    11.525    core/mem/ram/data[39][2]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  core/mem/ram/data_reg[39][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.490    50.348    core/mem/ram/debug_clk
    SLICE_X39Y62         FDRE                                         r  core/mem/ram/data_reg[39][2]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.985    
                         clock uncertainty           -0.095    49.890    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.038    49.928    core/mem/ram/data_reg[39][2]
  -------------------------------------------------------------------
                         required time                         49.928    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.512ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[29][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 0.792ns (6.938%)  route 10.624ns (93.062%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.343ns = ( 50.343 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 f  add/i__i_2/O[1]
                         net (fo=1606, routed)        3.682     4.620    core/mem/add/data_reg[0][0][1]
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.129     4.749 r  core/mem/add/i___171/O
                         net (fo=166, routed)         5.324    10.073    core/mem/ram/data_reg[101][2]_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.136    10.209 r  core/mem/ram/data[29][7]_i_3/O
                         net (fo=1, routed)           1.190    11.400    core/mem/ram/data[29][7]_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.043    11.443 r  core/mem/ram/data[29][7]_i_1/O
                         net (fo=1, routed)           0.000    11.443    core/mem/ram/data[29][7]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  core/mem/ram/data_reg[29][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.485    50.343    core/mem/ram/debug_clk
    SLICE_X42Y66         FDRE                                         r  core/mem/ram/data_reg[29][7]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.980    
                         clock uncertainty           -0.095    49.885    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.069    49.954    core/mem/ram/data_reg[29][7]
  -------------------------------------------------------------------
                         required time                         49.954    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                 38.512    

Slack (MET) :             38.580ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[40][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.258ns  (logic 0.831ns (7.382%)  route 10.427ns (92.618%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 50.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 f  add/i__i_2/O[1]
                         net (fo=1606, routed)        4.233     5.172    core/mem/add/data_reg[0][0][1]
    SLICE_X70Y58         LUT3 (Prop_lut3_I1_O)        0.127     5.299 f  core/mem/add/i___17_i_2/O
                         net (fo=120, routed)         3.468     8.766    core/mem/add/rs1_data_reg_reg[3]_3
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.134     8.900 f  core/mem/add/data[40][7]_i_4/O
                         net (fo=8, routed)           1.608    10.508    core/mem/add/rs1_data_reg_reg[3]_49
    SLICE_X63Y51         LUT5 (Prop_lut5_I0_O)        0.043    10.551 f  core/mem/add/data[40][5]_i_2/O
                         net (fo=1, routed)           0.691    11.242    core/mem/add/data[40][5]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.043    11.285 r  core/mem/add/data[40][5]_i_1/O
                         net (fo=1, routed)           0.000    11.285    core/mem/ram/data_reg[40][7]_1[4]
    SLICE_X64Y60         FDRE                                         r  core/mem/ram/data_reg[40][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.427    50.285    core/mem/ram/debug_clk
    SLICE_X64Y60         FDRE                                         r  core/mem/ram/data_reg[40][5]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.922    
                         clock uncertainty           -0.095    49.827    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.037    49.864    core/mem/ram/data_reg[40][5]
  -------------------------------------------------------------------
                         required time                         49.864    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                 38.580    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[54][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.259ns  (logic 0.792ns (7.034%)  route 10.467ns (92.966%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 50.340 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        3.682     4.620    core/mem/add/data_reg[0][0][1]
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.129     4.749 f  core/mem/add/i___171/O
                         net (fo=166, routed)         5.507    10.256    core/mem/ram/data_reg[101][2]_1
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.136    10.392 r  core/mem/ram/data[54][7]_i_2/O
                         net (fo=1, routed)           0.852    11.243    core/mem/ram/data[54][7]_i_2_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.043    11.286 r  core/mem/ram/data[54][7]_i_1/O
                         net (fo=1, routed)           0.000    11.286    core/mem/ram/data[54][7]_i_1_n_0
    SLICE_X46Y82         FDRE                                         r  core/mem/ram/data_reg[54][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.482    50.340    core/mem/ram/debug_clk
    SLICE_X46Y82         FDRE                                         r  core/mem/ram/data_reg[54][7]/C  (IS_INVERTED)
                         clock pessimism             -0.363    49.977    
                         clock uncertainty           -0.095    49.882    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)        0.069    49.951    core/mem/ram/data_reg[54][7]
  -------------------------------------------------------------------
                         required time                         49.951    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 38.665    

Slack (MET) :             38.692ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[63][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.406ns  (logic 0.395ns (3.463%)  route 11.011ns (96.537%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 50.520 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.556    -0.039    core/mem/debug_clk
    SLICE_X51Y67         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.223     0.184 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         4.190     4.374    core/mem/ram/data_reg[102][6]_0
    SLICE_X66Y47         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         4.840     9.256    core/mem/ram/bhw_reg_reg[1]_rep__1_1
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.043     9.299 f  core/mem/ram/data[119][2]_i_2/O
                         net (fo=7, routed)           1.366    10.665    core/mem/add/data_reg[63][2]_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.043    10.708 r  core/mem/add/data[63][2]_i_3/O
                         net (fo=1, routed)           0.615    11.324    core/mem/add/data[63][2]_i_3_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.043    11.367 r  core/mem/add/data[63][2]_i_1/O
                         net (fo=1, routed)           0.000    11.367    core/mem/ram/data_reg[63][7]_1[2]
    SLICE_X42Y49         FDRE                                         r  core/mem/ram/data_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.662    50.520    core/mem/ram/debug_clk
    SLICE_X42Y49         FDRE                                         r  core/mem/ram/data_reg[63][2]/C  (IS_INVERTED)
                         clock pessimism             -0.436    50.084    
                         clock uncertainty           -0.095    49.989    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.069    50.058    core/mem/ram/data_reg[63][2]
  -------------------------------------------------------------------
                         required time                         50.058    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 38.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.685     0.386    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X39Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.100     0.486 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.055     0.540    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[2]
    SLICE_X38Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.924     0.620    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X38Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.223     0.397    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.059     0.456    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.646     0.347    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X59Y90         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.100     0.447 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.056     0.502    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[22]_0[6]
    SLICE_X58Y90         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.885     0.581    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X58Y90         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.223     0.358    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.059     0.417    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.193ns (42.666%)  route 0.259ns (57.334%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.297    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X56Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     0.415 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.259     0.674    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][32]
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.028     0.702 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[30].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.702    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[30]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.749 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.749    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[30]
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.887     0.583    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism             -0.023     0.560    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.092     0.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.192ns (42.165%)  route 0.263ns (57.835%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.297    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X56Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     0.415 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.263     0.678    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][32]
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.028     0.706 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.706    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[31]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.752 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.752    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[31]
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.887     0.583    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.023     0.560    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.092     0.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.193ns (42.385%)  route 0.262ns (57.615%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.297    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X56Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     0.415 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.262     0.677    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][32]
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.028     0.705 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.705    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[29]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.752 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.752    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[29]
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.887     0.583    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism             -0.023     0.560    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.092     0.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.196ns (42.484%)  route 0.265ns (57.516%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.297    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X56Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     0.415 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.265     0.680    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][32]
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.028     0.708 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.708    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[28]
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.758 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.758    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[28]
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.887     0.583    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism             -0.023     0.560    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.092     0.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.702    -0.491    clk_cpu
    SLICE_X87Y49         FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.391 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.055    -0.336    rst_count[0]
    SLICE_X87Y49         FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.961    -0.497    clk_cpu
    SLICE_X87Y49         FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.007    -0.491    
    SLICE_X87Y49         FDRE (Hold_fdre_C_D)         0.047    -0.444    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.688     0.389    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X24Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_fdre_C_Q)         0.100     0.489 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[15]/Q
                         net (fo=1, routed)           0.058     0.547    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[15]
    SLICE_X24Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.928     0.624    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X24Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.235     0.389    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.049     0.438    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.688     0.389    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X24Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_fdre_C_Q)         0.100     0.489 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/Q
                         net (fo=1, routed)           0.057     0.546    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[14]
    SLICE_X24Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.928     0.624    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X24Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.235     0.389    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.047     0.436    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.646     0.347    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X60Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.100     0.447 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.057     0.504    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[1]
    SLICE_X60Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.885     0.581    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X60Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.234     0.347    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.047     0.394    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X61Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X61Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X60Y90     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X22Y95     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X34Y97     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X37Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y98     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X56Y71     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X56Y71     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X56Y71     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X56Y71     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X56Y71     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X56Y71     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          270  Failing Endpoints,  Worst Slack       -1.286ns,  Total Violation     -168.432ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.576ns (10.233%)  route 5.053ns (89.767%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.434    -0.227    vga/U12/p_0_in[1]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=160, routed)         2.081     1.897    core/register/code_if_reg[31]
    SLICE_X23Y78         MUXF8 (Prop_muxf8_S_O)       0.141     2.038 r  core/register/code_wb_reg[24]_i_2/O
                         net (fo=1, routed)           1.201     3.239    vga/U12/code_if_reg[24]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.126     3.365 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.476     3.841    vga/debug_data[24]
    SLICE_X27Y60         FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.498     3.592    vga/CLK_OUT1
    SLICE_X27Y60         FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.761    
                         clock uncertainty           -0.201     2.559    
    SLICE_X27Y60         FDRE (Setup_fdre_C_D)       -0.005     2.554    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.277ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.576ns (10.246%)  route 5.046ns (89.754%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.434    -0.227    vga/U12/p_0_in[1]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=160, routed)         2.081     1.897    core/register/code_if_reg[31]
    SLICE_X23Y78         MUXF8 (Prop_muxf8_S_O)       0.141     2.038 r  core/register/code_wb_reg[24]_i_2/O
                         net (fo=1, routed)           1.201     3.239    vga/U12/code_if_reg[24]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.126     3.365 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.469     3.834    vga/debug_data[24]
    SLICE_X29Y63         FDRE                                         r  vga/code_id_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.496     3.590    vga/CLK_OUT1
    SLICE_X29Y63         FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.759    
                         clock uncertainty           -0.201     2.557    
    SLICE_X29Y63         FDRE (Setup_fdre_C_D)       -0.001     2.556    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 -1.277    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.352ns (6.372%)  route 5.172ns (93.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 3.511 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         3.232     3.375    core/register/code_mem_reg[16]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.043     3.418 r  core/register/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.318     3.736    vga/Debug_data[4]
    SLICE_X53Y75         FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.417     3.511    vga/CLK_OUT1
    SLICE_X53Y75         FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.680    
                         clock uncertainty           -0.201     2.478    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)       -0.018     2.460    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          2.460    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.576ns (10.369%)  route 4.979ns (89.631%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.434    -0.227    vga/U12/p_0_in[1]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=160, routed)         2.081     1.897    core/register/code_if_reg[31]
    SLICE_X23Y78         MUXF8 (Prop_muxf8_S_O)       0.141     2.038 r  core/register/code_wb_reg[24]_i_2/O
                         net (fo=1, routed)           1.201     3.239    vga/U12/code_if_reg[24]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.126     3.365 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.402     3.767    vga/debug_data[24]
    SLICE_X26Y61         FDRE                                         r  vga/code_exe_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.497     3.591    vga/CLK_OUT1
    SLICE_X26Y61         FDRE                                         r  vga/code_exe_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.760    
                         clock uncertainty           -0.201     2.558    
    SLICE_X26Y61         FDRE (Setup_fdre_C_D)       -0.015     2.543    vga/code_exe_reg[24]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.395ns (7.429%)  route 4.922ns (92.571%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 f  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         1.216     1.359    vga/U12/v_count_reg[6]_1
    SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.043     1.402 f  vga/U12/code_wb[31]_i_3/O
                         net (fo=2, routed)           0.113     1.515    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I2_O)        0.043     1.558 r  vga/U12/code_id[31]_i_1/O
                         net (fo=32, routed)          1.971     3.529    vga/U12_n_149
    SLICE_X44Y82         FDRE                                         r  vga/code_id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.484     3.578    vga/CLK_OUT1
    SLICE_X44Y82         FDRE                                         r  vga/code_id_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.747    
                         clock uncertainty           -0.201     2.545    
    SLICE_X44Y82         FDRE (Setup_fdre_C_CE)      -0.197     2.348    vga/code_id_reg[0]
  -------------------------------------------------------------------
                         required time                          2.348    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.352ns (6.485%)  route 5.076ns (93.515%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 3.511 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         3.232     3.375    core/register/code_mem_reg[16]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.043     3.418 r  core/register/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.221     3.639    vga/Debug_data[4]
    SLICE_X53Y74         FDRE                                         r  vga/code_wb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.417     3.511    vga/CLK_OUT1
    SLICE_X53Y74         FDRE                                         r  vga/code_wb_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.680    
                         clock uncertainty           -0.201     2.478    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)       -0.018     2.460    vga/code_wb_reg[16]
  -------------------------------------------------------------------
                         required time                          2.460    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -1.175ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.576ns (10.467%)  route 4.927ns (89.533%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 3.587 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.434    -0.227    vga/U12/p_0_in[1]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=160, routed)         2.081     1.897    core/register/code_if_reg[31]
    SLICE_X23Y78         MUXF8 (Prop_muxf8_S_O)       0.141     2.038 r  core/register/code_wb_reg[24]_i_2/O
                         net (fo=1, routed)           1.201     3.239    vga/U12/code_if_reg[24]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.126     3.365 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.350     3.715    vga/debug_data[24]
    SLICE_X27Y67         FDRE                                         r  vga/code_mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.493     3.587    vga/CLK_OUT1
    SLICE_X27Y67         FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.756    
                         clock uncertainty           -0.201     2.554    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)       -0.015     2.539    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                          2.539    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 -1.175    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.352ns (6.479%)  route 5.081ns (93.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         3.232     3.375    core/register/code_mem_reg[16]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.043     3.418 r  core/register/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.227     3.645    vga/Debug_data[4]
    SLICE_X53Y72         FDRE                                         r  vga/code_id_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.419     3.513    vga/CLK_OUT1
    SLICE_X53Y72         FDRE                                         r  vga/code_id_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.682    
                         clock uncertainty           -0.201     2.480    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)       -0.004     2.476    vga/code_id_reg[16]
  -------------------------------------------------------------------
                         required time                          2.476    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.576ns (10.468%)  route 4.927ns (89.532%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.434    -0.227    vga/U12/p_0_in[1]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=160, routed)         2.081     1.897    core/register/code_if_reg[31]
    SLICE_X23Y78         MUXF8 (Prop_muxf8_S_O)       0.141     2.038 r  core/register/code_wb_reg[24]_i_2/O
                         net (fo=1, routed)           1.201     3.239    vga/U12/code_if_reg[24]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.126     3.365 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.349     3.715    vga/debug_data[24]
    SLICE_X29Y57         FDRE                                         r  vga/code_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X29Y57         FDRE                                         r  vga/code_wb_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X29Y57         FDRE (Setup_fdre_C_D)       -0.006     2.554    vga/code_wb_reg[24]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.352ns (6.479%)  route 5.081ns (93.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.806    -1.788    vga/U12/CLK_OUT3
    SLICE_X13Y32         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.565 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.861    -0.704    vga/U12/PRow[5]
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.043    -0.661 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.761     0.100    vga/U12/p_0_in[1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.043     0.143 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         3.232     3.375    core/register/code_mem_reg[16]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.043     3.418 r  core/register/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.227     3.645    vga/Debug_data[4]
    SLICE_X52Y72         FDRE                                         r  vga/code_if_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.419     3.513    vga/CLK_OUT1
    SLICE_X52Y72         FDRE                                         r  vga/code_if_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.682    
                         clock uncertainty           -0.201     2.480    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.016     2.496    vga/code_if_reg[16]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 -1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.174ns (23.159%)  route 0.577ns (76.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.260    -0.074    vga/U12/PRow[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.028    -0.046 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.318     0.272    vga/U12/v_count_reg[8]_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I4_O)        0.028     0.300 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.000     0.300    vga/U12_n_124
    SLICE_X13Y33         FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.001    -0.457    vga/CLK_OUT1
    SLICE_X13Y33         FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism              0.339    -0.119    
                         clock uncertainty            0.201     0.083    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.060     0.143    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.174ns (21.607%)  route 0.631ns (78.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.260    -0.074    vga/U12/PRow[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.028    -0.046 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.372     0.326    vga/U12/v_count_reg[8]_18
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.028     0.354 r  vga/U12/strdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga/U12_n_113
    SLICE_X13Y35         FDRE                                         r  vga/strdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.003    -0.455    vga/CLK_OUT1
    SLICE_X13Y35         FDRE                                         r  vga/strdata_reg[0]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.060     0.145    vga/strdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.129ns (13.666%)  route 0.815ns (86.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.742    -0.451    vga/U12/CLK_OUT3
    SLICE_X15Y33         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.100    -0.351 f  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.277    -0.073    vga/U12/PRow[0]
    SLICE_X12Y32         LUT1 (Prop_lut1_I0_O)        0.029    -0.044 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.538     0.493    vga/FONT_8X16/ADDR[3]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.084    
                         clock uncertainty            0.201     0.117    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.140     0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.172ns (18.825%)  route 0.742ns (81.175%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.260    -0.074    vga/U12/PRow[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.028    -0.046 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.482     0.436    vga/U12/v_count_reg[8]_18
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.026     0.462 r  vga/U12/strdata[32]_i_1/O
                         net (fo=1, routed)           0.000     0.462    vga/U12_n_140
    SLICE_X14Y35         FDRE                                         r  vga/strdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.003    -0.455    vga/CLK_OUT1
    SLICE_X14Y35         FDRE                                         r  vga/strdata_reg[32]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.096     0.181    vga/strdata_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.174ns (19.002%)  route 0.742ns (80.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.260    -0.074    vga/U12/PRow[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.028    -0.046 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.482     0.436    vga/U12/v_count_reg[8]_18
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.028     0.464 r  vga/U12/strdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.464    vga/U12_n_136
    SLICE_X14Y35         FDRE                                         r  vga/strdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.003    -0.455    vga/CLK_OUT1
    SLICE_X14Y35         FDRE                                         r  vga/strdata_reg[24]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.087     0.172    vga/strdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.202ns (21.739%)  route 0.727ns (78.261%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.260    -0.074    vga/U12/PRow[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.028    -0.046 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.250     0.205    vga/U12/v_count_reg[8]_18
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.028     0.233 f  vga/U12/strdata[27]_i_2/O
                         net (fo=1, routed)           0.217     0.450    vga/U12/strdata[27]_i_2_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.028     0.478 r  vga/U12/strdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.478    vga/U12_n_135
    SLICE_X12Y35         FDRE                                         r  vga/strdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.003    -0.455    vga/CLK_OUT1
    SLICE_X12Y35         FDRE                                         r  vga/strdata_reg[27]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.087     0.172    vga/strdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.100ns (9.458%)  route 0.957ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.743    -0.450    vga/U12/CLK_OUT3
    SLICE_X19Y34         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          0.957     0.608    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.036    -0.423    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.084    
                         clock uncertainty            0.201     0.117    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.300    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.202ns (21.639%)  route 0.732ns (78.361%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.334     0.000    vga/U12/PRow[6]
    SLICE_X20Y32         LUT6 (Prop_lut6_I1_O)        0.028     0.028 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=1, routed)           0.207     0.235    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.028     0.263 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=16, routed)          0.191     0.454    vga/U12/flag117_out
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.028     0.482 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.482    vga/U12_n_77
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.001    -0.457    vga/CLK_OUT1
    SLICE_X20Y35         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.119    
                         clock uncertainty            0.201     0.083    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.087     0.170    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.174ns (18.527%)  route 0.765ns (81.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.260    -0.074    vga/U12/PRow[6]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.028    -0.046 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.505     0.460    vga/U12/v_count_reg[8]_18
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.028     0.488 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.488    vga/U12_n_120
    SLICE_X16Y36         FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.002    -0.456    vga/CLK_OUT1
    SLICE_X16Y36         FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.118    
                         clock uncertainty            0.201     0.084    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.087     0.171    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.174ns (18.799%)  route 0.752ns (81.201%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.741    -0.452    vga/U12/CLK_OUT3
    SLICE_X14Y32         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.301    -0.033    vga/U12/PRow[6]
    SLICE_X15Y32         LUT5 (Prop_lut5_I1_O)        0.028    -0.005 r  vga/U12/G[3]_i_2/O
                         net (fo=134, routed)         0.451     0.446    vga/U12/v_count_reg[6]_1
    SLICE_X17Y34         LUT5 (Prop_lut5_I2_O)        0.028     0.474 r  vga/U12/strdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.474    vga/U12_n_131
    SLICE_X17Y34         FDRE                                         r  vga/strdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.001    -0.457    vga/CLK_OUT1
    SLICE_X17Y34         FDRE                                         r  vga/strdata_reg[18]/C
                         clock pessimism              0.339    -0.119    
                         clock uncertainty            0.201     0.083    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.060     0.143    vga/strdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          160  Failing Endpoints,  Worst Slack       -3.074ns,  Total Violation     -442.683ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.941ns (16.871%)  route 4.637ns (83.129%))
  Logic Levels:           9  (LUT6=7 MUXF7=2)
  Clock Path Skew:        -2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    0.021ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.616     0.021    core/ctrl/debug_clk
    SLICE_X35Y75         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.223     0.244 f  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=12, routed)          0.683     0.927    core/ctrl/p_0_in27_in
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.043     0.970 f  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.573     1.543    core/ctrl/B_reg[31]_i_2_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.586 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.313     1.898    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I0_O)        0.043     1.941 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=123, routed)         0.887     2.829    core/register/rs2_addr_ctrl[2]
    SLICE_X36Y71         MUXF7 (Prop_muxf7_S_O)       0.147     2.976 r  core/register/rs2_data_reg_reg[10]_i_5/O
                         net (fo=1, routed)           0.445     3.421    core/register/rs2_data_reg_reg[10]_i_5_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.545 r  core/register/rs2_data_reg[10]_i_1/O
                         net (fo=6, routed)           0.337     3.882    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_13[9]
    SLICE_X35Y69         LUT6 (Prop_lut6_I1_O)        0.043     3.925 r  core/mux_imm_ALU_RO_B/B[10]_i_1/O
                         net (fo=2, routed)           0.463     4.388    vga/U12/data_buf_reg_0_3_30_31_i_4_0[6]
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.431 r  vga/U12/data_buf_reg_0_3_6_11_i_74/O
                         net (fo=1, routed)           0.000     4.431    vga/U12/data_buf_reg_0_3_6_11_i_74_n_0
    SLICE_X35Y67         MUXF7 (Prop_muxf7_I1_O)      0.108     4.539 r  vga/U12/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.436     4.975    vga/U12/data_buf_reg_0_3_6_11_i_23_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.099 r  vga/U12/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.499     5.599    vga/debug_data[10]
    SLICE_X35Y66         FDRE                                         r  vga/code_if_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.492     3.586    vga/CLK_OUT1
    SLICE_X35Y66         FDRE                                         r  vga/code_if_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.755    
                         clock uncertainty           -0.215     2.540    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)       -0.015     2.525    vga/code_if_reg[10]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.053ns (19.054%)  route 4.474ns (80.946%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 3.575 - 5.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        1.023     1.962    core/mem/ram/data_reg[81][1]_0[1]
    SLICE_X48Y79         LUT6 (Prop_lut6_I2_O)        0.123     2.085 r  core/mem/ram/i___219_i_8/O
                         net (fo=1, routed)           0.000     2.085    core/mem/ram/i___219_i_8_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I0_O)      0.107     2.192 r  core/mem/ram/i___219_i_3/O
                         net (fo=2, routed)           0.666     2.857    core/mem/ram_n_908
    SLICE_X47Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.981 r  core/mem/i___219/O
                         net (fo=2, routed)           0.630     3.611    core/mem/i___219_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.043     3.654 f  core/mem/i___79/O
                         net (fo=1, routed)           0.319     3.973    core/reg_WB_mem/Q_reg[14]_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.043     4.016 r  core/reg_WB_mem/Q[14]_i_1/O
                         net (fo=2, routed)           0.249     4.265    vga/U12/data_buf_reg_0_3_12_17_i_16_1[7]
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.043     4.308 r  vga/U12/data_buf_reg_0_3_12_17_i_54/O
                         net (fo=1, routed)           0.191     4.499    vga/U12/data_buf_reg_0_3_12_17_i_54_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.043     4.542 r  vga/U12/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=2, routed)           0.483     5.025    vga/U12/data_buf_reg_0_3_12_17_i_16_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.043     5.068 r  vga/U12/code_wb[14]_i_1/O
                         net (fo=5, routed)           0.485     5.553    vga/debug_data[14]
    SLICE_X46Y68         FDRE                                         r  vga/code_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.481     3.575    vga/CLK_OUT1
    SLICE_X46Y68         FDRE                                         r  vga/code_wb_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.744    
                         clock uncertainty           -0.215     2.529    
    SLICE_X46Y68         FDRE (Setup_fdre_C_D)        0.016     2.545    vga/code_wb_reg[14]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                 -3.008    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.941ns (17.123%)  route 4.555ns (82.877%))
  Logic Levels:           9  (LUT6=7 MUXF7=2)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 3.587 - 5.000 ) 
    Source Clock Delay      (SCD):    0.021ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.616     0.021    core/ctrl/debug_clk
    SLICE_X35Y75         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.223     0.244 f  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=12, routed)          0.683     0.927    core/ctrl/p_0_in27_in
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.043     0.970 f  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.573     1.543    core/ctrl/B_reg[31]_i_2_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.586 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.313     1.898    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I0_O)        0.043     1.941 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=123, routed)         0.887     2.829    core/register/rs2_addr_ctrl[2]
    SLICE_X36Y71         MUXF7 (Prop_muxf7_S_O)       0.147     2.976 r  core/register/rs2_data_reg_reg[10]_i_5/O
                         net (fo=1, routed)           0.445     3.421    core/register/rs2_data_reg_reg[10]_i_5_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.545 r  core/register/rs2_data_reg[10]_i_1/O
                         net (fo=6, routed)           0.337     3.882    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_13[9]
    SLICE_X35Y69         LUT6 (Prop_lut6_I1_O)        0.043     3.925 r  core/mux_imm_ALU_RO_B/B[10]_i_1/O
                         net (fo=2, routed)           0.463     4.388    vga/U12/data_buf_reg_0_3_30_31_i_4_0[6]
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.431 r  vga/U12/data_buf_reg_0_3_6_11_i_74/O
                         net (fo=1, routed)           0.000     4.431    vga/U12/data_buf_reg_0_3_6_11_i_74_n_0
    SLICE_X35Y67         MUXF7 (Prop_muxf7_I1_O)      0.108     4.539 r  vga/U12/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.436     4.975    vga/U12/data_buf_reg_0_3_6_11_i_23_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.099 r  vga/U12/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.417     5.517    vga/debug_data[10]
    SLICE_X35Y65         FDRE                                         r  vga/code_wb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.493     3.587    vga/CLK_OUT1
    SLICE_X35Y65         FDRE                                         r  vga/code_wb_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.756    
                         clock uncertainty           -0.215     2.541    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)       -0.018     2.523    vga/code_wb_reg[10]
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.979ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.005ns (18.294%)  route 4.489ns (81.706%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.844 r  add/i__i_2/O[0]
                         net (fo=1892, routed)        0.920     1.764    core/mem/ram/data_reg[81][1]_0[0]
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.124     1.888 r  core/mem/ram/Q[24]_i_46/O
                         net (fo=1, routed)           0.371     2.259    core/mem/ram/Q[24]_i_46_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.043     2.302 f  core/mem/ram/Q[24]_i_19/O
                         net (fo=1, routed)           0.617     2.920    core/mem/ram/Q[24]_i_19_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I4_O)        0.043     2.963 r  core/mem/ram/Q[24]_i_7/O
                         net (fo=1, routed)           0.000     2.963    core/mem/ram/Q[24]_i_7_n_0
    SLICE_X65Y64         MUXF7 (Prop_muxf7_I0_O)      0.107     3.070 r  core/mem/ram/Q_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     3.070    core/mem/ram/Q_reg[24]_i_4_n_0
    SLICE_X65Y64         MUXF8 (Prop_muxf8_I1_O)      0.043     3.113 r  core/mem/ram/Q_reg[24]_i_2/O
                         net (fo=1, routed)           0.889     4.001    core/mem/ram/Q_reg[24]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.126     4.127 r  core/mem/ram/Q[24]_i_1/O
                         net (fo=2, routed)           0.242     4.370    core/du/data_buf_reg_0_3_30_31_i_3_0[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.043     4.413 r  core/du/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.194     4.607    vga/U12/code_if_reg[24]_3
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.043     4.650 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=2, routed)           0.352     5.002    vga/U12/data_buf_reg_0_3_24_29_i_10_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.043     5.045 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.476     5.520    vga/debug_data[24]
    SLICE_X27Y60         FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.498     3.592    vga/CLK_OUT1
    SLICE_X27Y60         FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.761    
                         clock uncertainty           -0.215     2.546    
    SLICE_X27Y60         FDRE (Setup_fdre_C_D)       -0.005     2.541    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                          2.541    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 -2.979    

Slack (VIOLATED) :        -2.977ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.091ns (19.883%)  route 4.396ns (80.117%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 3.587 - 5.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        0.929     1.867    core/mem/ram/data_reg[81][1]_0[1]
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.123     1.990 r  core/mem/ram/i___227_i_49/O
                         net (fo=1, routed)           0.000     1.990    core/mem/ram/i___227_i_49_n_0
    SLICE_X56Y60         MUXF7 (Prop_muxf7_I0_O)      0.101     2.091 r  core/mem/ram/i___227_i_22/O
                         net (fo=1, routed)           0.000     2.091    core/mem/ram/i___227_i_22_n_0
    SLICE_X56Y60         MUXF8 (Prop_muxf8_I1_O)      0.043     2.134 r  core/mem/ram/i___227_i_8/O
                         net (fo=1, routed)           0.616     2.750    core/mem/ram/i___227_i_8_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.125     2.875 r  core/mem/ram/i___227_i_2/O
                         net (fo=1, routed)           0.485     3.360    core/mem/ram_n_959
    SLICE_X40Y68         LUT4 (Prop_lut4_I2_O)        0.043     3.403 r  core/mem/i___227/O
                         net (fo=1, routed)           0.480     3.882    core/mem/ram/Q_reg[28]
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.043     3.925 r  core/mem/ram/Q[28]_i_1/O
                         net (fo=2, routed)           0.280     4.205    core/du/data_buf_reg_0_3_30_31_i_3_0[18]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.043     4.248 r  core/du/data_buf_reg_0_3_24_29_i_72/O
                         net (fo=1, routed)           0.331     4.580    vga/U12/code_if_reg[28]_3
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.043     4.623 r  vga/U12/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=2, routed)           0.362     4.985    vga/U12/data_buf_reg_0_3_24_29_i_22_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.043     5.028 r  vga/U12/code_wb[28]_i_1/O
                         net (fo=5, routed)           0.486     5.514    vga/debug_data[28]
    SLICE_X35Y65         FDRE                                         r  vga/code_wb_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.493     3.587    vga/CLK_OUT1
    SLICE_X35Y65         FDRE                                         r  vga/code_wb_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.756    
                         clock uncertainty           -0.215     2.541    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)       -0.004     2.537    vga/code_wb_reg[28]
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 -2.977    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.005ns (18.318%)  route 4.481ns (81.682%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.844 r  add/i__i_2/O[0]
                         net (fo=1892, routed)        0.920     1.764    core/mem/ram/data_reg[81][1]_0[0]
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.124     1.888 r  core/mem/ram/Q[24]_i_46/O
                         net (fo=1, routed)           0.371     2.259    core/mem/ram/Q[24]_i_46_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.043     2.302 f  core/mem/ram/Q[24]_i_19/O
                         net (fo=1, routed)           0.617     2.920    core/mem/ram/Q[24]_i_19_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I4_O)        0.043     2.963 r  core/mem/ram/Q[24]_i_7/O
                         net (fo=1, routed)           0.000     2.963    core/mem/ram/Q[24]_i_7_n_0
    SLICE_X65Y64         MUXF7 (Prop_muxf7_I0_O)      0.107     3.070 r  core/mem/ram/Q_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     3.070    core/mem/ram/Q_reg[24]_i_4_n_0
    SLICE_X65Y64         MUXF8 (Prop_muxf8_I1_O)      0.043     3.113 r  core/mem/ram/Q_reg[24]_i_2/O
                         net (fo=1, routed)           0.889     4.001    core/mem/ram/Q_reg[24]_i_2_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.126     4.127 r  core/mem/ram/Q[24]_i_1/O
                         net (fo=2, routed)           0.242     4.370    core/du/data_buf_reg_0_3_30_31_i_3_0[14]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.043     4.413 r  core/du/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.194     4.607    vga/U12/code_if_reg[24]_3
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.043     4.650 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=2, routed)           0.352     5.002    vga/U12/data_buf_reg_0_3_24_29_i_10_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.043     5.045 r  vga/U12/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.469     5.513    vga/debug_data[24]
    SLICE_X29Y63         FDRE                                         r  vga/code_id_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.496     3.590    vga/CLK_OUT1
    SLICE_X29Y63         FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.759    
                         clock uncertainty           -0.215     2.544    
    SLICE_X29Y63         FDRE (Setup_fdre_C_D)       -0.001     2.543    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[4][12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.603ns (10.989%)  route 4.884ns (89.011%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    0.018ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.613     0.018    core/ctrl/debug_clk
    SLICE_X42Y72         FDCE                                         r  core/ctrl/FUS_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.259     0.277 r  core/ctrl/FUS_reg[4][12]/Q
                         net (fo=7, routed)           0.768     1.045    core/ctrl/FUS_reg_n_0_[4][12]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.043     1.088 f  core/ctrl/FUS[5][29]_i_8/O
                         net (fo=1, routed)           0.348     1.436    core/ctrl/FUS[5][29]_i_8_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I1_O)        0.043     1.479 r  core/ctrl/FUS[5][29]_i_4/O
                         net (fo=4, routed)           0.708     2.186    core/ctrl/FUS[5][29]_i_4_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.043     2.229 f  core/ctrl/FUS[5][29]_i_2/O
                         net (fo=111, routed)         0.718     2.947    core/mux_DtR/register_reg[30][0]_3[0]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.043     2.990 r  core/mux_DtR/i_/register[1][31]_i_30/O
                         net (fo=27, routed)          0.574     3.563    core/mux_DtR/i_/register[1][31]_i_30_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I5_O)        0.043     3.606 r  core/mux_DtR/i_/register[1][15]_i_2/O
                         net (fo=2, routed)           0.499     4.105    core/ctrl/data_buf_reg_0_3_12_17_i_13
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.148 r  core/ctrl/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.537     4.685    vga/U12/code_if_reg[15]_2
    SLICE_X33Y69         LUT6 (Prop_lut6_I1_O)        0.043     4.728 r  vga/U12/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=2, routed)           0.249     4.977    vga/U12/data_buf_reg_0_3_12_17_i_13_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.043     5.020 r  vga/U12/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.485     5.505    vga/debug_data[15]
    SLICE_X34Y66         FDRE                                         r  vga/code_mem_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.492     3.586    vga/CLK_OUT1
    SLICE_X34Y66         FDRE                                         r  vga/code_mem_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.755    
                         clock uncertainty           -0.215     2.540    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.004     2.536    vga/code_mem_reg[15]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 -2.969    

Slack (VIOLATED) :        -2.963ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.766ns (14.212%)  route 4.624ns (85.788%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 3.511 - 5.000 ) 
    Source Clock Delay      (SCD):    0.021ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.616     0.021    core/ctrl/debug_clk
    SLICE_X35Y75         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.223     0.244 f  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=12, routed)          0.683     0.927    core/ctrl/p_0_in27_in
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.043     0.970 f  core/ctrl/B_reg[31]_i_2/O
                         net (fo=16, routed)          0.573     1.543    core/ctrl/B_reg[31]_i_2_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.043     1.586 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.313     1.898    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I0_O)        0.043     1.941 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=123, routed)         1.107     3.049    core/register/rs2_addr_ctrl[2]
    SLICE_X39Y80         MUXF7 (Prop_muxf7_S_O)       0.163     3.212 r  core/register/rs2_data_reg_reg[16]_i_3/O
                         net (fo=2, routed)           0.490     3.702    core/register/rs2_data_reg_reg[16]_i_3_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.122     3.824 r  core/register/rs2_data_reg[16]_i_1/O
                         net (fo=5, routed)           0.270     4.094    core/register/FUS_reg[1][27][16]
    SLICE_X46Y77         LUT4 (Prop_lut4_I0_O)        0.043     4.137 r  core/register/data_buf_reg_0_3_12_17_i_75/O
                         net (fo=1, routed)           0.316     4.453    core/ctrl/code_mem_reg[16]_1
    SLICE_X47Y77         LUT6 (Prop_lut6_I3_O)        0.043     4.496 r  core/ctrl/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=2, routed)           0.554     5.050    core/register/code_mem_reg[16]_1
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.093 r  core/register/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.318     5.411    vga/Debug_data[4]
    SLICE_X53Y75         FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.417     3.511    vga/CLK_OUT1
    SLICE_X53Y75         FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.680    
                         clock uncertainty           -0.215     2.465    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)       -0.018     2.447    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          2.447    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 -2.963    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[4][12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.603ns (11.023%)  route 4.867ns (88.977%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 3.587 - 5.000 ) 
    Source Clock Delay      (SCD):    0.018ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.613     0.018    core/ctrl/debug_clk
    SLICE_X42Y72         FDCE                                         r  core/ctrl/FUS_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.259     0.277 r  core/ctrl/FUS_reg[4][12]/Q
                         net (fo=7, routed)           0.768     1.045    core/ctrl/FUS_reg_n_0_[4][12]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.043     1.088 f  core/ctrl/FUS[5][29]_i_8/O
                         net (fo=1, routed)           0.348     1.436    core/ctrl/FUS[5][29]_i_8_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I1_O)        0.043     1.479 r  core/ctrl/FUS[5][29]_i_4/O
                         net (fo=4, routed)           0.708     2.186    core/ctrl/FUS[5][29]_i_4_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.043     2.229 f  core/ctrl/FUS[5][29]_i_2/O
                         net (fo=111, routed)         0.718     2.947    core/mux_DtR/register_reg[30][0]_3[0]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.043     2.990 r  core/mux_DtR/i_/register[1][31]_i_30/O
                         net (fo=27, routed)          0.574     3.563    core/mux_DtR/i_/register[1][31]_i_30_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I5_O)        0.043     3.606 r  core/mux_DtR/i_/register[1][15]_i_2/O
                         net (fo=2, routed)           0.499     4.105    core/ctrl/data_buf_reg_0_3_12_17_i_13
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.148 r  core/ctrl/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.537     4.685    vga/U12/code_if_reg[15]_2
    SLICE_X33Y69         LUT6 (Prop_lut6_I1_O)        0.043     4.728 r  vga/U12/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=2, routed)           0.249     4.977    vga/U12/data_buf_reg_0_3_12_17_i_13_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.043     5.020 r  vga/U12/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.468     5.488    vga/debug_data[15]
    SLICE_X32Y65         FDRE                                         r  vga/code_if_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.493     3.587    vga/CLK_OUT1
    SLICE_X32Y65         FDRE                                         r  vga/code_if_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.756    
                         clock uncertainty           -0.215     2.541    
    SLICE_X32Y65         FDRE (Setup_fdre_C_D)       -0.015     2.526    vga/code_if_reg[15]
  -------------------------------------------------------------------
                         required time                          2.526    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.053ns (19.291%)  route 4.406ns (80.709%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.622     0.027    core/mem/debug_clk
    SLICE_X49Y63         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.427     0.677    core/mem/add/Q[0]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.043     0.720 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.720    core_n_316
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.938 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        1.023     1.962    core/mem/ram/data_reg[81][1]_0[1]
    SLICE_X48Y79         LUT6 (Prop_lut6_I2_O)        0.123     2.085 r  core/mem/ram/i___219_i_8/O
                         net (fo=1, routed)           0.000     2.085    core/mem/ram/i___219_i_8_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I0_O)      0.107     2.192 r  core/mem/ram/i___219_i_3/O
                         net (fo=2, routed)           0.666     2.857    core/mem/ram_n_908
    SLICE_X47Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.981 r  core/mem/i___219/O
                         net (fo=2, routed)           0.450     3.432    core/mem/ram/Q_reg[31]_1
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.475 f  core/mem/ram/Q[31]_i_3/O
                         net (fo=20, routed)          0.784     4.258    core/mem/ram/Q[31]_i_3_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.043     4.301 r  core/mem/ram/Q[19]_i_1/O
                         net (fo=2, routed)           0.156     4.457    core/du/data_buf_reg_0_3_30_31_i_3_0[9]
    SLICE_X35Y64         LUT6 (Prop_lut6_I4_O)        0.043     4.500 r  core/du/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.315     4.815    vga/U12/code_if_reg[19]_3
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.043     4.858 r  vga/U12/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           0.247     5.105    vga/U12/data_buf_reg_0_3_18_23_i_7_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.043     5.148 r  vga/U12/code_wb[19]_i_1/O
                         net (fo=5, routed)           0.337     5.485    vga/debug_data[19]
    SLICE_X30Y57         FDRE                                         r  vga/code_wb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X30Y57         FDRE                                         r  vga/code_wb_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X30Y57         FDRE (Setup_fdre_C_D)       -0.018     2.529    vga/code_wb_reg[19]
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 -2.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 core/ctrl/PCR_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.275ns (30.243%)  route 0.634ns (69.757%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.681     0.382    core/ctrl/debug_clk
    SLICE_X34Y67         FDRE                                         r  core/ctrl/PCR_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.100     0.482 r  core/ctrl/PCR_reg[1][6]/Q
                         net (fo=1, routed)           0.173     0.655    core/mux_imm_ALU_RO_A/A_reg[31][4]
    SLICE_X33Y66         LUT6 (Prop_lut6_I2_O)        0.028     0.683 r  core/mux_imm_ALU_RO_A/A[6]_i_1/O
                         net (fo=2, routed)           0.127     0.810    vga/U12/ALUA[2]
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.028     0.838 r  vga/U12/data_buf_reg_0_3_6_11_i_38/O
                         net (fo=1, routed)           0.000     0.838    vga/U12/data_buf_reg_0_3_6_11_i_38_n_0
    SLICE_X33Y66         MUXF7 (Prop_muxf7_I1_O)      0.051     0.889 r  vga/U12/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=2, routed)           0.161     1.050    vga/U12/data_buf_reg_0_3_6_11_i_11_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.068     1.118 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.173     1.291    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X38Y62         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.539    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y62         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.145    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 core/ctrl/PCR_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.302ns (32.559%)  route 0.626ns (67.441%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.672     0.373    core/ctrl/debug_clk
    SLICE_X40Y73         FDRE                                         r  core/ctrl/PCR_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.091     0.464 r  core/ctrl/PCR_reg[1][5]/Q
                         net (fo=1, routed)           0.254     0.718    core/mux_imm_ALU_RO_A/A_reg[31][3]
    SLICE_X37Y72         LUT6 (Prop_lut6_I2_O)        0.064     0.782 r  core/mux_imm_ALU_RO_A/A[5]_i_1/O
                         net (fo=2, routed)           0.058     0.839    vga/U12/ALUA[1]
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.028     0.867 r  vga/U12/data_buf_reg_0_3_0_5_i_86/O
                         net (fo=1, routed)           0.000     0.867    vga/U12/data_buf_reg_0_3_0_5_i_86_n_0
    SLICE_X37Y72         MUXF7 (Prop_muxf7_I1_O)      0.051     0.918 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.105     1.024    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.068     1.092 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.208     1.300    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.917    -0.541    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.118    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.184ns (19.351%)  route 0.767ns (80.649%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.676     0.377    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X45Y67         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.100     0.477 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][7]/Q
                         net (fo=2, routed)           0.219     0.695    vga/U12/D[6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.028     0.723 r  vga/U12/data_buf_reg_0_3_6_11_i_27/O
                         net (fo=1, routed)           0.238     0.961    vga/U12/data_buf_reg_0_3_6_11_i_27_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I5_O)        0.028     0.989 r  vga/U12/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=2, routed)           0.106     1.095    vga/U12/data_buf_reg_0_3_6_11_i_7_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.028     1.123 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.205     1.327    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X38Y62         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.539    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y62         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.122    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 core/ctrl/PCR_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.275ns (28.414%)  route 0.693ns (71.586%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.686     0.387    core/ctrl/debug_clk
    SLICE_X26Y65         FDRE                                         r  core/ctrl/PCR_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.100     0.487 r  core/ctrl/PCR_reg[1][28]/Q
                         net (fo=1, routed)           0.214     0.701    core/mux_imm_ALU_RO_A/A_reg[31][25]
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.028     0.729 r  core/mux_imm_ALU_RO_A/A[28]_i_1/O
                         net (fo=2, routed)           0.099     0.827    vga/U12/ALUA[23]
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.028     0.855 r  vga/U12/data_buf_reg_0_3_24_29_i_74/O
                         net (fo=1, routed)           0.000     0.855    vga/U12/data_buf_reg_0_3_24_29_i_74_n_0
    SLICE_X35Y64         MUXF7 (Prop_muxf7_I1_O)      0.051     0.906 r  vga/U12/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=2, routed)           0.172     1.079    vga/U12/data_buf_reg_0_3_24_29_i_23_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I3_O)        0.068     1.147 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.208     1.354    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X38Y61         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.921    -0.537    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y61         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.199    
                         clock uncertainty            0.215     0.016    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.145    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.184ns (17.974%)  route 0.840ns (82.026%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.673     0.374    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X41Y77         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.100     0.474 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/Q
                         net (fo=2, routed)           0.322     0.796    core/du/D[22]
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.028     0.824 r  core/du/data_buf_reg_0_3_18_23_i_72/O
                         net (fo=1, routed)           0.088     0.912    vga/U12/code_if_reg[22]_3
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.028     0.940 r  vga/U12/data_buf_reg_0_3_18_23_i_22/O
                         net (fo=2, routed)           0.199     1.139    vga/U12/data_buf_reg_0_3_18_23_i_22_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.028     1.167 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.230     1.397    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.918    -0.540    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.215     0.013    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.142    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.184ns (17.758%)  route 0.852ns (82.242%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.670     0.371    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X47Y71         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.100     0.471 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][10]/Q
                         net (fo=2, routed)           0.413     0.884    core/du/data_buf_reg_0_3_30_31_i_3[5]
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.028     0.912 r  core/du/data_buf_reg_0_3_6_11_i_72/O
                         net (fo=1, routed)           0.138     1.050    vga/U12/code_if_reg[10]_3
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.028     1.078 r  vga/U12/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=2, routed)           0.132     1.209    vga/U12/data_buf_reg_0_3_6_11_i_22_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.028     1.237 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.169     1.407    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X38Y62         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.539    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y62         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.143    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.239ns (23.227%)  route 0.790ns (76.773%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.671     0.372    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X48Y70         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.100     0.472 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][3]/Q
                         net (fo=2, routed)           0.318     0.790    vga/U12/D[2]
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.028     0.818 r  vga/U12/data_buf_reg_0_3_0_5_i_60/O
                         net (fo=2, routed)           0.000     0.818    vga/U12/h_count_reg[4]_4
    SLICE_X46Y78         MUXF7 (Prop_muxf7_I0_O)      0.043     0.861 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.164     1.024    vga/U12/data_buf_reg_0_3_0_5_i_19_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.068     1.092 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.308     1.401    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.917    -0.541    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.127    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 core/register/register_reg[3][31]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.016ns  (logic 0.289ns (28.437%)  route 0.727ns (71.563%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 49.465 - 50.000 ) 
    Source Clock Delay      (SCD):    0.390ns = ( 50.390 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    49.404    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.432 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    49.675    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.701 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.689    50.390    core/register/debug_clk
    SLICE_X26Y57         FDCE                                         r  core/register/register_reg[3][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDCE (Prop_fdce_C_Q)         0.107    50.497 r  core/register/register_reg[3][31]/Q
                         net (fo=3, routed)           0.138    50.635    core/register/register_reg[3]_167[31]
    SLICE_X24Y57         LUT5 (Prop_lut5_I0_O)        0.028    50.663 r  core/register/data_buf_reg_0_3_30_31_i_32/O
                         net (fo=1, routed)           0.000    50.663    core/register/data_buf_reg_0_3_30_31_i_32_n_0
    SLICE_X24Y57         MUXF7 (Prop_muxf7_I0_O)      0.059    50.722 r  core/register/data_buf_reg_0_3_30_31_i_15/O
                         net (fo=2, routed)           0.127    50.849    core/register/data_buf_reg_0_3_30_31_i_15_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I1_O)        0.067    50.916 r  core/register/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.216    51.132    vga/U12/debug_regs[31]
    SLICE_X26Y57         LUT6 (Prop_lut6_I5_O)        0.028    51.160 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.246    51.406    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X38Y56         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.923    49.465    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X38Y56         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    49.803    
                         clock uncertainty            0.215    50.018    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.126    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.126    
                         arrival time                          51.406    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 core/ctrl/FUS_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.184ns (17.536%)  route 0.865ns (82.464%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    0.370ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.669     0.370    core/ctrl/debug_clk
    SLICE_X47Y77         FDCE                                         r  core/ctrl/FUS_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDCE (Prop_fdce_C_Q)         0.100     0.470 r  core/ctrl/FUS_reg[5][2]/Q
                         net (fo=2, routed)           0.331     0.801    core/ju/b/data_buf_reg_0_3_0_5_i_92[0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.028     0.829 r  core/ju/b/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=2, routed)           0.124     0.952    core/ctrl/data_buf_reg_0_3_0_5_i_2
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.028     0.980 r  core/ctrl/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.311     1.292    vga/U12/data_buf_reg_0_3_0_5_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.028     1.320 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.099     1.419    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.917    -0.541    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.120    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.202ns (18.096%)  route 0.914ns (81.904%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.667     0.368    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X46Y75         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.118     0.486 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][26]/Q
                         net (fo=2, routed)           0.443     0.929    core/du/data_buf_reg_0_3_30_31_i_3[19]
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.028     0.957 r  core/du/data_buf_reg_0_3_24_29_i_54/O
                         net (fo=1, routed)           0.054     1.011    vga/U12/code_if_reg[26]_3
    SLICE_X34Y63         LUT6 (Prop_lut6_I5_O)        0.028     1.039 r  vga/U12/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=2, routed)           0.213     1.252    vga/U12/data_buf_reg_0_3_24_29_i_16_n_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.028     1.280 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.204     1.484    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y61         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.921    -0.537    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y61         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.199    
                         clock uncertainty            0.215     0.016    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.148    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  1.336    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.219ns  (logic 1.843ns (57.253%)  route 1.376ns (42.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.809    30.856    vga/U12/DO[0]
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.043    30.899 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.567    31.466    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X9Y36          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.022    37.712    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.712    
                         arrival time                         -31.466    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.095ns  (logic 1.851ns (59.812%)  route 1.244ns (40.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.809    30.856    vga/U12/DO[0]
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.051    30.907 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.435    31.342    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)       -0.101    37.633    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.633    
                         arrival time                         -31.342    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.137ns  (logic 1.843ns (58.750%)  route 1.294ns (41.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.860    vga/U12/DO[0]
    SLICE_X8Y36          LUT4 (Prop_lut4_I0_O)        0.043    30.903 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.481    31.384    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.010    37.724    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.724    
                         arrival time                         -31.384    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.137ns  (logic 1.843ns (58.750%)  route 1.294ns (41.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.860    vga/U12/DO[0]
    SLICE_X8Y36          LUT4 (Prop_lut4_I0_O)        0.043    30.903 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.481    31.384    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.002    37.732    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.732    
                         arrival time                         -31.384    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.964ns  (logic 1.847ns (62.316%)  route 1.117ns (37.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.860    vga/U12/DO[0]
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.047    30.907 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.304    31.211    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.091    37.643    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.643    
                         arrival time                         -31.211    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.911ns  (logic 1.847ns (63.439%)  route 1.064ns (36.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.488    30.535    vga/U12/DO[0]
    SLICE_X8Y35          LUT4 (Prop_lut4_I1_O)        0.047    30.582 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.577    31.159    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.672    38.766    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.935    
                         clock uncertainty           -0.201    37.733    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)       -0.091    37.642    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.642    
                         arrival time                         -31.159    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.854ns  (logic 1.847ns (64.726%)  route 1.007ns (35.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.860    vga/U12/DO[0]
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.047    30.907 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.193    31.101    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)       -0.091    37.643    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.643    
                         arrival time                         -31.101    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.801ns  (logic 1.847ns (65.938%)  route 0.954ns (34.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.488    30.535    vga/U12/DO[0]
    SLICE_X8Y35          LUT4 (Prop_lut4_I1_O)        0.047    30.582 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.466    31.048    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.672    38.766    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.935    
                         clock uncertainty           -0.201    37.733    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)       -0.101    37.632    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.632    
                         arrival time                         -31.048    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.660ns  (logic 1.851ns (69.584%)  route 0.809ns (30.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.809    30.856    vga/U12/DO[0]
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.051    30.907 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000    30.907    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.057    37.791    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.791    
                         arrival time                         -30.907    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.356ns  (logic 1.800ns (76.398%)  route 0.556ns (23.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.753ns = ( 28.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         1.842    28.247    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    30.047 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.556    30.603    vga/U12/DO[0]
    SLICE_X8Y36          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.673    38.767    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.832    37.936    
                         clock uncertainty           -0.201    37.734    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.000    37.734    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                         -30.603    
  -------------------------------------------------------------------
                         slack                                  7.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.146ns (17.682%)  route 0.680ns (82.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.680     0.346    vga/U12/flag
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.028     0.374 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.374    vga/U12/B[3]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.087     0.172    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.150ns (16.612%)  route 0.753ns (83.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.753     0.419    vga/U12/flag
    SLICE_X8Y36          LUT5 (Prop_lut5_I0_O)        0.032     0.451 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     0.451    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.084     0.169    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.585ns (66.395%)  route 0.296ns (33.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.776    -0.417    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.168 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.296     0.464    vga/U12/DO[0]
    SLICE_X8Y36          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.040     0.125    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.585ns (66.395%)  route 0.296ns (33.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.776    -0.417    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y14         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.168 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.296     0.464    vga/U12/DO[0]
    SLICE_X8Y36          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.040     0.125    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.145ns (13.652%)  route 0.917ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.680     0.346    vga/U12/flag
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.027     0.373 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.237     0.611    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)        -0.008     0.077    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.145ns (13.011%)  route 0.969ns (86.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.680     0.346    vga/U12/flag
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.027     0.373 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.290     0.663    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y35          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.000     0.085    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.150ns (13.410%)  route 0.969ns (86.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.753     0.419    vga/U12/flag
    SLICE_X8Y36          LUT5 (Prop_lut5_I0_O)        0.032     0.451 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.216     0.667    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X8Y36          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)        -0.009     0.076    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.146ns (12.343%)  route 1.037ns (87.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.753     0.419    vga/U12/flag
    SLICE_X8Y36          LUT5 (Prop_lut5_I1_O)        0.028     0.447 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.284     0.731    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.455    vga/U12/CLK_OUT3
    SLICE_X9Y36          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.117    
                         clock uncertainty            0.201     0.085    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.040     0.125    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.146ns (12.291%)  route 1.042ns (87.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.753     0.419    vga/U12/flag
    SLICE_X8Y36          LUT4 (Prop_lut4_I1_O)        0.028     0.447 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.289     0.736    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.454    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.116    
                         clock uncertainty            0.201     0.086    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.037     0.123    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.146ns (12.291%)  route 1.042ns (87.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=265, routed)         0.741    -0.452    vga/CLK_OUT1
    SLICE_X22Y35         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.753     0.419    vga/U12/flag
    SLICE_X8Y36          LUT4 (Prop_lut4_I1_O)        0.028     0.447 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.289     0.736    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.454    vga/U12/CLK_OUT3
    SLICE_X8Y37          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.116    
                         clock uncertainty            0.201     0.086    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.032     0.118    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.445ns  (logic 0.302ns (4.056%)  route 7.143ns (95.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.113   104.353    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.043   104.396 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          1.031   105.426    DISPLAY/P2S_LED/buff_0
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X21Y90         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -105.426    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.445ns  (logic 0.302ns (4.056%)  route 7.143ns (95.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.113   104.353    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.043   104.396 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          1.031   105.426    DISPLAY/P2S_LED/buff_0
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X21Y90         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -105.426    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.445ns  (logic 0.302ns (4.056%)  route 7.143ns (95.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.113   104.353    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.043   104.396 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          1.031   105.426    DISPLAY/P2S_LED/buff_0
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X21Y90         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -105.426    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.445ns  (logic 0.302ns (4.056%)  route 7.143ns (95.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.113   104.353    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.043   104.396 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          1.031   105.426    DISPLAY/P2S_LED/buff_0
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X21Y90         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X21Y90         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -105.426    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.275ns  (logic 0.313ns (4.302%)  route 6.962ns (95.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.543   104.783    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.054   104.837 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.419   105.256    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -105.256    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.275ns  (logic 0.313ns (4.302%)  route 6.962ns (95.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.543   104.783    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.054   104.837 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.419   105.256    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -105.256    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.275ns  (logic 0.313ns (4.302%)  route 6.962ns (95.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.543   104.783    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.054   104.837 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.419   105.256    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -105.256    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.275ns  (logic 0.313ns (4.302%)  route 6.962ns (95.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.543   104.783    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.054   104.837 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.419   105.256    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -105.256    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.275ns  (logic 0.313ns (4.302%)  route 6.962ns (95.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.543   104.783    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.054   104.837 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.419   105.256    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -105.256    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             12.037ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.185ns  (logic 0.313ns (4.357%)  route 6.872ns (95.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    97.981    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    98.240 f  rst_all_reg/Q
                         net (fo=1603, routed)        6.543   104.783    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.054   104.837 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.328   105.165    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.398   117.202    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.202    
                         arrival time                        -105.165    
  -------------------------------------------------------------------
                         slack                                 12.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.792ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.118ns (3.493%)  route 3.260ns (96.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.260     2.836    DISPLAY/rst_all
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.792ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.118ns (3.493%)  route 3.260ns (96.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.260     2.836    DISPLAY/rst_all
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.792ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.118ns (3.493%)  route 3.260ns (96.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.260     2.836    DISPLAY/rst_all
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.792ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.118ns (3.493%)  route 3.260ns (96.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.260     2.836    DISPLAY/rst_all
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/clk_count_reg[15]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.839ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.118ns (3.446%)  route 3.307ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.307     2.882    DISPLAY/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.118ns (3.446%)  route 3.307ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.307     2.882    DISPLAY/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.118ns (3.446%)  route 3.307ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.307     2.882    DISPLAY/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[8]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.118ns (3.446%)  route 3.307ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.307     2.882    DISPLAY/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[9]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.118ns (3.389%)  route 3.364ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.364     2.939    DISPLAY/rst_all
    SLICE_X4Y88          FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/CLK_OUT3
    SLICE_X4Y88          FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X4Y88          FDRE (Hold_fdre_C_R)        -0.014     0.046    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.118ns (3.389%)  route 3.364ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 r  rst_all_reg/Q
                         net (fo=1603, routed)        3.364     2.939    DISPLAY/rst_all
    SLICE_X4Y88          FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/CLK_OUT3
    SLICE_X4Y88          FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X4Y88          FDRE (Hold_fdre_C_R)        -0.014     0.046    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  2.893    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.021ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 0.259ns (3.101%)  route 8.092ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.345ns = ( 50.345 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        8.092     6.332    core/register/rst_all
    SLICE_X43Y64         FDCE                                         f  core/register/register_reg[29][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.487    50.345    core/register/debug_clk
    SLICE_X43Y64         FDCE                                         r  core/register/register_reg[29][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.656    
                         clock uncertainty           -0.095    49.561    
    SLICE_X43Y64         FDCE (Recov_fdce_C_CLR)     -0.208    49.353    core/register/register_reg[29][28]
  -------------------------------------------------------------------
                         required time                         49.353    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 43.021    

Slack (MET) :             43.212ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.259ns (3.154%)  route 7.952ns (96.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 50.338 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.952     6.192    core/register/rst_all
    SLICE_X38Y76         FDCE                                         f  core/register/register_reg[31][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.480    50.338    core/register/debug_clk
    SLICE_X38Y76         FDCE                                         r  core/register/register_reg[31][0]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.649    
                         clock uncertainty           -0.095    49.554    
    SLICE_X38Y76         FDCE (Recov_fdce_C_CLR)     -0.151    49.403    core/register/register_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.403    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 43.212    

Slack (MET) :             43.212ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.259ns (3.154%)  route 7.952ns (96.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 50.338 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.952     6.192    core/register/rst_all
    SLICE_X38Y76         FDCE                                         f  core/register/register_reg[31][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.480    50.338    core/register/debug_clk
    SLICE_X38Y76         FDCE                                         r  core/register/register_reg[31][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.649    
                         clock uncertainty           -0.095    49.554    
    SLICE_X38Y76         FDCE (Recov_fdce_C_CLR)     -0.151    49.403    core/register/register_reg[31][4]
  -------------------------------------------------------------------
                         required time                         49.403    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 43.212    

Slack (MET) :             43.280ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.259ns (3.196%)  route 7.845ns (96.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 50.356 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.845     6.085    core/register/rst_all
    SLICE_X30Y59         FDCE                                         f  core/register/register_reg[16][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.498    50.356    core/register/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/register/register_reg[16][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.667    
                         clock uncertainty           -0.095    49.572    
    SLICE_X30Y59         FDCE (Recov_fdce_C_CLR)     -0.208    49.364    core/register/register_reg[16][1]
  -------------------------------------------------------------------
                         required time                         49.364    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 43.280    

Slack (MET) :             43.280ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.259ns (3.196%)  route 7.845ns (96.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 50.356 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.845     6.085    core/register/rst_all
    SLICE_X30Y59         FDCE                                         f  core/register/register_reg[16][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.498    50.356    core/register/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/register/register_reg[16][29]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.667    
                         clock uncertainty           -0.095    49.572    
    SLICE_X30Y59         FDCE (Recov_fdce_C_CLR)     -0.208    49.364    core/register/register_reg[16][29]
  -------------------------------------------------------------------
                         required time                         49.364    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 43.280    

Slack (MET) :             43.280ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.259ns (3.196%)  route 7.845ns (96.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 50.356 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.845     6.085    core/register/rst_all
    SLICE_X30Y59         FDCE                                         f  core/register/register_reg[16][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.498    50.356    core/register/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/register/register_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.667    
                         clock uncertainty           -0.095    49.572    
    SLICE_X30Y59         FDCE (Recov_fdce_C_CLR)     -0.208    49.364    core/register/register_reg[16][2]
  -------------------------------------------------------------------
                         required time                         49.364    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 43.280    

Slack (MET) :             43.317ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.259ns (3.215%)  route 7.798ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 50.347 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.798     6.038    core/register/rst_all
    SLICE_X26Y71         FDCE                                         f  core/register/register_reg[29][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.489    50.347    core/register/debug_clk
    SLICE_X26Y71         FDCE                                         r  core/register/register_reg[29][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.658    
                         clock uncertainty           -0.095    49.563    
    SLICE_X26Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.355    core/register/register_reg[29][18]
  -------------------------------------------------------------------
                         required time                         49.355    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 43.317    

Slack (MET) :             43.317ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.259ns (3.215%)  route 7.798ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 50.347 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.798     6.038    core/register/rst_all
    SLICE_X26Y71         FDCE                                         f  core/register/register_reg[29][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.489    50.347    core/register/debug_clk
    SLICE_X26Y71         FDCE                                         r  core/register/register_reg[29][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.658    
                         clock uncertainty           -0.095    49.563    
    SLICE_X26Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.355    core/register/register_reg[29][21]
  -------------------------------------------------------------------
                         required time                         49.355    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 43.317    

Slack (MET) :             43.319ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 0.259ns (3.215%)  route 7.796ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 50.347 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.796     6.036    core/register/rst_all
    SLICE_X27Y71         FDCE                                         f  core/register/register_reg[11][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.489    50.347    core/register/debug_clk
    SLICE_X27Y71         FDCE                                         r  core/register/register_reg[11][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.658    
                         clock uncertainty           -0.095    49.563    
    SLICE_X27Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.355    core/register/register_reg[11][15]
  -------------------------------------------------------------------
                         required time                         49.355    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 43.319    

Slack (MET) :             43.319ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 0.259ns (3.215%)  route 7.796ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 50.347 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.575    -2.019    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.259    -1.760 f  rst_all_reg/Q
                         net (fo=1603, routed)        7.796     6.036    core/register/rst_all
    SLICE_X27Y71         FDCE                                         f  core/register/register_reg[11][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.489    50.347    core/register/debug_clk
    SLICE_X27Y71         FDCE                                         r  core/register/register_reg[11][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.658    
                         clock uncertainty           -0.095    49.563    
    SLICE_X27Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.355    core/register/register_reg[11][21]
  -------------------------------------------------------------------
                         required time                         49.355    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 43.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[1][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.118ns (8.119%)  route 1.335ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.335     0.911    core/ctrl/rst_all
    SLICE_X68Y71         FDCE                                         f  core/ctrl/FUS_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.873     0.569    core/ctrl/debug_clk
    SLICE_X68Y71         FDCE                                         r  core/ctrl/FUS_reg[1][24]/C
                         clock pessimism              0.266     0.835    
    SLICE_X68Y71         FDCE (Remov_fdce_C_CLR)     -0.069     0.766    core/ctrl/FUS_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[1][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.118ns (8.119%)  route 1.335ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.335     0.911    core/ctrl/rst_all
    SLICE_X68Y71         FDCE                                         f  core/ctrl/FUS_reg[1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.873     0.569    core/ctrl/debug_clk
    SLICE_X68Y71         FDCE                                         r  core/ctrl/FUS_reg[1][25]/C
                         clock pessimism              0.266     0.835    
    SLICE_X68Y71         FDCE (Remov_fdce_C_CLR)     -0.069     0.766    core/ctrl/FUS_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[2][21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.118ns (7.842%)  route 1.387ns (92.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.387     0.962    core/ctrl/rst_all
    SLICE_X66Y72         FDCE                                         f  core/ctrl/FUS_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.872     0.568    core/ctrl/debug_clk
    SLICE_X66Y72         FDCE                                         r  core/ctrl/FUS_reg[2][21]/C
                         clock pessimism              0.266     0.834    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.050     0.784    core/ctrl/FUS_reg[2][21]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[2][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.118ns (7.842%)  route 1.387ns (92.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.387     0.962    core/ctrl/rst_all
    SLICE_X66Y72         FDCE                                         f  core/ctrl/FUS_reg[2][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.872     0.568    core/ctrl/debug_clk
    SLICE_X66Y72         FDCE                                         r  core/ctrl/FUS_reg[2][26]/C
                         clock pessimism              0.266     0.834    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.050     0.784    core/ctrl/FUS_reg[2][26]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[1][21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.118ns (7.842%)  route 1.387ns (92.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.387     0.962    core/ctrl/rst_all
    SLICE_X67Y72         FDCE                                         f  core/ctrl/FUS_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.872     0.568    core/ctrl/debug_clk
    SLICE_X67Y72         FDCE                                         r  core/ctrl/FUS_reg[1][21]/C
                         clock pessimism              0.266     0.834    
    SLICE_X67Y72         FDCE (Remov_fdce_C_CLR)     -0.069     0.765    core/ctrl/FUS_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[1][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.118ns (7.842%)  route 1.387ns (92.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.387     0.962    core/ctrl/rst_all
    SLICE_X67Y72         FDCE                                         f  core/ctrl/FUS_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.872     0.568    core/ctrl/debug_clk
    SLICE_X67Y72         FDCE                                         r  core/ctrl/FUS_reg[1][26]/C
                         clock pessimism              0.266     0.834    
    SLICE_X67Y72         FDCE (Remov_fdce_C_CLR)     -0.069     0.765    core/ctrl/FUS_reg[1][26]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[4][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.118ns (7.829%)  route 1.389ns (92.171%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.389     0.965    core/ctrl/rst_all
    SLICE_X64Y71         FDCE                                         f  core/ctrl/FUS_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.873     0.569    core/ctrl/debug_clk
    SLICE_X64Y71         FDCE                                         r  core/ctrl/FUS_reg[4][24]/C
                         clock pessimism              0.266     0.835    
    SLICE_X64Y71         FDCE (Remov_fdce_C_CLR)     -0.069     0.766    core/ctrl/FUS_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[4][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.118ns (7.829%)  route 1.389ns (92.171%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.389     0.965    core/ctrl/rst_all
    SLICE_X64Y71         FDCE                                         f  core/ctrl/FUS_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.873     0.569    core/ctrl/debug_clk
    SLICE_X64Y71         FDCE                                         r  core/ctrl/FUS_reg[4][26]/C
                         clock pessimism              0.266     0.835    
    SLICE_X64Y71         FDCE (Remov_fdce_C_CLR)     -0.069     0.766    core/ctrl/FUS_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[2][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.118ns (7.816%)  route 1.392ns (92.184%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.392     0.967    core/ctrl/rst_all
    SLICE_X65Y72         FDCE                                         f  core/ctrl/FUS_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.872     0.568    core/ctrl/debug_clk
    SLICE_X65Y72         FDCE                                         r  core/ctrl/FUS_reg[2][24]/C
                         clock pessimism              0.266     0.834    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.069     0.765    core/ctrl/FUS_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[2][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.118ns (7.816%)  route 1.392ns (92.184%))
  Logic Levels:           0  
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.650    -0.543    clk_cpu
    SLICE_X86Y52         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.425 f  rst_all_reg/Q
                         net (fo=1603, routed)        1.392     0.967    core/ctrl/rst_all
    SLICE_X65Y72         FDCE                                         f  core/ctrl/FUS_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.872     0.568    core/ctrl/debug_clk
    SLICE_X65Y72         FDCE                                         r  core/ctrl/FUS_reg[2][25]/C
                         clock pessimism              0.266     0.834    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.069     0.765    core/ctrl/FUS_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.203    





