read -sv run_verilog_mid/adder_32b_8_86_b52e3d32a08296629b2c44f5594217db.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_b52e3d32a08296629b2c44f5594217db_yosys.v
