Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date             : Wed Mar  4 21:46:27 2015
| Host             : roy-virtual-machine running 32-bit Ubuntu 14.04.1 LTS
| Command          : report_power -file design_wrapper_power_routed.rpt -pb design_wrapper_power_summary_routed.pb
| Design           : design_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.731 |
| Dynamic (W)              | 1.575 |
| Device Static (W)        | 0.155 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.0  |
| Junction Temperature (C) | 45.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.014 |        6 |       --- |             --- |
| Slice Logic              |     0.005 |     6731 |       --- |             --- |
|   LUT as Logic           |     0.005 |     2393 |     53200 |            4.49 |
|   CARRY4                 |    <0.001 |      140 |     13300 |            1.05 |
|   Register               |    <0.001 |     3080 |    106400 |            2.89 |
|   LUT as Distributed RAM |    <0.001 |       44 |     17400 |            0.25 |
|   LUT as Shift Register  |    <0.001 |      118 |     17400 |            0.67 |
|   F7/F8 Muxes            |    <0.001 |        1 |     53200 |           <0.01 |
|   Others                 |     0.000 |      389 |       --- |             --- |
| Signals                  |     0.007 |     4739 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |       140 |            0.71 |
| I/O                      |     0.014 |       44 |       200 |           22.00 |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.731 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.027 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.001 |      0.021 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| O2_CLK     | O2_CLK                                                    |            11.0 |
| clk_fpga_0 | design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0] |            10.4 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------+-----------+
| Name                                                              | Power (W) |
+-------------------------------------------------------------------+-----------+
| design_wrapper                                                    |     1.575 |
|   design_i                                                        |     1.561 |
|     CLReceive_0                                                   |     0.007 |
|       U0                                                          |     0.007 |
|         CLReceive_M00_AXIS_inst                                   |    <0.001 |
|         CLReceive_S00_AXI_inst                                    |     0.007 |
|           FREQ_CALC                                               |    <0.001 |
|     axi_dma_2                                                     |     0.007 |
|       U0                                                          |     0.007 |
|         I_AXI_DMA_REG_MODULE                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                           |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                  |    <0.001 |
|         I_MM2S_DMA_MNGR                                           |     0.000 |
|         I_PRMRY_DATAMOVER                                         |     0.005 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                       |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF               |    <0.001 |
|               I_DATA_FIFO                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                       |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM               |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             gr1.rfwft                             |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg              |    <0.001 |
|                               inst_blk_mem_gen                    |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen     |    <0.001 |
|                                   valid.cstr                      |    <0.001 |
|                                     ramloop[0].ram.r              |    <0.001 |
|                                       prim_noinit.ram             |    <0.001 |
|               I_XD_FIFO                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                   |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM               |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grhf.rhf                              |    <0.001 |
|                             grss.gdc.dc                           |    <0.001 |
|                               gsym_dc.dc                          |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_7_0_5                     |    <0.001 |
|                               RAM_reg_0_7_6_8                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                 |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                  |     0.001 |
|                 I_MSSAI_SKID_BUF                                  |    <0.001 |
|                 I_TSTRB_FIFO                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                       DYNSHREG_F_I                                |    <0.001 |
|                 SLICE_INSERTION                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_ADDR_CNTL                                           |    <0.001 |
|             I_CMD_STATUS                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                  |    <0.001 |
|               I_CMD_FIFO                                          |    <0.001 |
|             I_RESET                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                  |    <0.001 |
|             I_WR_DATA_CNTL                                        |    <0.001 |
|             I_WR_STATUS_CNTLR                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|         I_RST_MODULE                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                              |    <0.001 |
|           REG_HRD_RST                                             |    <0.001 |
|           REG_HRD_RST_OUT                                         |    <0.001 |
|         I_S2MM_DMA_MNGR                                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                    |    <0.001 |
|     axi_mem_intercon_1                                            |     0.003 |
|       s00_couplers                                                |     0.003 |
|         auto_pc                                                   |     0.001 |
|           inst                                                    |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                          |     0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst               |    <0.001 |
|               USE_WRITE.write_addr_inst                           |     0.001 |
|                 USE_BURSTS.cmd_queue                              |    <0.001 |
|                   inst                                            |    <0.001 |
|                     fifo_gen_inst                                 |    <0.001 |
|                       inst_fifo_gen                               |    <0.001 |
|                         gconvfifo.rf                              |    <0.001 |
|                           grf.rf                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd              |    <0.001 |
|                               gr1.rfwft                           |    <0.001 |
|                               grss.rsts                           |    <0.001 |
|                               rpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr              |    <0.001 |
|                               gwss.wsts                           |    <0.001 |
|                               wpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                 |    <0.001 |
|                               gdm.dm                              |    <0.001 |
|                                 RAM_reg_0_31_0_4                  |    <0.001 |
|                             rstblk                                |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                         |    <0.001 |
|                   inst                                            |    <0.001 |
|                     fifo_gen_inst                                 |    <0.001 |
|                       inst_fifo_gen                               |    <0.001 |
|                         gconvfifo.rf                              |    <0.001 |
|                           grf.rf                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd              |    <0.001 |
|                               gr1.rfwft                           |    <0.001 |
|                               grss.rsts                           |    <0.001 |
|                               rpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr              |    <0.001 |
|                               gwss.wsts                           |    <0.001 |
|                               wpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                 |    <0.001 |
|                               gdm.dm                              |    <0.001 |
|                                 RAM_reg_0_31_0_4                  |    <0.001 |
|                             rstblk                                |    <0.001 |
|               USE_WRITE.write_data_inst                           |    <0.001 |
|         auto_us                                                   |     0.002 |
|           inst                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst         |     0.002 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst    |    <0.001 |
|               USE_WRITE.write_addr_inst                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                           |    <0.001 |
|               si_register_slice_inst                              |    <0.001 |
|                 aw_pipe                                           |    <0.001 |
|     axis_data_fifo_1                                              |     0.002 |
|       inst                                                        |     0.002 |
|         gen_fifo_generator.fifo_generator_inst                    |     0.002 |
|           inst_fifo_gen                                           |     0.002 |
|             gaxis_fifo.gaxisf.axisf                               |     0.002 |
|               grf.rf                                              |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                   gr1.rfwft                                       |    <0.001 |
|                   gras.rsts                                       |    <0.001 |
|                   rpntr                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                   gwas.wsts                                       |    <0.001 |
|                   wpntr                                           |    <0.001 |
|                 gntv_or_sync_fifo.mem                             |    <0.001 |
|                   gdm.dm                                          |    <0.001 |
|                     RAM_reg_0_15_0_5                              |    <0.001 |
|                     RAM_reg_0_15_12_17                            |    <0.001 |
|                     RAM_reg_0_15_18_23                            |    <0.001 |
|                     RAM_reg_0_15_24_29                            |    <0.001 |
|                     RAM_reg_0_15_30_35                            |    <0.001 |
|                     RAM_reg_0_15_36_36                            |    <0.001 |
|                     RAM_reg_0_15_6_11                             |    <0.001 |
|                 rstblk                                            |    <0.001 |
|     proc_sys_reset                                                |    <0.001 |
|       U0                                                          |    <0.001 |
|         EXT_LPF                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                               |    <0.001 |
|         SEQ                                                       |    <0.001 |
|           SEQ_COUNTER                                             |    <0.001 |
|     proc_sys_reset1                                               |    <0.001 |
|       U0                                                          |    <0.001 |
|         EXT_LPF                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                               |    <0.001 |
|         SEQ                                                       |    <0.001 |
|           SEQ_COUNTER                                             |    <0.001 |
|     processing_system7_1                                          |     1.536 |
|       inst                                                        |     1.536 |
|     processing_system7_1_axi_periph                               |     0.006 |
|       s00_couplers                                                |     0.005 |
|         auto_pc                                                   |     0.005 |
|           inst                                                    |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                  |     0.005 |
|               RD.ar_channel_0                                     |    <0.001 |
|                 ar_cmd_fsm_0                                      |    <0.001 |
|                 cmd_translator_0                                  |    <0.001 |
|                   incr_cmd_0                                      |    <0.001 |
|                   wrap_cmd_0                                      |    <0.001 |
|               RD.r_channel_0                                      |     0.002 |
|                 rd_data_fifo_0                                    |     0.001 |
|                 transaction_fifo_0                                |    <0.001 |
|               SI_REG                                              |     0.001 |
|                 ar_pipe                                           |    <0.001 |
|                 aw_pipe                                           |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               WR.aw_channel_0                                     |    <0.001 |
|                 aw_cmd_fsm_0                                      |    <0.001 |
|                 cmd_translator_0                                  |    <0.001 |
|                   incr_cmd_0                                      |    <0.001 |
|                   wrap_cmd_0                                      |    <0.001 |
|               WR.b_channel_0                                      |    <0.001 |
|                 bid_fifo_0                                        |    <0.001 |
|                 bresp_fifo_0                                      |    <0.001 |
|       xbar                                                        |    <0.001 |
|         inst                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                |    <0.001 |
|             addr_arbiter_inst                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                          |    <0.001 |
|             reg_slice_r                                           |    <0.001 |
|             splitter_ar                                           |    <0.001 |
|             splitter_aw                                           |    <0.001 |
|     xlconcat_0                                                    |     0.000 |
+-------------------------------------------------------------------+-----------+


