#Generated by  MIG Version 1.9
#Coregen 14.5 - Build Number P.20131013 on mer. 23. sept. 17:34:40 2015
#FPGA Part  xc7k160t-ffg676-1


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
34,AD1,ddr3_dq[0],SSTL15_T_DCI,INOUT,FAST,,
34,AE1,ddr3_dq[1],SSTL15_T_DCI,INOUT,FAST,,
34,AE3,ddr3_dq[2],SSTL15_T_DCI,INOUT,FAST,,
34,AE2,ddr3_dq[3],SSTL15_T_DCI,INOUT,FAST,,
34,AE6,ddr3_dq[4],SSTL15_T_DCI,INOUT,FAST,,
34,AE5,ddr3_dq[5],SSTL15_T_DCI,INOUT,FAST,,
34,AF3,ddr3_dq[6],SSTL15_T_DCI,INOUT,FAST,,
34,AF2,ddr3_dq[7],SSTL15_T_DCI,INOUT,FAST,,
33,W11,ddr3_dq[8],SSTL15_T_DCI,INOUT,FAST,,
33,V8,ddr3_dq[9],SSTL15_T_DCI,INOUT,FAST,,
33,V7,ddr3_dq[10],SSTL15_T_DCI,INOUT,FAST,,
33,Y8,ddr3_dq[11],SSTL15_T_DCI,INOUT,FAST,,
33,Y7,ddr3_dq[12],SSTL15_T_DCI,INOUT,FAST,,
33,Y11,ddr3_dq[13],SSTL15_T_DCI,INOUT,FAST,,
33,Y10,ddr3_dq[14],SSTL15_T_DCI,INOUT,FAST,,
33,V9,ddr3_dq[15],SSTL15_T_DCI,INOUT,FAST,,
34,U6,ddr3_addr[14],SSTL15,OUT,FAST,,
34,U5,ddr3_addr[13],SSTL15,OUT,FAST,,
34,U2,ddr3_addr[12],SSTL15,OUT,FAST,,
34,U1,ddr3_addr[11],SSTL15,OUT,FAST,,
34,V3,ddr3_addr[10],SSTL15,OUT,FAST,,
34,W3,ddr3_addr[9],SSTL15,OUT,FAST,,
34,U7,ddr3_addr[8],SSTL15,OUT,FAST,,
34,V6,ddr3_addr[7],SSTL15,OUT,FAST,,
34,V4,ddr3_addr[6],SSTL15,OUT,FAST,,
34,Y3,ddr3_addr[5],SSTL15,OUT,FAST,,
34,Y2,ddr3_addr[4],SSTL15,OUT,FAST,,
34,V2,ddr3_addr[3],SSTL15,OUT,FAST,,
34,V1,ddr3_addr[2],SSTL15,OUT,FAST,,
34,AB1,ddr3_addr[1],SSTL15,OUT,FAST,,
34,AC1,ddr3_addr[0],SSTL15,OUT,FAST,,
34,W1,ddr3_ba[2],SSTL15,OUT,FAST,,
34,Y1,ddr3_ba[1],SSTL15,OUT,FAST,,
34,AB2,ddr3_ba[0],SSTL15,OUT,FAST,,
34,AC2,ddr3_ras_n,SSTL15,OUT,FAST,,
34,AA3,ddr3_cas_n,SSTL15,OUT,FAST,,
34,AA2,ddr3_we_n,SSTL15,OUT,FAST,,
34,AA4,ddr3_reset_n,LVCMOS15,OUT,FAST,,
34,AB5,ddr3_cke[0],SSTL15,OUT,FAST,,
34,AB6,ddr3_odt[0],SSTL15,OUT,FAST,,
34,AA5,ddr3_cs_n[0],SSTL15,OUT,FAST,,
34,AD4,ddr3_dm[0],SSTL15,OUT,FAST,,
33,V11,ddr3_dm[1],SSTL15,OUT,FAST,,
34,AC4,sys_clk_p,DIFF_SSTL15,IN,,P,sys_clk_n
34,AC3,sys_clk_n,DIFF_SSTL15,IN,,N,sys_clk_p
34,AF5,ddr3_dqs_p[0],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[0]
34,AF4,ddr3_dqs_n[0],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[0]
33,W10,ddr3_dqs_p[1],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[1]
33,W9,ddr3_dqs_n[1],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[1]
34,W6,ddr3_ck_p[0],DIFF_SSTL15,OUT,FAST,P,ddr3_ck_n[0]
34,W5,ddr3_ck_n[0],DIFF_SSTL15,OUT,FAST,N,ddr3_ck_p[0]
