v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43600 43500 1 0 0 74157-1.sym
{
T 43900 48040 5 10 0 0 0 0 1
device=74157
T 43900 47840 5 10 0 0 0 0 1
footprint=DIP16
T 45300 47700 5 10 1 1 0 6 1
refdes=U8
T 43600 43500 5 10 0 0 0 0 1
x-appdesc=Memory address multiplexer (bits 7-4)
}
C 41800 44000 1 0 0 input-2.sym
{
T 41800 44200 5 10 0 0 0 0 1
net=INST12:1
T 42400 44700 5 10 0 0 0 0 1
device=none
T 42300 44100 5 10 1 1 0 7 1
value=INST12
}
C 43300 43200 1 0 0 gnd-1.sym
C 45800 47200 1 0 0 output-2.sym
{
T 46700 47400 5 10 0 0 0 0 1
net=MEMADDR7:1
T 46000 47900 5 10 0 0 0 0 1
device=none
T 46700 47300 5 10 1 1 0 1 1
value=MEMADDR7
}
C 45800 46400 1 0 0 output-2.sym
{
T 46700 46600 5 10 0 0 0 0 1
net=MEMADDR6:1
T 46000 47100 5 10 0 0 0 0 1
device=none
T 46700 46500 5 10 1 1 0 1 1
value=MEMADDR6
}
C 45800 45600 1 0 0 output-2.sym
{
T 46700 45800 5 10 0 0 0 0 1
net=MEMADDR5:1
T 46000 46300 5 10 0 0 0 0 1
device=none
T 46700 45700 5 10 1 1 0 1 1
value=MEMADDR5
}
C 45800 44800 1 0 0 output-2.sym
{
T 46700 45000 5 10 0 0 0 0 1
net=MEMADDR4:1
T 46000 45500 5 10 0 0 0 0 1
device=none
T 46700 44900 5 10 1 1 0 1 1
value=MEMADDR4
}
C 41800 44400 1 0 0 input-2.sym
{
T 41800 44600 5 10 0 0 0 0 1
net=INST4:1
T 42400 45100 5 10 0 0 0 0 1
device=none
T 42300 44500 5 10 1 1 0 7 1
value=INST4
}
C 41800 44800 1 0 0 input-2.sym
{
T 41800 45000 5 10 0 0 0 0 1
net=D4:1
T 42400 45500 5 10 0 0 0 0 1
device=none
T 42300 44900 5 10 1 1 0 7 1
value=D4
}
C 41800 45200 1 0 0 input-2.sym
{
T 41800 45400 5 10 0 0 0 0 1
net=INST5:1
T 42400 45900 5 10 0 0 0 0 1
device=none
T 42300 45300 5 10 1 1 0 7 1
value=INST5
}
C 41800 45600 1 0 0 input-2.sym
{
T 41800 45800 5 10 0 0 0 0 1
net=D5:1
T 42400 46300 5 10 0 0 0 0 1
device=none
T 42300 45700 5 10 1 1 0 7 1
value=D5
}
C 41800 46000 1 0 0 input-2.sym
{
T 41800 46200 5 10 0 0 0 0 1
net=INST6:1
T 42400 46700 5 10 0 0 0 0 1
device=none
T 42300 46100 5 10 1 1 0 7 1
value=INST6
}
C 41800 46400 1 0 0 input-2.sym
{
T 41800 46600 5 10 0 0 0 0 1
net=D6:1
T 42400 47100 5 10 0 0 0 0 1
device=none
T 42300 46500 5 10 1 1 0 7 1
value=D6
}
C 41800 46800 1 0 0 input-2.sym
{
T 41800 47000 5 10 0 0 0 0 1
net=INST7:1
T 42400 47500 5 10 0 0 0 0 1
device=none
T 42300 46900 5 10 1 1 0 7 1
value=INST7
}
C 41800 47200 1 0 0 input-2.sym
{
T 41800 47400 5 10 0 0 0 0 1
net=D7:1
T 42400 47900 5 10 0 0 0 0 1
device=none
T 42300 47300 5 10 1 1 0 7 1
value=D7
}
N 43200 47300 43600 47300 4
N 43200 46900 43600 46900 4
N 43200 46500 43600 46500 4
N 43200 46100 43600 46100 4
N 43200 45700 43600 45700 4
N 43200 45300 43600 45300 4
N 43200 44900 43600 44900 4
N 43200 44500 43600 44500 4
N 43200 44100 43600 44100 4
N 43600 43700 43400 43700 4
N 43400 43700 43400 43500 4
N 45600 47300 45800 47300 4
N 45600 46500 45800 46500 4
N 45600 45700 45800 45700 4
N 45600 44900 45800 44900 4
C 51000 43500 1 0 0 74157-1.sym
{
T 51300 48040 5 10 0 0 0 0 1
device=74157
T 51300 47840 5 10 0 0 0 0 1
footprint=DIP16
T 52700 47700 5 10 1 1 0 6 1
refdes=U9
T 51000 43500 5 10 0 0 0 0 1
x-appdesc=Memory address multiplexer (bits 3-0)
}
C 49200 44000 1 0 0 input-2.sym
{
T 49200 44200 5 10 0 0 0 0 1
net=INST12:1
T 49800 44700 5 10 0 0 0 0 1
device=none
T 49700 44100 5 10 1 1 0 7 1
value=INST12
}
C 50700 43200 1 0 0 gnd-1.sym
C 53200 47200 1 0 0 output-2.sym
{
T 54100 47400 5 10 0 0 0 0 1
net=MEMADDR3:1
T 53400 47900 5 10 0 0 0 0 1
device=none
T 54100 47300 5 10 1 1 0 1 1
value=MEMADDR3
}
C 53200 46400 1 0 0 output-2.sym
{
T 54100 46600 5 10 0 0 0 0 1
net=MEMADDR2:1
T 53400 47100 5 10 0 0 0 0 1
device=none
T 54100 46500 5 10 1 1 0 1 1
value=MEMADDR2
}
C 53200 45600 1 0 0 output-2.sym
{
T 54100 45800 5 10 0 0 0 0 1
net=MEMADDR1:1
T 53400 46300 5 10 0 0 0 0 1
device=none
T 54100 45700 5 10 1 1 0 1 1
value=MEMADDR1
}
C 53200 44800 1 0 0 output-2.sym
{
T 54100 45000 5 10 0 0 0 0 1
net=MEMADDR0:1
T 53400 45500 5 10 0 0 0 0 1
device=none
T 54100 44900 5 10 1 1 0 1 1
value=MEMADDR0
}
C 49200 44400 1 0 0 input-2.sym
{
T 49200 44600 5 10 0 0 0 0 1
net=INST0:1
T 49800 45100 5 10 0 0 0 0 1
device=none
T 49700 44500 5 10 1 1 0 7 1
value=INST0
}
C 49200 44800 1 0 0 input-2.sym
{
T 49200 45000 5 10 0 0 0 0 1
net=D0:1
T 49800 45500 5 10 0 0 0 0 1
device=none
T 49700 44900 5 10 1 1 0 7 1
value=D0
}
C 49200 45200 1 0 0 input-2.sym
{
T 49200 45400 5 10 0 0 0 0 1
net=INST1:1
T 49800 45900 5 10 0 0 0 0 1
device=none
T 49700 45300 5 10 1 1 0 7 1
value=INST1
}
C 49200 45600 1 0 0 input-2.sym
{
T 49200 45800 5 10 0 0 0 0 1
net=D1:1
T 49800 46300 5 10 0 0 0 0 1
device=none
T 49700 45700 5 10 1 1 0 7 1
value=D1
}
C 49200 46000 1 0 0 input-2.sym
{
T 49200 46200 5 10 0 0 0 0 1
net=INST2:1
T 49800 46700 5 10 0 0 0 0 1
device=none
T 49700 46100 5 10 1 1 0 7 1
value=INST2
}
C 49200 46400 1 0 0 input-2.sym
{
T 49200 46600 5 10 0 0 0 0 1
net=D2:1
T 49800 47100 5 10 0 0 0 0 1
device=none
T 49700 46500 5 10 1 1 0 7 1
value=D2
}
C 49200 46800 1 0 0 input-2.sym
{
T 49200 47000 5 10 0 0 0 0 1
net=INST3:1
T 49800 47500 5 10 0 0 0 0 1
device=none
T 49700 46900 5 10 1 1 0 7 1
value=INST3
}
C 49200 47200 1 0 0 input-2.sym
{
T 49200 47400 5 10 0 0 0 0 1
net=D3:1
T 49800 47900 5 10 0 0 0 0 1
device=none
T 49700 47300 5 10 1 1 0 7 1
value=D3
}
N 50600 47300 51000 47300 4
N 50600 46900 51000 46900 4
N 50600 46500 51000 46500 4
N 50600 46100 51000 46100 4
N 50600 45700 51000 45700 4
N 50600 45300 51000 45300 4
N 50600 44900 51000 44900 4
N 50600 44500 51000 44500 4
N 50600 44100 51000 44100 4
N 51000 43700 50800 43700 4
N 50800 43700 50800 43500 4
N 53000 47300 53200 47300 4
N 53000 46500 53200 46500 4
N 53000 45700 53200 45700 4
N 53000 44900 53200 44900 4
T 50000 40700 9 10 1 0 0 0 1
Memory address multiplexer (bits 7-0)
T 49900 40400 9 10 1 0 0 0 1
mamuxl.sch
T 53800 40400 9 10 1 0 0 0 1
REVISION
