
---------- Begin Simulation Statistics ----------
final_tick                               776309152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 609871                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856392                       # Number of bytes of host memory used
host_op_rate                                   613047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2061.91                       # Real time elapsed on the host
host_tick_rate                              122309032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500005                       # Number of instructions simulated
sim_ops                                    1264048812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.252190                       # Number of seconds simulated
sim_ticks                                252190475250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6963414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13926829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.989403                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      21125662                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     21127901                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       168513                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     21275355                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            7                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          166                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          159                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      21278195                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           522                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        61106718                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       61188798                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       168155                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         20323898                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     17505110                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1780695                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250082928                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    251678896                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    504003533                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.499359                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.699928                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    444375124     88.17%     88.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     19779412      3.92%     92.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      5644924      1.12%     93.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      3906035      0.78%     93.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3824574      0.76%     94.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1790795      0.36%     95.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5644533      1.12%     96.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1533026      0.30%     96.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     17505110      3.47%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    504003533                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          328                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       148277321                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            76341480                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     65219443     25.91%     25.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        44696      0.02%     25.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            3      0.00%     25.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     25236952     10.03%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            9      0.00%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          144      0.00%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     30737780     12.21%     48.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     20688148      8.22%     56.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      5279349      2.10%     58.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc       554131      0.22%     58.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt       529217      0.21%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           16      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           16      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          137      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     76341480     30.33%     89.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     27047363     10.75%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    251678896                       # Class of committed instruction
system.switch_cpus_1.commit.refs            103388843                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       184940595                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           251595970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.017524                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.017524                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    459397871                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     20496906                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    255098641                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10449323                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        18565578                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       170191                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1593                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     15740077                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          21278195                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        26113595                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           477985910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        38590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            258731469                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        341100                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.042187                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     26166325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     21126191                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.512968                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    504323051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.516267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.719457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      453842430     89.99%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        3356664      0.67%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        5357991      1.06%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        5917301      1.17%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8283055      1.64%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2926558      0.58%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4938420      0.98%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6459648      1.28%     97.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       13240984      2.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    504323051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 57899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       212317                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       20386615                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop               84424                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.648817                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          178752104                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         27066890                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     134297703                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     76936694                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        57546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     27240433                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    253401357                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    151685214                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       197761                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    327250746                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       911822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     62512739                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       170191                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     64149461                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5075250                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        32029                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         2638                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3168                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       595206                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       193061                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2638                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       211248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       264815626                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           251941120                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.713695                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       188997551                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.499506                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            251991629                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      418858738                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      45728658                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.495657                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.495657                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     65496316     20.00%     20.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        45284      0.01%     20.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            6      0.00%     20.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     25238620      7.71%     27.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            9      0.00%     27.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          188      0.00%     27.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     30742752      9.39%     37.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     20689275      6.32%     43.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      5279380      1.61%     45.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc       556270      0.17%     45.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt       529220      0.16%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           16      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           18      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          140      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     45.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    151798613     46.36%     91.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     27072389      8.27%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    327448511                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          71071626                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.217047                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         14303      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          514      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             3      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       188412      0.27%      0.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     19603674     27.58%     27.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc      6485523      9.13%     36.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     16797654     23.63%     60.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      2799955      3.94%     64.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt      5773741      8.12%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     19364136     27.25%     99.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        43711      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     67920698                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    639944300                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     66969142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     67824295                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        253316930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       327448511                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      1720849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       173547                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5446305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    504323051                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.649283                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.350265                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    370692058     73.50%     73.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     51588016     10.23%     83.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31056807      6.16%     89.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     13906106      2.76%     92.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     22430063      4.45%     97.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      8237734      1.63%     98.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      4297390      0.85%     99.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1583715      0.31%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       531162      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    504323051                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.649209                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    330599432                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    590520942                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    184971978                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    187216038                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      5485472                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5345249                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     76936694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     27240433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     771931852                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes     82475507                       # number of misc regfile writes
system.switch_cpus_1.numCycles              504380950                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     219347630                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    348968063                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     44569097                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       16714866                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    199193280                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       217809                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1002536934                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    254017029                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    352080272                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        27157030                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     22284939                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       170191                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    240910979                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        3112011                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    271760553                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        22344                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          284                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       105526507                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    213204596                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          739958014                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         507238918                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      211785531                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     160158070                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8896046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       372986                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17792092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         372986                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            5334202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2077022                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4886392                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1629184                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1629184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5334202                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20890215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20890215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    578586112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               578586112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6963415                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6963415    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6963415                       # Request fanout histogram
system.membus.reqLayer0.occupancy         23617924000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37122460750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 776309152000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6679387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5184441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          806                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10727201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2216499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2216499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6678581                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          160                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26685720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26688138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    768159936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              768263104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7016402                       # Total snoops (count)
system.tol2bus.snoopTraffic                 132929408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15912448                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.151296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15539462     97.66%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 372986      2.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15912448                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12004271000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13342700499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1209499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           93                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1932407                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1932500                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           93                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1932407                       # number of overall hits
system.l2.overall_hits::total                 1932500                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          713                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6962673                       # number of demand (read+write) misses
system.l2.demand_misses::total                6963386                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          713                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6962673                       # number of overall misses
system.l2.overall_misses::total               6963386                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 636885391000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     636943573500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58182500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 636885391000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    636943573500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8895080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8895886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8895080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8895886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.884615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.782756                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.782765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.884615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.782756                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.782765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 81602.384292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91471.391950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91470.381435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 81602.384292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91471.391950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91470.381435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2077022                       # number of writebacks
system.l2.writebacks::total                   2077022                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6962673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6963386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6962673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6963386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     51052500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 567258660501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 567309713001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     51052500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 567258660501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567309713001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.884615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.782756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.884615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.782756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.782765                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71602.384292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81471.391878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81470.381363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71602.384292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81471.391878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81470.381363                       # average overall mshr miss latency
system.l2.replacements                        7016402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3107419                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3107419                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3107419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3107419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          806                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              806                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          806                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          806                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       319998                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        319998                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       587315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                587315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1629184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1629184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 145087225000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  145087225000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2216499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2216499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.735026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89055.149695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89055.149695                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1629184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1629184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 128795384501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 128795384501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.735026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79055.149388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79055.149388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.884615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 81602.384292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81602.384292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     51052500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51052500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.884615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71602.384292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71602.384292                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1345092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1345092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      5333489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5333489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 491798166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 491798166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      6678581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6678581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.798596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.798596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92209.464761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92209.464761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      5333489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5333489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 438463276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 438463276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.798596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.798596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82209.464761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82209.464761                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          131                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               131                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              29                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          160                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           160                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.181250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.181250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       552000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       552000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.181250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.181250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19034.482759                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19034.482759                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.995782                       # Cycle average of tags in use
system.l2.tags.total_refs                    17508361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7018581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.494573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.807260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.071874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.567722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.162545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  2019.386382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.986029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 149353269                       # Number of tag accesses
system.l2.tags.data_accesses                149353269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        45632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    445611072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          445656704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        45632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    132929408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       132929408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      6962673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6963386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2077022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2077022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       180943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1766962339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1767143282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       180943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           180943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      527099241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            527099241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      527099241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       180943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1766962339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2294242522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2076696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   6927129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002379932500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       127903                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       127903                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14552253                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1952391                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6963386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2077022                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6963386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2077022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   326                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            450197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            443992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            444464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            437530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            446287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            428646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            417121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            423249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            419685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            422772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           448915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           416981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           409963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           427035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           443867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           447138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            132394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            130265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            132378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            123446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            128139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            139695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            133692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           137844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           116030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           124408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           132519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           132792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 150037441750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34639210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            279934479250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21657.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40407.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4955306                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1801211                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6963386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2077022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2491794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2382097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1549085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  504814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 115258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 131647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 130996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 131207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 131316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 132760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 135187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 138781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 135387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 138316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 133593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 128930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 136424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2247984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.357554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.647208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.673275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1466250     65.23%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       188369      8.38%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        81955      3.65%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64838      2.88%     80.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57307      2.55%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39672      1.76%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32673      1.45%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44460      1.98%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       272460     12.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2247984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       127903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.164375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.406099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    122.307422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       127900    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        127903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       127903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           113995     89.13%     89.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1907      1.49%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8573      6.70%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2705      2.11%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              595      0.47%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              110      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        127903                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              443381888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2274816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               132906752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               445656704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            132929408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1758.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1767.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    527.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  252198404000                       # Total gap between requests
system.mem_ctrls.avgGap                      27896.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        45632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    443336256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    132906752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 180942.598862087674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1757942109.274803161621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527009403.778027892113                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      6962673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2077022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     21674000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 279912805250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6252085247250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     30398.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40201.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3010119.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7972688220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4237572900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24535581840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5337460440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19907574960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     109125085830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4946333280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       176062297470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        698.132224                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11290515250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8421140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 232478820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8077981800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4293526380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24929210040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5502746520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19907574960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109151223180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4924322880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       176786585760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        701.004214                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11254620500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8421140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232514714750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000027921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     26112601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1033640524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000027921                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     26112601                       # number of overall hits
system.cpu.icache.overall_hits::total      1033640524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          992                       # number of overall misses
system.cpu.icache.overall_misses::total          4612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     72000000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72000000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     72000000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72000000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     26113593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1033645136                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     26113593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1033645136                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 72580.645161                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15611.448395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 72580.645161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15611.448395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3914                       # number of writebacks
system.cpu.icache.writebacks::total              3914                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60422000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60422000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74965.260546                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74965.260546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74965.260546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74965.260546                       # average overall mshr miss latency
system.cpu.icache.replacements                   3914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000027921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     26112601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1033640524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     72000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     26113593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1033645136                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 72580.645161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15611.448395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60422000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60422000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74965.260546                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74965.260546                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.914143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1033644950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          233539.301853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.903074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    50.011069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.097678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4134584970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4134584970                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351323069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2836887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     65263432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        419423388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351323247                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2836887                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     65263441                       # number of overall hits
system.cpu.dcache.overall_hits::total       419423575                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55256625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       227316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     38531969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       94015910                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55256634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       227316                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     38531969                       # number of overall misses
system.cpu.dcache.overall_misses::total      94015919                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11285772500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 2334756090011                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2346041862511                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11285772500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 2334756090011                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2346041862511                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3064203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    103795401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    513439298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3064203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    103795410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    513439494                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.371230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.183110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.074184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.371230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.183110                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49647.946031                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 60592.701349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24953.668613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49647.946031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 60592.701349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24953.666224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    222998570                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     20959408                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5003164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          156302                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.571509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.095584                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     26161228                       # number of writebacks
system.cpu.dcache.writebacks::total          26161228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     29636729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     29636729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     29636729                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     29636729                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       227316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      8895240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9122556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       227316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      8895240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9122556                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11058456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 672830280517                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 683888737017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11058456500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 672830280517                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 683888737017                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.085700                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.085700                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48647.946031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75639.362234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74966.789682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48647.946031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75639.362234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74966.789682                       # average overall mshr miss latency
system.cpu.dcache.replacements               64378681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    241690985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2078057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     50771501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       294540543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35375907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       176308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     25976537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      61528752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9331310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1575830741000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1585162051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2254365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     76748038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    356069295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.078207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.338465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52926.185993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 60663.618903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25762.948207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     19297950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     19297950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       176308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      6678587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6854895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9155002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 517178529000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 526333531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.078207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.087020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 51926.185993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 77438.315769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76782.143417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109632040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       758830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     14491931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      124882801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     19880591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        51008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     12555432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     32487031                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1954462500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 758925349011                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 760879811511                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       809838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     27047363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157369832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.062985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.464202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.206437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38316.783642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 60445.976611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23421.032581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     10338779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10338779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        51008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2216653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2267661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1903454500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 155651751517                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157555206017                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.062985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.081954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37316.783642                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70219.268202                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69479.170836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            9                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.978150                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           483803095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          64379193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.514898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   331.420078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    14.236323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   166.321749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.647305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.027805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.324847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2118138489                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2118138489                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776309152000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 273820951500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
