

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_s'
================================================================
* Date:           Sun Nov  3 13:42:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384                     |pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1                     |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400                    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418  |pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439                    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10                    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_4_VITIS_LOOP_140_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_141_6_VITIS_LOOP_142_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    409|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1005|   4508|    -|
|Memory           |        -|    -|     832|    130|    -|
|Multiplexer      |        -|    -|       -|   1782|    -|
|Register         |        -|    -|     874|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2711|   6829|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |mul_31ns_32ns_63_2_1_U168                                                |mul_31ns_32ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32ns_31ns_63_2_1_U169                                                |mul_32ns_31ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U170                                                  |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U171                                                  |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U172                                                  |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384                     |pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1                     |        0|   0|    7|    53|    0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9    |        0|   0|  211|   440|    0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439                    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10                    |        0|   0|  194|   200|    0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418  |pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        0|   0|  228|   451|    0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400                    |pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13                    |        0|   0|   35|   138|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                    |                                                              |        0|   8| 1005|  4508|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                  Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U     |pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_U     |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_1_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_2_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_3_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_4_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_5_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_6_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_7_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_8_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_9_U   |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_10_U  |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    |buf_11_U  |pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  10|    0|    20|   32|     1|          640|
    +----------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                          |        0| 832| 130|    0|   260|  416|    13|         8320|
    +----------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_557_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln141_fu_568_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln142_fu_591_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_state31_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_465_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln137_fu_480_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln139_fu_552_p2              |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln141_fu_563_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln142_fu_574_p2              |      icmp|   0|  0|  38|          31|          31|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    |select_ln141_fu_579_p3            |    select|   0|  0|  31|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 409|         320|         135|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |acc_address1             |  113|         24|    5|        120|
    |acc_ce0                  |    9|          2|    1|          2|
    |acc_ce1                  |   25|          5|    1|          5|
    |acc_d1                   |   25|          5|   32|        160|
    |acc_we1                  |   25|          5|    1|          5|
    |ap_NS_fsm                |  172|         39|    1|         39|
    |ap_done                  |    9|          2|    1|          2|
    |buf_10_address0          |   14|          3|    5|         15|
    |buf_10_address1          |   20|          4|    5|         20|
    |buf_10_ce0               |   14|          3|    1|          3|
    |buf_10_ce1               |   20|          4|    1|          4|
    |buf_10_d1                |   20|          4|   32|        128|
    |buf_10_we1               |   20|          4|    1|          4|
    |buf_11_address0          |   14|          3|    5|         15|
    |buf_11_address1          |   20|          4|    5|         20|
    |buf_11_ce0               |   14|          3|    1|          3|
    |buf_11_ce1               |   20|          4|    1|          4|
    |buf_11_d1                |   20|          4|   32|        128|
    |buf_11_we1               |   20|          4|    1|          4|
    |buf_1_address0           |   14|          3|    5|         15|
    |buf_1_address1           |   20|          4|    5|         20|
    |buf_1_ce0                |   14|          3|    1|          3|
    |buf_1_ce1                |   20|          4|    1|          4|
    |buf_1_d1                 |   20|          4|   32|        128|
    |buf_1_we1                |   20|          4|    1|          4|
    |buf_2_address0           |   14|          3|    5|         15|
    |buf_2_address1           |   20|          4|    5|         20|
    |buf_2_ce0                |   14|          3|    1|          3|
    |buf_2_ce1                |   20|          4|    1|          4|
    |buf_2_d1                 |   20|          4|   32|        128|
    |buf_2_we1                |   20|          4|    1|          4|
    |buf_3_address0           |   14|          3|    5|         15|
    |buf_3_address1           |   20|          4|    5|         20|
    |buf_3_ce0                |   14|          3|    1|          3|
    |buf_3_ce1                |   20|          4|    1|          4|
    |buf_3_d1                 |   20|          4|   32|        128|
    |buf_3_we1                |   20|          4|    1|          4|
    |buf_4_address0           |   14|          3|    5|         15|
    |buf_4_address1           |   20|          4|    5|         20|
    |buf_4_ce0                |   14|          3|    1|          3|
    |buf_4_ce1                |   20|          4|    1|          4|
    |buf_4_d1                 |   20|          4|   32|        128|
    |buf_4_we1                |   20|          4|    1|          4|
    |buf_5_address0           |   14|          3|    5|         15|
    |buf_5_address1           |   20|          4|    5|         20|
    |buf_5_ce0                |   14|          3|    1|          3|
    |buf_5_ce1                |   20|          4|    1|          4|
    |buf_5_d1                 |   20|          4|   32|        128|
    |buf_5_we1                |   20|          4|    1|          4|
    |buf_6_address0           |   14|          3|    5|         15|
    |buf_6_address1           |   20|          4|    5|         20|
    |buf_6_ce0                |   14|          3|    1|          3|
    |buf_6_ce1                |   20|          4|    1|          4|
    |buf_6_d1                 |   20|          4|   32|        128|
    |buf_6_we1                |   20|          4|    1|          4|
    |buf_7_address0           |   14|          3|    5|         15|
    |buf_7_address1           |   20|          4|    5|         20|
    |buf_7_ce0                |   14|          3|    1|          3|
    |buf_7_ce1                |   20|          4|    1|          4|
    |buf_7_d1                 |   20|          4|   32|        128|
    |buf_7_we1                |   20|          4|    1|          4|
    |buf_8_address0           |   14|          3|    5|         15|
    |buf_8_address1           |   20|          4|    5|         20|
    |buf_8_ce0                |   14|          3|    1|          3|
    |buf_8_ce1                |   20|          4|    1|          4|
    |buf_8_d1                 |   20|          4|   32|        128|
    |buf_8_we1                |   20|          4|    1|          4|
    |buf_9_address0           |   14|          3|    5|         15|
    |buf_9_address1           |   20|          4|    5|         20|
    |buf_9_ce0                |   14|          3|    1|          3|
    |buf_9_ce1                |   20|          4|    1|          4|
    |buf_9_d1                 |   20|          4|   32|        128|
    |buf_9_we1                |   20|          4|    1|          4|
    |buf_address0             |   14|          3|    5|         15|
    |buf_address1             |   20|          4|    5|         20|
    |buf_ce0                  |   14|          3|    1|          3|
    |buf_ce1                  |   20|          4|    1|          4|
    |buf_d1                   |   20|          4|   32|        128|
    |buf_we1                  |   20|          4|    1|          4|
    |connect_2_blk_n          |    9|          2|    1|          2|
    |connect_2_read           |   20|          4|    1|          4|
    |connect_3_blk_n          |    9|          2|    1|          2|
    |connect_3_din            |   14|          3|   32|         96|
    |connect_3_write          |   20|          4|    1|          4|
    |indvar_flatten20_fu_174  |    9|          2|   63|        126|
    |indvar_flatten6_reg_362  |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    |xp_reg_373               |    9|          2|   31|         62|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1782|        369|  745|       2783|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr_1                                                                          |  32|   0|   32|          0|
    |IFMDim_curr_1                                                                         |  32|   0|   32|          0|
    |KER_bound_reg_683                                                                     |  32|   0|   32|          0|
    |KER_size_0_reg_641                                                                    |  32|   0|   32|          0|
    |KER_size_1_reg_678                                                                    |  32|   0|   32|          0|
    |add_ln139_reg_711                                                                     |  63|   0|   63|          0|
    |add_ln141_reg_719                                                                     |  32|   0|   32|          0|
    |add_ln142_reg_729                                                                     |  31|   0|   31|          0|
    |ap_CS_fsm                                                                             |  38|   0|   38|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384_ap_start_reg                     |   1|   0|    1|          0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409_ap_start_reg    |   1|   0|    1|          0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg                    |   1|   0|    1|          0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_ap_start_reg  |   1|   0|    1|          0|
    |grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400_ap_start_reg                    |   1|   0|    1|          0|
    |icmp_ln137_reg_637                                                                    |   1|   0|    1|          0|
    |indvar_flatten20_fu_174                                                               |  63|   0|   63|          0|
    |indvar_flatten6_reg_362                                                               |  32|   0|   32|          0|
    |mul_ln138_2_reg_703                                                                   |  63|   0|   63|          0|
    |mul_ln138_reg_698                                                                     |  63|   0|   63|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |tmp_5_reg_688                                                                         |  32|   0|   33|          1|
    |tmp_7_reg_693                                                                         |  31|   0|   32|          1|
    |trunc_ln142_reg_724                                                                   |   4|   0|    4|          0|
    |trunc_ln_reg_653                                                                      |  31|   0|   31|          0|
    |valIn_13_reg_601                                                                      |  32|   0|   32|          0|
    |valIn_14_reg_607                                                                      |  32|   0|   32|          0|
    |valIn_15_reg_612                                                                      |  32|   0|   32|          0|
    |valIn_16_reg_618                                                                      |  32|   0|   32|          0|
    |valIn_17_reg_623                                                                      |  32|   0|   32|          0|
    |valIn_18_reg_629                                                                      |  32|   0|   32|          0|
    |xp_reg_373                                                                            |  31|   0|   31|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 874|   0|  876|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>|  return value|
|connect_2_dout            |   in|   32|     ap_fifo|           connect_2|       pointer|
|connect_2_num_data_valid  |   in|    3|     ap_fifo|           connect_2|       pointer|
|connect_2_fifo_cap        |   in|    3|     ap_fifo|           connect_2|       pointer|
|connect_2_empty_n         |   in|    1|     ap_fifo|           connect_2|       pointer|
|connect_2_read            |  out|    1|     ap_fifo|           connect_2|       pointer|
|connect_3_din             |  out|   32|     ap_fifo|           connect_3|       pointer|
|connect_3_num_data_valid  |   in|    7|     ap_fifo|           connect_3|       pointer|
|connect_3_fifo_cap        |   in|    7|     ap_fifo|           connect_3|       pointer|
|connect_3_full_n          |   in|    1|     ap_fifo|           connect_3|       pointer|
|connect_3_write           |  out|    1|     ap_fifo|           connect_3|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

