{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "reconfigurable_neuromorphic_computing"}, {"score": 0.004610058444728656, "phrase": "generic_programmable_spike-timing"}, {"score": 0.004225950334493496, "phrase": "building_block"}, {"score": 0.004046020290832207, "phrase": "reconfigurable_neuromorphic_array"}, {"score": 0.0035507457285983268, "phrase": "programmable_spike_time_event"}, {"score": 0.0031614748814351823, "phrase": "functional_circuit_blocks"}, {"score": 0.0030267296900520217, "phrase": "spike_time"}, {"score": 0.0029830992938695007, "phrase": "based_neuromorphic_model"}, {"score": 0.002855934865505357, "phrase": "reconfigurable_neuromorphic_array_chip"}, {"score": 0.0021049977753042253, "phrase": "elsevier_b.v."}], "paper_keywords": ["Spiking neurons", " Spike-timing-dependent plasticity", " Reconfigurable neuromorphic arrays", " On-chip learning"], "paper_abstract": "A generic programmable spike-timing based circuit which forms the building block of a reconfigurable neuromorphic array is implemented in analog VLSI. An array of programmable spike time event coded circuit blocks is configured to implement functional circuit blocks of a spike time based neuromorphic model. A reconfigurable neuromorphic array chip with 10 event blocks is fabricated using Austria Microsystems 0.35 mu m CMOS technology to demonstrate the functionality of the circuits in silicon. (C) 2009 Elsevier B.V. All rights reserved.", "paper_title": "A programmable spike-timing based circuit block for reconfigurable neuromorphic computing", "paper_id": "WOS:000270336100020"}