# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 6
attribute \dynports 1
attribute \src "dut.sv:10.1-30.10"
module \mul_unsigned
  parameter \WIDTHA 6
  parameter \WIDTHB 9
  wire width 15 $auto$expression.cpp:426:import_operation$4
  wire width 2 $memwr$\M$addr$1
  wire width 15 $memwr$\M$data$2
  wire $memwr$\M$en$3
  attribute \src "dut.sv:10.27-10.28"
  wire width 6 input 2 \A
  attribute \src "dut.sv:10.30-10.31"
  wire width 9 input 3 \B
  attribute \src "dut.sv:10.33-10.36"
  wire width 15 output 4 \RES
  attribute \src "dut.sv:10.22-10.25"
  wire input 1 \clk
  attribute \src "dut.sv:20.9-20.10"
  wire width 32 \i
  wire width 15 \memrd_M_DATA
  attribute \reg 1
  attribute \src "dut.sv:17.18-17.20"
  wire width 6 \rA
  attribute \reg 1
  attribute \src "dut.sv:18.18-18.20"
  wire width 9 \rB
  attribute \src "dut.sv:19.25-19.26"
  memory width 15 size 4 \M
  cell $mul $auto$expression.cpp:443:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 15
    connect \A \rA
    connect \B \rB
    connect \Y $auto$expression.cpp:426:import_operation$4
  end
  attribute \src "dut.sv:29.16-29.17"
  cell $memrd \memrd_M
    parameter \ABITS 64
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\M"
    parameter \TRANSPARENT 0
    parameter \WIDTH 15
    connect \ADDR 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \CLK 1'x
    connect \DATA \memrd_M_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:21.1-28.5"
  process $proc$dut.sv:21$1
    assign $memwr$\M$en$3 1'0
    assign \rA \A
    assign \rB \B
    assign $memwr$\M$addr$1 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $memwr$\M$data$2 $auto$expression.cpp:426:import_operation$4
    assign $memwr$\M$en$3 1'1
    sync posedge \clk
      memwr \M $memwr$\M$addr$1 $memwr$\M$data$2 { $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 $memwr$\M$en$3 } 0'x
  end
  connect \RES \memrd_M_DATA
end
