<stg><name>matmul_plain</name>


<trans_list>

<trans id="756" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %i3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %j4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
entry:3 %add_ln156 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataA

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataB

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataAB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataAB

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB

]]></Node>
<StgValue><ssdm name="AB_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:21 %store_ln0 = store i5 1, i5 %add_ln156

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:22 %store_ln0 = store i5 0, i5 %j4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:23 %store_ln0 = store i5 0, i5 %i3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:24 %store_ln0 = store i8 0, i8 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:25 %br_ln0 = br void %new.header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:0 %first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc22

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:1 %icmp_ln165 = phi i1 0, void %entry, i1 %icmp_ln16, void %new.latch.for.inc22

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.header:5 %br_ln0 = br i1 %first_iter_0, void %for.inc22, void %for.first.iter.for.inc22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc22:1 %i3_load = load i5 %i3

]]></Node>
<StgValue><ssdm name="i3_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc22:2 %j4_load = load i5 %j4

]]></Node>
<StgValue><ssdm name="j4_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc22:3 %add_ln156_load = load i5 %add_ln156

]]></Node>
<StgValue><ssdm name="add_ln156_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc22:6 %select_ln15 = select i1 %icmp_ln165, i5 0, i5 %j4_load

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc22:7 %i = select i1 %icmp_ln165, i5 %add_ln156_load, i5 %i3_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="5">
<![CDATA[
for.inc22:8 %trunc_ln16 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc22:9 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:10 %zext_ln16 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:11 %add_ln16 = add i64 %zext_ln16, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:12 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:13 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:14 %dataA_addr = getelementptr i32 %dataA, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="dataA_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="5">
<![CDATA[
for.inc22:19 %trunc_ln19 = trunc i5 %select_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc22:20 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
for.inc22:21 %zext_ln19 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:22 %add_ln19 = add i64 %zext_ln19, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:23 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:24 %sext_ln19 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:25 %dataB_addr = getelementptr i32 %dataB, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="dataB_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22:231 %j = add i5 %select_ln15, i5 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22:233 %icmp_ln16 = icmp_eq  i5 %j, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22:234 %add_ln15 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc22:0 %store_ln15 = store i5 %add_ln15, i5 %add_ln156

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc22:1 %store_ln16 = store i5 %j, i5 %j4

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc22:2 %store_ln15 = store i5 %i, i5 %i3

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="143" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc22:33 %zext_ln19_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %trunc_ln19, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln19_1_cast"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
for.inc22:34 %zext_ln19_1 = zext i7 %zext_ln19_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:35 %add_ln19_1 = add i64 %zext_ln19_1, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:36 %trunc_ln19_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:37 %sext_ln19_1 = sext i62 %trunc_ln19_1

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:38 %dataB_addr_1 = getelementptr i32 %dataB, i64 %sext_ln19_1

]]></Node>
<StgValue><ssdm name="dataB_addr_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="151" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="6">
<![CDATA[
for.inc22:46 %zext_ln19_2 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc22:47 %zext_ln19_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="zext_ln19_3_cast"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
for.inc22:48 %zext_ln19_3 = zext i8 %zext_ln19_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:49 %add_ln19_2 = add i64 %zext_ln19_3, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:50 %trunc_ln19_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_2"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:51 %sext_ln19_2 = sext i62 %trunc_ln19_2

]]></Node>
<StgValue><ssdm name="sext_ln19_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:52 %dataB_addr_2 = getelementptr i32 %dataB, i64 %sext_ln19_2

]]></Node>
<StgValue><ssdm name="dataB_addr_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="161" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
for.inc22:60 %sext_ln19_16 = sext i7 %zext_ln19_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_16"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
for.inc22:61 %zext_ln19_4 = zext i8 %sext_ln19_16

]]></Node>
<StgValue><ssdm name="zext_ln19_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:62 %add_ln19_3 = add i64 %zext_ln19_4, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_3"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:63 %trunc_ln19_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:64 %sext_ln19_3 = sext i62 %trunc_ln19_3

]]></Node>
<StgValue><ssdm name="sext_ln19_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:65 %dataB_addr_3 = getelementptr i32 %dataB, i64 %sext_ln19_3

]]></Node>
<StgValue><ssdm name="dataB_addr_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="171" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="6">
<![CDATA[
for.inc22:73 %zext_ln19_5 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln19_5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc22:74 %zext_ln19_6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln19_5

]]></Node>
<StgValue><ssdm name="zext_ln19_6_cast"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="9">
<![CDATA[
for.inc22:75 %zext_ln19_6 = zext i9 %zext_ln19_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_6"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:76 %add_ln19_4 = add i64 %zext_ln19_6, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_4"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:77 %trunc_ln19_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:78 %sext_ln19_4 = sext i62 %trunc_ln19_4

]]></Node>
<StgValue><ssdm name="sext_ln19_4"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:79 %dataB_addr_4 = getelementptr i32 %dataB, i64 %sext_ln19_4

]]></Node>
<StgValue><ssdm name="dataB_addr_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="183" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc22:87 %zext_ln19_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %trunc_ln19, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln19_7_cast"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
for.inc22:88 %zext_ln19_7 = zext i9 %zext_ln19_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_7"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:89 %add_ln19_5 = add i64 %zext_ln19_7, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_5"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:90 %trunc_ln19_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_5"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:91 %sext_ln19_5 = sext i62 %trunc_ln19_5

]]></Node>
<StgValue><ssdm name="sext_ln19_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:92 %dataB_addr_5 = getelementptr i32 %dataB, i64 %sext_ln19_5

]]></Node>
<StgValue><ssdm name="dataB_addr_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="195" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8">
<![CDATA[
for.inc22:100 %sext_ln19_17 = sext i8 %zext_ln19_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_17"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="9">
<![CDATA[
for.inc22:101 %zext_ln19_8 = zext i9 %sext_ln19_17

]]></Node>
<StgValue><ssdm name="zext_ln19_8"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:102 %add_ln19_6 = add i64 %zext_ln19_8, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_6"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:103 %trunc_ln19_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_6"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:104 %sext_ln19_6 = sext i62 %trunc_ln19_6

]]></Node>
<StgValue><ssdm name="sext_ln19_6"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:105 %dataB_addr_6 = getelementptr i32 %dataB, i64 %sext_ln19_6

]]></Node>
<StgValue><ssdm name="dataB_addr_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="208" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="7">
<![CDATA[
for.inc22:113 %sext_ln19_18 = sext i7 %zext_ln19_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_18"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="9">
<![CDATA[
for.inc22:114 %zext_ln19_9 = zext i9 %sext_ln19_18

]]></Node>
<StgValue><ssdm name="zext_ln19_9"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:115 %add_ln19_7 = add i64 %zext_ln19_9, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_7"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:116 %trunc_ln19_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_7"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:117 %sext_ln19_7 = sext i62 %trunc_ln19_7

]]></Node>
<StgValue><ssdm name="sext_ln19_7"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:118 %dataB_addr_7 = getelementptr i32 %dataB, i64 %sext_ln19_7

]]></Node>
<StgValue><ssdm name="dataB_addr_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="222" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:16 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc22:26 %dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_req"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="6">
<![CDATA[
for.inc22:126 %zext_ln19_10 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln19_10"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc22:127 %zext_ln19_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %zext_ln19_10

]]></Node>
<StgValue><ssdm name="zext_ln19_11_cast"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:128 %zext_ln19_11 = zext i10 %zext_ln19_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_11"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:129 %add_ln19_8 = add i64 %zext_ln19_11, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_8"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:130 %trunc_ln19_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_8"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:131 %sext_ln19_8 = sext i62 %trunc_ln19_8

]]></Node>
<StgValue><ssdm name="sext_ln19_8"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:132 %dataB_addr_8 = getelementptr i32 %dataB, i64 %sext_ln19_8

]]></Node>
<StgValue><ssdm name="dataB_addr_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="238" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:17 %dataA_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:27 %dataB_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr

]]></Node>
<StgValue><ssdm name="dataB_addr_read"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:39 %dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_1_req"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc22:140 %zext_ln19_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %trunc_ln19, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln19_12_cast"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:141 %zext_ln19_12 = zext i10 %zext_ln19_12_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_12"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:142 %add_ln19_9 = add i64 %zext_ln19_12, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_9"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:143 %trunc_ln19_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_9"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:144 %sext_ln19_9 = sext i62 %trunc_ln19_9

]]></Node>
<StgValue><ssdm name="sext_ln19_9"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:145 %dataB_addr_9 = getelementptr i32 %dataB, i64 %sext_ln19_9

]]></Node>
<StgValue><ssdm name="dataB_addr_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:18 %bitcast_ln19 = bitcast i32 %dataA_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:28 %bitcast_ln19_1 = bitcast i32 %dataB_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_1"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:29 %mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:31 %dataA_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:40 %dataB_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_1

]]></Node>
<StgValue><ssdm name="dataB_addr_1_read"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:53 %dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_2_req"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc22:153 %zext_ln19_14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="zext_ln19_14_cast"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:154 %zext_ln19_13 = zext i10 %zext_ln19_14_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_13"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:155 %add_ln19_10 = add i64 %zext_ln19_13, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_10"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:156 %trunc_ln19_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_s"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:157 %sext_ln19_10 = sext i62 %trunc_ln19_s

]]></Node>
<StgValue><ssdm name="sext_ln19_10"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:158 %dataB_addr_10 = getelementptr i32 %dataB, i64 %sext_ln19_10

]]></Node>
<StgValue><ssdm name="dataB_addr_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="273" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:29 %mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:32 %bitcast_ln19_2 = bitcast i32 %dataA_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln19_2"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:41 %bitcast_ln19_3 = bitcast i32 %dataB_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_3"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:42 %mul_1 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:44 %dataA_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_2"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:54 %dataB_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_2

]]></Node>
<StgValue><ssdm name="dataB_addr_2_read"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:66 %dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_3_req"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc22:166 %zext_ln19_15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %trunc_ln19, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln19_15_cast"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:167 %zext_ln19_14 = zext i10 %zext_ln19_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln19_14"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:168 %add_ln19_11 = add i64 %zext_ln19_14, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_11"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:169 %trunc_ln19_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_10"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:170 %sext_ln19_11 = sext i62 %trunc_ln19_10

]]></Node>
<StgValue><ssdm name="sext_ln19_11"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:171 %dataB_addr_11 = getelementptr i32 %dataB, i64 %sext_ln19_11

]]></Node>
<StgValue><ssdm name="dataB_addr_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="293" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:29 %mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:42 %mul_1 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:45 %bitcast_ln19_4 = bitcast i32 %dataA_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln19_4"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:55 %bitcast_ln19_5 = bitcast i32 %dataB_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_5"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:56 %mul_2 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:58 %dataA_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_3"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:67 %dataB_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_3

]]></Node>
<StgValue><ssdm name="dataB_addr_3_read"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:80 %dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_4_req"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="9">
<![CDATA[
for.inc22:179 %sext_ln19_19 = sext i9 %zext_ln19_6_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_19"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:180 %zext_ln19_15 = zext i10 %sext_ln19_19

]]></Node>
<StgValue><ssdm name="zext_ln19_15"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:181 %add_ln19_12 = add i64 %zext_ln19_15, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_12"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:182 %trunc_ln19_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_11"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:183 %sext_ln19_12 = sext i62 %trunc_ln19_11

]]></Node>
<StgValue><ssdm name="sext_ln19_12"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:184 %dataB_addr_12 = getelementptr i32 %dataB, i64 %sext_ln19_12

]]></Node>
<StgValue><ssdm name="dataB_addr_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="314" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:30 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:42 %mul_1 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:56 %mul_2 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:59 %bitcast_ln19_6 = bitcast i32 %dataA_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln19_6"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:68 %bitcast_ln19_7 = bitcast i32 %dataB_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_7"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:69 %mul_3 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_7

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:71 %dataA_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_4"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:81 %dataB_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_4

]]></Node>
<StgValue><ssdm name="dataB_addr_4_read"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:93 %dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_5_req"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="9">
<![CDATA[
for.inc22:192 %sext_ln19_20 = sext i9 %zext_ln19_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_20"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:193 %zext_ln19_16 = zext i10 %sext_ln19_20

]]></Node>
<StgValue><ssdm name="zext_ln19_16"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:194 %add_ln19_13 = add i64 %zext_ln19_16, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_13"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:195 %trunc_ln19_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_12"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:196 %sext_ln19_13 = sext i62 %trunc_ln19_12

]]></Node>
<StgValue><ssdm name="sext_ln19_13"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:197 %dataB_addr_13 = getelementptr i32 %dataB, i64 %sext_ln19_13

]]></Node>
<StgValue><ssdm name="dataB_addr_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="336" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:30 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:56 %mul_2 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:69 %mul_3 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_7

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:72 %bitcast_ln19_8 = bitcast i32 %dataA_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln19_8"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:82 %bitcast_ln19_9 = bitcast i32 %dataB_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_9"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:83 %mul_4 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_9

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:85 %dataA_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_5"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:94 %dataB_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_5

]]></Node>
<StgValue><ssdm name="dataB_addr_5_read"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:106 %dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_6_req"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="8">
<![CDATA[
for.inc22:205 %sext_ln19_21 = sext i8 %zext_ln19_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_21"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:206 %zext_ln19_17 = zext i10 %sext_ln19_21

]]></Node>
<StgValue><ssdm name="zext_ln19_17"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:207 %add_ln19_14 = add i64 %zext_ln19_17, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_14"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:208 %trunc_ln19_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_13"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:209 %sext_ln19_14 = sext i62 %trunc_ln19_13

]]></Node>
<StgValue><ssdm name="sext_ln19_14"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:210 %dataB_addr_14 = getelementptr i32 %dataB, i64 %sext_ln19_14

]]></Node>
<StgValue><ssdm name="dataB_addr_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc22:0 %indvar_flatten2_load = load i8 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten2_load"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:30 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:69 %mul_3 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_7

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:83 %mul_4 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_9

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:86 %bitcast_ln19_10 = bitcast i32 %dataA_addr_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln19_10"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:95 %bitcast_ln19_11 = bitcast i32 %dataB_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_11"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:96 %mul_5 = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_11

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:98 %dataA_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_6"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:107 %dataB_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_6

]]></Node>
<StgValue><ssdm name="dataB_addr_6_read"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:119 %dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_7_req"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="7">
<![CDATA[
for.inc22:218 %sext_ln19_22 = sext i7 %zext_ln19_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln19_22"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:219 %zext_ln19_18 = zext i10 %sext_ln19_22

]]></Node>
<StgValue><ssdm name="zext_ln19_18"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc22:220 %add_ln19_15 = add i64 %zext_ln19_18, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln19_15"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22:221 %trunc_ln19_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_14"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="62">
<![CDATA[
for.inc22:222 %sext_ln19_15 = sext i62 %trunc_ln19_14

]]></Node>
<StgValue><ssdm name="sext_ln19_15"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:223 %dataB_addr_15 = getelementptr i32 %dataB, i64 %sext_ln19_15

]]></Node>
<StgValue><ssdm name="dataB_addr_15"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22:232 %add_ln15_1 = add i8 %indvar_flatten2_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22:235 %icmp_ln15 = icmp_eq  i8 %indvar_flatten2_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22:236 %br_ln15 = br i1 %icmp_ln15, void %new.latch.for.inc22, void %last.iter.for.inc22

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc22:3 %store_ln15 = store i8 %add_ln15_1, i8 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.latch.for.inc22:4 %br_ln15 = br i1 %icmp_ln15, void %new.header, void %for.end24

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="386" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:30 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:83 %mul_4 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_9

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:96 %mul_5 = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_11

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:99 %bitcast_ln19_12 = bitcast i32 %dataA_addr_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln19_12"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:108 %bitcast_ln19_13 = bitcast i32 %dataB_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_13"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:109 %mul_6 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_13

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:111 %dataA_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_7"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:120 %dataB_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_7

]]></Node>
<StgValue><ssdm name="dataB_addr_7_read"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:133 %dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_8_req"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="402" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:43 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:96 %mul_5 = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_11

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:109 %mul_6 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_13

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:112 %bitcast_ln19_14 = bitcast i32 %dataA_addr_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln19_14"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:121 %bitcast_ln19_15 = bitcast i32 %dataB_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_15"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:122 %mul_7 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:124 %dataA_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_8"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:134 %dataB_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_8

]]></Node>
<StgValue><ssdm name="dataB_addr_8_read"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:146 %dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_9_req"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="417" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:43 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:109 %mul_6 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_13

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:122 %mul_7 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:125 %bitcast_ln19_16 = bitcast i32 %dataA_addr_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln19_16"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:135 %bitcast_ln19_17 = bitcast i32 %dataB_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_17"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:136 %mul_8 = fmul i32 %bitcast_ln19_16, i32 %bitcast_ln19_17

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:138 %dataA_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_9"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:147 %dataB_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_9

]]></Node>
<StgValue><ssdm name="dataB_addr_9_read"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:159 %dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_10_req"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="431" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:43 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:122 %mul_7 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:136 %mul_8 = fmul i32 %bitcast_ln19_16, i32 %bitcast_ln19_17

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:139 %bitcast_ln19_18 = bitcast i32 %dataA_addr_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln19_18"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:148 %bitcast_ln19_19 = bitcast i32 %dataB_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_19"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:149 %mul_9 = fmul i32 %bitcast_ln19_18, i32 %bitcast_ln19_19

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:151 %dataA_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_10"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:160 %dataB_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_10

]]></Node>
<StgValue><ssdm name="dataB_addr_10_read"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:172 %dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_11_req"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="444" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:43 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:136 %mul_8 = fmul i32 %bitcast_ln19_16, i32 %bitcast_ln19_17

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:149 %mul_9 = fmul i32 %bitcast_ln19_18, i32 %bitcast_ln19_19

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:152 %bitcast_ln19_20 = bitcast i32 %dataA_addr_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln19_20"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:161 %bitcast_ln19_21 = bitcast i32 %dataB_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_21"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:162 %mul_s = fmul i32 %bitcast_ln19_20, i32 %bitcast_ln19_21

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:164 %dataA_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_11"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:173 %dataB_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_11

]]></Node>
<StgValue><ssdm name="dataB_addr_11_read"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:185 %dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_12_req"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="456" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:57 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:149 %mul_9 = fmul i32 %bitcast_ln19_18, i32 %bitcast_ln19_19

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:162 %mul_s = fmul i32 %bitcast_ln19_20, i32 %bitcast_ln19_21

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:165 %bitcast_ln19_22 = bitcast i32 %dataA_addr_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln19_22"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:174 %bitcast_ln19_23 = bitcast i32 %dataB_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_23"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:175 %mul_10 = fmul i32 %bitcast_ln19_22, i32 %bitcast_ln19_23

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:177 %dataA_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_12"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:186 %dataB_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_12

]]></Node>
<StgValue><ssdm name="dataB_addr_12_read"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:198 %dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_13_req"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="467" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:57 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:162 %mul_s = fmul i32 %bitcast_ln19_20, i32 %bitcast_ln19_21

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:175 %mul_10 = fmul i32 %bitcast_ln19_22, i32 %bitcast_ln19_23

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:178 %bitcast_ln19_24 = bitcast i32 %dataA_addr_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln19_24"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:187 %bitcast_ln19_25 = bitcast i32 %dataB_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_25"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:188 %mul_11 = fmul i32 %bitcast_ln19_24, i32 %bitcast_ln19_25

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:190 %dataA_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_13"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:199 %dataB_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_13

]]></Node>
<StgValue><ssdm name="dataB_addr_13_read"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:211 %dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_14_req"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="477" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:57 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:175 %mul_10 = fmul i32 %bitcast_ln19_22, i32 %bitcast_ln19_23

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:188 %mul_11 = fmul i32 %bitcast_ln19_24, i32 %bitcast_ln19_25

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:191 %bitcast_ln19_26 = bitcast i32 %dataA_addr_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln19_26"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:200 %bitcast_ln19_27 = bitcast i32 %dataB_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_27"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:201 %mul_12 = fmul i32 %bitcast_ln19_26, i32 %bitcast_ln19_27

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:203 %dataA_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_14"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:212 %dataB_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_14

]]></Node>
<StgValue><ssdm name="dataB_addr_14_read"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc22:224 %dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="dataB_load_15_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="486" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:57 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:188 %mul_11 = fmul i32 %bitcast_ln19_24, i32 %bitcast_ln19_25

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:201 %mul_12 = fmul i32 %bitcast_ln19_26, i32 %bitcast_ln19_27

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:204 %bitcast_ln19_28 = bitcast i32 %dataA_addr_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln19_28"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:213 %bitcast_ln19_29 = bitcast i32 %dataB_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_29"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:214 %mul_13 = fmul i32 %bitcast_ln19_28, i32 %bitcast_ln19_29

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc22:216 %dataA_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr

]]></Node>
<StgValue><ssdm name="dataA_addr_read_15"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:225 %dataB_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_15

]]></Node>
<StgValue><ssdm name="dataB_addr_15_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="494" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:70 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:201 %mul_12 = fmul i32 %bitcast_ln19_26, i32 %bitcast_ln19_27

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:214 %mul_13 = fmul i32 %bitcast_ln19_28, i32 %bitcast_ln19_29

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:217 %bitcast_ln19_30 = bitcast i32 %dataA_addr_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln19_30"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:226 %bitcast_ln19_31 = bitcast i32 %dataB_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln19_31"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:227 %mul_14 = fmul i32 %bitcast_ln19_30, i32 %bitcast_ln19_31

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="500" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:70 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:214 %mul_13 = fmul i32 %bitcast_ln19_28, i32 %bitcast_ln19_29

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:227 %mul_14 = fmul i32 %bitcast_ln19_30, i32 %bitcast_ln19_31

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="503" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:70 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:227 %mul_14 = fmul i32 %bitcast_ln19_30, i32 %bitcast_ln19_31

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="505" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:70 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">
</state>

<state id="31" st_id="32">

<operation id="506" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:84 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="507" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:84 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="508" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:84 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="509" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:84 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="510" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:97 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="511" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:97 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="512" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:97 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="513" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:97 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="514" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:110 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="515" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:110 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="516" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:110 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="517" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:110 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="518" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:123 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="519" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:123 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="520" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:123 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="521" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:123 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">
</state>

<state id="48" st_id="49">

<operation id="522" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:137 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="523" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:137 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="524" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:137 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="525" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:137 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="526" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:150 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="527" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:150 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="528" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:150 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="529" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:150 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="530" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:163 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="531" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:163 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="532" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:163 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="533" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:163 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="534" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:176 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="535" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:176 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="536" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:176 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="537" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:176 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">
</state>

<state id="65" st_id="66">

<operation id="538" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:189 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="539" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:189 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="540" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:189 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="541" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:189 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="542" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:202 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="543" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:202 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="544" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:202 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="545" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:202 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="546" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:215 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="547" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:215 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="548" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:215 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="549" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:215 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="550" st_id="77" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:228 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="551" st_id="78" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:228 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="552" st_id="79" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:228 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="553" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
new.header:2 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %AB_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="554" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="62">
<![CDATA[
new.header:3 %sext_ln15 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="555" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
new.header:4 %dataAB_addr = getelementptr i32 %dataAB, i64 %sext_ln15

]]></Node>
<StgValue><ssdm name="dataAB_addr"/></StgValue>
</operation>

<operation id="556" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc22:0 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %dataAB_addr, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="557" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc22:1 %br_ln0 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="558" st_id="80" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:228 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="559" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_16_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="560" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="561" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22:15 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="562" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:229 %bitcast_ln21 = bitcast i32 %sum_15

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="563" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc22:230 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln21, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="564" st_id="82" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc22:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="565" st_id="83" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc22:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="566" st_id="84" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc22:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="567" st_id="85" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc22:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="568" st_id="86" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc22:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="569" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc22:1 %br_ln0 = br void %new.latch.for.inc22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="570" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0">
<![CDATA[
for.end24:0 %ret_ln24 = ret

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
