

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_5u_array_ap_fixed_16_6_5_3_0_1u_config22_s'
================================================================
* Date:           Mon Apr 28 17:47:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  17.228 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        7|  0.180 us|  0.210 us|    6|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |                                                                             |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
        |                                   Instance                                  |                               Module                              |   min   |   max   |    min   |    max   | min | max |                    Type                   |
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s  |        5|        6|  0.150 us|  0.180 us|    5|    5|  loop rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   1|    331|    297|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     49|    -|
|Register         |        -|   -|    140|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    471|    348|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|      1|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                  |                               Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s  |        1|   1|  331|  297|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                        |                                                                   |        1|   1|  331|  297|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  13|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer20_out_blk_n  |   9|          2|    1|          2|
    |layer22_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  49|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   2|   0|    2|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |data_6_reg_119                                                                            |  27|   0|   27|          0|
    |data_7_reg_124                                                                            |  27|   0|   27|          0|
    |data_8_reg_129                                                                            |  27|   0|   27|          0|
    |data_9_reg_134                                                                            |  27|   0|   27|          0|
    |data_reg_114                                                                              |  27|   0|   27|          0|
    |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 140|   0|  140|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22>|  return value|
|layer20_out_dout            |   in|  135|     ap_fifo|                                                        layer20_out|       pointer|
|layer20_out_empty_n         |   in|    1|     ap_fifo|                                                        layer20_out|       pointer|
|layer20_out_read            |  out|    1|     ap_fifo|                                                        layer20_out|       pointer|
|layer20_out_num_data_valid  |   in|    2|     ap_fifo|                                                        layer20_out|       pointer|
|layer20_out_fifo_cap        |   in|    2|     ap_fifo|                                                        layer20_out|       pointer|
|layer22_out_din             |  out|   16|     ap_fifo|                                                        layer22_out|       pointer|
|layer22_out_full_n          |   in|    1|     ap_fifo|                                                        layer22_out|       pointer|
|layer22_out_write           |  out|    1|     ap_fifo|                                                        layer22_out|       pointer|
|layer22_out_num_data_valid  |   in|    2|     ap_fifo|                                                        layer22_out|       pointer|
|layer22_out_fifo_cap        |   in|    2|     ap_fifo|                                                        layer22_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 3 [1/1] ( I:3.90ns O:3.90ns )   --->   "%layer20_out_read = read i135 @_ssdm_op_Read.ap_fifo.volatile.i135P0A, i135 %layer20_out" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 3 'read' 'layer20_out_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 135> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data = trunc i135 %layer20_out_read" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 4 'trunc' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6 = partselect i27 @_ssdm_op_PartSelect.i27.i135.i32.i32, i135 %layer20_out_read, i32 27, i32 53" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 5 'partselect' 'data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_7 = partselect i27 @_ssdm_op_PartSelect.i27.i135.i32.i32, i135 %layer20_out_read, i32 54, i32 80" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 6 'partselect' 'data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_8 = partselect i27 @_ssdm_op_PartSelect.i27.i135.i32.i32, i135 %layer20_out_read, i32 81, i32 107" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 7 'partselect' 'data_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_9 = partselect i27 @_ssdm_op_PartSelect.i27.i135.i32.i32, i135 %layer20_out_read, i32 108, i32 134" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 8 'partselect' 'data_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%res = call i16 @dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config22>, i27 %data, i27 %data_6, i27 %data_7, i27 %data_8, i27 %data_9, i6 %w22" [firmware/nnet_utils/nnet_dense_resource.h:262->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 9 'call' 'res' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 17.2>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer22_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i135 %layer20_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (13.3ns)   --->   "%res = call i16 @dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config22>, i27 %data, i27 %data_6, i27 %data_7, i27 %data_8, i27 %data_9, i6 %w22" [firmware/nnet_utils/nnet_dense_resource.h:262->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 12 'call' 'res' <Predicate = true> <Delay = 13.3> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 13 [1/1] ( I:3.90ns O:3.90ns )   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer22_out, i16 %res" [firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 13 'write' 'write_ln77' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 14 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer20_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer22_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer20_out_read  (read         ) [ 000]
data              (trunc        ) [ 001]
data_6            (partselect   ) [ 001]
data_7            (partselect   ) [ 001]
data_8            (partselect   ) [ 001]
data_9            (partselect   ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
res               (call         ) [ 000]
write_ln77        (write        ) [ 000]
ret_ln101         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer20_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer22_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer22_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i135P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i135.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_leq_nin<ap_fixed,ap_fixed<16,6,5,3,0>,config22>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="layer20_out_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="135" slack="0"/>
<pin id="42" dir="0" index="1" bw="135" slack="0"/>
<pin id="43" dir="1" index="2" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer20_out_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln77_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="0"/>
<pin id="55" dir="0" index="1" bw="27" slack="0"/>
<pin id="56" dir="0" index="2" bw="27" slack="0"/>
<pin id="57" dir="0" index="3" bw="27" slack="0"/>
<pin id="58" dir="0" index="4" bw="27" slack="0"/>
<pin id="59" dir="0" index="5" bw="27" slack="0"/>
<pin id="60" dir="0" index="6" bw="6" slack="0"/>
<pin id="61" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="data_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="135" slack="0"/>
<pin id="67" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="27" slack="0"/>
<pin id="72" dir="0" index="1" bw="135" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="0" index="3" bw="7" slack="0"/>
<pin id="75" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_6/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="data_7_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="27" slack="0"/>
<pin id="83" dir="0" index="1" bw="135" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="0" index="3" bw="8" slack="0"/>
<pin id="86" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_8_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="27" slack="0"/>
<pin id="94" dir="0" index="1" bw="135" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_8/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="data_9_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="27" slack="0"/>
<pin id="105" dir="0" index="1" bw="135" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="0" index="3" bw="9" slack="0"/>
<pin id="108" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_9/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="data_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="27" slack="1"/>
<pin id="116" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="119" class="1005" name="data_6_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="1"/>
<pin id="121" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_6 "/>
</bind>
</comp>

<comp id="124" class="1005" name="data_7_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="27" slack="1"/>
<pin id="126" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_7 "/>
</bind>
</comp>

<comp id="129" class="1005" name="data_8_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="27" slack="1"/>
<pin id="131" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_8 "/>
</bind>
</comp>

<comp id="134" class="1005" name="data_9_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="27" slack="1"/>
<pin id="136" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="53" pin="7"/><net_sink comp="46" pin=2"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="53" pin=6"/></net>

<net id="68"><net_src comp="40" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="40" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="80"><net_src comp="70" pin="4"/><net_sink comp="53" pin=2"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="40" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="91"><net_src comp="81" pin="4"/><net_sink comp="53" pin=3"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="40" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="102"><net_src comp="92" pin="4"/><net_sink comp="53" pin=4"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="40" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="113"><net_src comp="103" pin="4"/><net_sink comp="53" pin=5"/></net>

<net id="117"><net_src comp="65" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="122"><net_src comp="70" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="127"><net_src comp="81" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="53" pin=3"/></net>

<net id="132"><net_src comp="92" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="53" pin=4"/></net>

<net id="137"><net_src comp="103" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="53" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer22_out | {2 }
	Port: w22 | {}
 - Input state : 
	Port: dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22> : layer20_out | {1 }
	Port: dense<array<ap_fixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config22> : w22 | {1 2 }
  - Chain level:
	State 1
		res : 1
	State 2
		write_ln77 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53 |    1    |   4.83  |   484   |   151   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         layer20_out_read_read_fu_40                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            write_ln77_write_fu_46                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                  data_fu_65                                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 data_6_fu_70                                |    0    |    0    |    0    |    0    |
|partselect|                                 data_7_fu_81                                |    0    |    0    |    0    |    0    |
|          |                                 data_8_fu_92                                |    0    |    0    |    0    |    0    |
|          |                                data_9_fu_103                                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    1    |   4.83  |   484   |   151   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|data_6_reg_119|   27   |
|data_7_reg_124|   27   |
|data_8_reg_129|   27   |
|data_9_reg_134|   27   |
| data_reg_114 |   27   |
+--------------+--------+
|     Total    |   135  |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                     Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53 |  p1  |   2  |  27  |   54   ||    0    ||    9    |
| grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53 |  p2  |   2  |  27  |   54   ||    0    ||    9    |
| grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53 |  p3  |   2  |  27  |   54   ||    0    ||    9    |
| grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53 |  p4  |   2  |  27  |   54   ||    0    ||    9    |
| grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config22_s_fu_53 |  p5  |   2  |  27  |   54   ||    0    ||    9    |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                    Total                                    |      |      |      |   270  ||   8.05  ||    0    ||    45   |
|-----------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   484  |   151  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   45   |
|  Register |    -   |    -   |   135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   619  |   196  |
+-----------+--------+--------+--------+--------+
