{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683597181039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683597181040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 18:53:00 2023 " "Processing started: Mon May  8 18:53:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683597181040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597181040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vidordemo -c vidordemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vidordemo -c vidordemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597181040 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597181166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683597181195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683597181195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/SYSTEM_PLL/SYSTEM_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/SYSTEM_PLL/SYSTEM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683597186082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597186082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683597186083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597186083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_CLK top.v(157) " "Verilog HDL Implicit Net warning at top.v(157): created implicit net for \"wFLASH_CLK\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683597186083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683597186118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wVID_CLK top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"wVID_CLK\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683597186119 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wVID_CLKx5 top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"wVID_CLKx5\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683597186119 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 user.v(135) " "Verilog HDL assignment warning at user.v(135): truncated value with size 32 to match size of target (1)" {  } { { "user.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683597186119 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 user.v(141) " "Verilog HDL assignment warning at user.v(141): truncated value with size 32 to match size of target (4)" {  } { { "user.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 user.v(153) " "Verilog HDL assignment warning at user.v(153): truncated value with size 32 to match size of target (28)" {  } { { "user.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/user.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(171) " "Verilog HDL assignment warning at top.v(171): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_ADDR top.v(31) " "Output port \"oSDRAM_ADDR\" at top.v(31) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_BA top.v(32) " "Output port \"oSDRAM_BA\" at top.v(32) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_DQM top.v(37) " "Output port \"oSDRAM_DQM\" at top.v(37) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHDMI_TX top.v(97) " "Output port \"oHDMI_TX\" at top.v(97) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSAM_INT top.v(27) " "Output port \"oSAM_INT\" at top.v(27) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CASn top.v(33) " "Output port \"oSDRAM_CASn\" at top.v(33) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CKE top.v(34) " "Output port \"oSDRAM_CKE\" at top.v(34) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CSn top.v(35) " "Output port \"oSDRAM_CSn\" at top.v(35) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_RASn top.v(38) " "Output port \"oSDRAM_RASn\" at top.v(38) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186120 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_WEn top.v(39) " "Output port \"oSDRAM_WEn\" at top.v(39) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186121 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHDMI_CLK top.v(98) " "Output port \"oHDMI_CLK\" at top.v(98) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186121 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_SCK top.v(113) " "Output port \"oFLASH_SCK\" at top.v(113) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186121 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_CS top.v(114) " "Output port \"oFLASH_CS\" at top.v(114) has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683597186121 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL SYSTEM_PLL:PLL_inst " "Elaborating entity \"SYSTEM_PLL\" for hierarchy \"SYSTEM_PLL:PLL_inst\"" {  } { { "top.v" "PLL_inst" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683597186133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "altpll_component" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683597186162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683597186163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 12 " "Parameter \"clk2_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 12 " "Parameter \"clk3_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 5000 " "Parameter \"clk3_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 4 " "Parameter \"clk4_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SYSTEM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SYSTEM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683597186163 ""}  } { { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683597186163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/SYSTEM_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/SYSTEM_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL_altpll " "Found entity 1: SYSTEM_PLL_altpll" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683597186196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597186196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL_altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated " "Elaborating entity \"SYSTEM_PLL_altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683597186197 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bMKR_D\[6\] " "Inserted always-enabled tri-state buffer between \"bMKR_D\[6\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683597187092 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683597187092 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[4\] " "bidirectional pin \"bMKR_D\[4\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[5\] " "bidirectional pin \"bMKR_D\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[0\] " "bidirectional pin \"bSDRAM_DQ\[0\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[1\] " "bidirectional pin \"bSDRAM_DQ\[1\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[2\] " "bidirectional pin \"bSDRAM_DQ\[2\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[3\] " "bidirectional pin \"bSDRAM_DQ\[3\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[4\] " "bidirectional pin \"bSDRAM_DQ\[4\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[5\] " "bidirectional pin \"bSDRAM_DQ\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[6\] " "bidirectional pin \"bSDRAM_DQ\[6\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[7\] " "bidirectional pin \"bSDRAM_DQ\[7\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[8\] " "bidirectional pin \"bSDRAM_DQ\[8\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[9\] " "bidirectional pin \"bSDRAM_DQ\[9\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[10\] " "bidirectional pin \"bSDRAM_DQ\[10\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[11\] " "bidirectional pin \"bSDRAM_DQ\[11\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[12\] " "bidirectional pin \"bSDRAM_DQ\[12\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[13\] " "bidirectional pin \"bSDRAM_DQ\[13\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[14\] " "bidirectional pin \"bSDRAM_DQ\[14\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[15\] " "bidirectional pin \"bSDRAM_DQ\[15\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_AREF " "bidirectional pin \"bMKR_AREF\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[0\] " "bidirectional pin \"bMKR_A\[0\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[1\] " "bidirectional pin \"bMKR_A\[1\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[2\] " "bidirectional pin \"bMKR_A\[2\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[3\] " "bidirectional pin \"bMKR_A\[3\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[4\] " "bidirectional pin \"bMKR_A\[4\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[5\] " "bidirectional pin \"bMKR_A\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[6\] " "bidirectional pin \"bMKR_A\[6\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[0\] " "bidirectional pin \"bMKR_D\[0\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[1\] " "bidirectional pin \"bMKR_D\[1\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[2\] " "bidirectional pin \"bMKR_D\[2\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[3\] " "bidirectional pin \"bMKR_D\[3\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[7\] " "bidirectional pin \"bMKR_D\[7\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[8\] " "bidirectional pin \"bMKR_D\[8\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[9\] " "bidirectional pin \"bMKR_D\[9\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[10\] " "bidirectional pin \"bMKR_D\[10\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[11\] " "bidirectional pin \"bMKR_D\[11\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[12\] " "bidirectional pin \"bMKR_D\[12\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[13\] " "bidirectional pin \"bMKR_D\[13\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[14\] " "bidirectional pin \"bMKR_D\[14\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_RST " "bidirectional pin \"bPEX_RST\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN6 " "bidirectional pin \"bPEX_PIN6\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN8 " "bidirectional pin \"bPEX_PIN8\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN10 " "bidirectional pin \"bPEX_PIN10\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN12 " "bidirectional pin \"bPEX_PIN12\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN14 " "bidirectional pin \"bPEX_PIN14\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN16 " "bidirectional pin \"bPEX_PIN16\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN20 " "bidirectional pin \"bPEX_PIN20\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN28 " "bidirectional pin \"bPEX_PIN28\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN30 " "bidirectional pin \"bPEX_PIN30\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN32 " "bidirectional pin \"bPEX_PIN32\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN42 " "bidirectional pin \"bPEX_PIN42\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN44 " "bidirectional pin \"bPEX_PIN44\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN45 " "bidirectional pin \"bPEX_PIN45\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN46 " "bidirectional pin \"bPEX_PIN46\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN47 " "bidirectional pin \"bPEX_PIN47\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN48 " "bidirectional pin \"bPEX_PIN48\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN49 " "bidirectional pin \"bPEX_PIN49\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN51 " "bidirectional pin \"bPEX_PIN51\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO1 " "bidirectional pin \"bWM_PIO1\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO2 " "bidirectional pin \"bWM_PIO2\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO3 " "bidirectional pin \"bWM_PIO3\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO4 " "bidirectional pin \"bWM_PIO4\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO5 " "bidirectional pin \"bWM_PIO5\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO7 " "bidirectional pin \"bWM_PIO7\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO8 " "bidirectional pin \"bWM_PIO8\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO18 " "bidirectional pin \"bWM_PIO18\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO20 " "bidirectional pin \"bWM_PIO20\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO21 " "bidirectional pin \"bWM_PIO21\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO27 " "bidirectional pin \"bWM_PIO27\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO28 " "bidirectional pin \"bWM_PIO28\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO29 " "bidirectional pin \"bWM_PIO29\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO31 " "bidirectional pin \"bWM_PIO31\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO34 " "bidirectional pin \"bWM_PIO34\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO35 " "bidirectional pin \"bWM_PIO35\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO36 " "bidirectional pin \"bWM_PIO36\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oWM_RX " "bidirectional pin \"oWM_RX\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oWM_RESET " "bidirectional pin \"oWM_RESET\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bHDMI_SDA " "bidirectional pin \"bHDMI_SDA\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bHDMI_SCL " "bidirectional pin \"bHDMI_SCL\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_SDA " "bidirectional pin \"bMIPI_SDA\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_SCL " "bidirectional pin \"bMIPI_SCL\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_GP\[0\] " "bidirectional pin \"bMIPI_GP\[0\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_GP\[1\] " "bidirectional pin \"bMIPI_GP\[1\]\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oFLASH_MOSI " "bidirectional pin \"oFLASH_MOSI\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iFLASH_MISO " "bidirectional pin \"iFLASH_MISO\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oFLASH_HOLD " "bidirectional pin \"oFLASH_HOLD\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oFLASH_WP " "bidirectional pin \"oFLASH_WP\" has no driver" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683597187092 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683597187092 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bMKR_D\[6\]~synth " "Node \"bMKR_D\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187106 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683597187106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSAM_INT GND " "Pin \"oSAM_INT\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSAM_INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[0\] GND " "Pin \"oSDRAM_ADDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[1\] GND " "Pin \"oSDRAM_ADDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[2\] GND " "Pin \"oSDRAM_ADDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[3\] GND " "Pin \"oSDRAM_ADDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[4\] GND " "Pin \"oSDRAM_ADDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[5\] GND " "Pin \"oSDRAM_ADDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[6\] GND " "Pin \"oSDRAM_ADDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[7\] GND " "Pin \"oSDRAM_ADDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[8\] GND " "Pin \"oSDRAM_ADDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[9\] GND " "Pin \"oSDRAM_ADDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[10\] GND " "Pin \"oSDRAM_ADDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[11\] GND " "Pin \"oSDRAM_ADDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_BA\[0\] GND " "Pin \"oSDRAM_BA\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_BA\[1\] GND " "Pin \"oSDRAM_BA\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CASn GND " "Pin \"oSDRAM_CASn\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_CASn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CKE GND " "Pin \"oSDRAM_CKE\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CSn GND " "Pin \"oSDRAM_CSn\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_CSn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_DQM\[0\] GND " "Pin \"oSDRAM_DQM\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_DQM\[1\] GND " "Pin \"oSDRAM_DQM\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_RASn GND " "Pin \"oSDRAM_RASn\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_RASn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_WEn GND " "Pin \"oSDRAM_WEn\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oSDRAM_WEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_TX\[0\] GND " "Pin \"oHDMI_TX\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oHDMI_TX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_TX\[1\] GND " "Pin \"oHDMI_TX\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oHDMI_TX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_TX\[2\] GND " "Pin \"oHDMI_TX\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oHDMI_TX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_CLK GND " "Pin \"oHDMI_CLK\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oHDMI_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_SCK GND " "Pin \"oFLASH_SCK\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oFLASH_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_CS GND " "Pin \"oFLASH_CS\" is stuck at GND" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683597187106 "|top|oFLASH_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683597187106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683597187180 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } } { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 159 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1683597187649 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/db/SYSTEM_PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/lubos/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } } { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 159 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1683597187649 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187651 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/MKRVIDOR4000/vidor_s.sdc " "Reading SDC File: 'constraints/MKRVIDOR4000/vidor_s.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1683597187799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 41 altera_reserved_tck port " "Ignored filter at vidor_s.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock vidor_s.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at vidor_s.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187800 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187800 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683597187800 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1683597187800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 101 altera_reserved_tck clock " "Ignored filter at vidor_s.sdc(101): altera_reserved_tck could not be matched with a clock" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups vidor_s.sdc 101 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at vidor_s.sdc(101): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187801 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 108 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at vidor_s.sdc(108): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187801 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 109 sld_hub:*\|irf_reg* keeper " "Ignored filter at vidor_s.sdc(109): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 109 *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* keeper " "Ignored filter at vidor_s.sdc(109): *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir*\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187801 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(109): Argument <to> is an empty collection" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 110 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at vidor_s.sdc(110): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 110 *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at vidor_s.sdc(110): *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187802 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(110): Argument <to> is an empty collection" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 111 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at vidor_s.sdc(111): PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 111 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(111): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{mipi_clk\}\] -to \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "set_false_path -from \[get_clocks \{mipi_clk\}\] -to \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187802 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -to \[get_clocks \{mipi_clk\}\] " "set_false_path -from \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -to \[get_clocks \{mipi_clk\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187802 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 118 memory:u0\|AES_AVL:aes_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at vidor_s.sdc(118): memory:u0\|AES_AVL:aes_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path vidor_s.sdc 118 Argument <from> is not an object ID " "Ignored set_multicycle_path at vidor_s.sdc(118): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{memory:u0\|AES_AVL:aes_0\|*\} -to \{memory:u0\|AES_AVL:aes_0\|*\} -setup -end 2 " "set_multicycle_path -from \{memory:u0\|AES_AVL:aes_0\|*\} -to \{memory:u0\|AES_AVL:aes_0\|*\} -setup -end 2" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597187802 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path vidor_s.sdc 118 Argument <to> is not an object ID " "Ignored set_multicycle_path at vidor_s.sdc(118): Argument <to> is not an object ID" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187802 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bMKR_D\[4\] " "Node: bMKR_D\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_bit\[3\] bMKR_D\[4\] " "Register active_bit\[3\] is being clocked by bMKR_D\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683597187803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1683597187803 "|top|bMKR_D[4]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1683597187803 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1683597187804 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683597187804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683597187804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833         iCLK " "  20.833         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683597187804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.380     mipi_clk " "  15.380     mipi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683597187804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999   oSDRAM_CLK " "   9.999   oSDRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683597187804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   9.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683597187804 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187804 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187808 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1683597187815 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187817 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1683597187823 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683597187931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683597187931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRESETn " "No output dependent on input pin \"iRESETn\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iRESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSAM_INT " "No output dependent on input pin \"iSAM_INT\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iSAM_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN11 " "No output dependent on input pin \"iPEX_PIN11\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iPEX_PIN11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN13 " "No output dependent on input pin \"iPEX_PIN13\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iPEX_PIN13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN23 " "No output dependent on input pin \"iPEX_PIN23\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iPEX_PIN23"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN25 " "No output dependent on input pin \"iPEX_PIN25\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iPEX_PIN25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN31 " "No output dependent on input pin \"iPEX_PIN31\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iPEX_PIN31"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN33 " "No output dependent on input pin \"iPEX_PIN33\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iPEX_PIN33"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iWM_PIO32 " "No output dependent on input pin \"iWM_PIO32\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iWM_PIO32"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iWM_TX " "No output dependent on input pin \"iWM_TX\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iWM_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iHDMI_HPD " "No output dependent on input pin \"iHDMI_HPD\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iHDMI_HPD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iMIPI_D\[0\] " "No output dependent on input pin \"iMIPI_D\[0\]\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iMIPI_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iMIPI_D\[1\] " "No output dependent on input pin \"iMIPI_D\[1\]\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iMIPI_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iMIPI_CLK " "No output dependent on input pin \"iMIPI_CLK\"" {  } { { "top.v" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/top.v" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683597187947 "|top|iMIPI_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683597187947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683597187947 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683597187947 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "87 " "Implemented 87 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683597187947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683597187947 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683597187947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683597187947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683597187955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 18:53:07 2023 " "Processing ended: Mon May  8 18:53:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683597187955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683597187955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683597187955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683597187955 ""}
