begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Michal Meloun<mmel@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_TEGRA_PMC_H_
end_ifndef

begin_define
define|#
directive|define
name|_TEGRA_PMC_H_
end_define

begin_enum
enum|enum
name|tegra_suspend_mode
block|{
name|TEGRA_SUSPEND_NONE
init|=
literal|0
block|,
name|TEGRA_SUSPEND_LP2
block|,
comment|/* CPU voltage off */
name|TEGRA_SUSPEND_LP1
block|,
comment|/* CPU voltage off, DRAM self-refresh */
name|TEGRA_SUSPEND_LP0
block|,
comment|/* CPU + core voltage off, DRAM self-refresh */
block|}
enum|;
end_enum

begin_comment
comment|/* PARTIDs for powergate */
end_comment

begin_enum
enum|enum
name|tegra_powergate_id
block|{
name|TEGRA_POWERGATE_CRAIL
init|=
literal|0
block|,
name|TEGRA_POWERGATE_TD
init|=
literal|1
block|,
name|TEGRA_POWERGATE_VE
init|=
literal|2
block|,
name|TEGRA_POWERGATE_PCX
init|=
literal|3
block|,
name|TEGRA_POWERGATE_VDE
init|=
literal|4
block|,
name|TEGRA_POWERGATE_L2C
init|=
literal|5
block|,
name|TEGRA_POWERGATE_MPE
init|=
literal|6
block|,
name|TEGRA_POWERGATE_HEG
init|=
literal|7
block|,
name|TEGRA_POWERGATE_SAX
init|=
literal|8
block|,
name|TEGRA_POWERGATE_CE1
init|=
literal|9
block|,
name|TEGRA_POWERGATE_CE2
init|=
literal|10
block|,
name|TEGRA_POWERGATE_CE3
init|=
literal|11
block|,
name|TEGRA_POWERGATE_CELP
init|=
literal|12
block|,
comment|/* */
name|TEGRA_POWERGATE_CE0
init|=
literal|14
block|,
name|TEGRA_POWERGATE_C0NC
init|=
literal|15
block|,
name|TEGRA_POWERGATE_C1NC
init|=
literal|16
block|,
name|TEGRA_POWERGATE_SOR
init|=
literal|17
block|,
name|TEGRA_POWERGATE_DIS
init|=
literal|18
block|,
name|TEGRA_POWERGATE_DISB
init|=
literal|19
block|,
name|TEGRA_POWERGATE_XUSBA
init|=
literal|20
block|,
name|TEGRA_POWERGATE_XUSBB
init|=
literal|21
block|,
name|TEGRA_POWERGATE_XUSBC
init|=
literal|22
block|,
name|TEGRA_POWERGATE_VIC
init|=
literal|23
block|,
name|TEGRA_POWERGATE_IRAM
init|=
literal|24
block|,
comment|/* */
name|TEGRA_POWERGATE_3D
init|=
literal|32
block|}
enum|;
end_enum

begin_comment
comment|/* PARTIDs for power rails */
end_comment

begin_enum
enum|enum
name|tegra_powerrail_id
block|{
name|TEGRA_IO_RAIL_CSIA
init|=
literal|0
block|,
name|TEGRA_IO_RAIL_CSIB
init|=
literal|1
block|,
name|TEGRA_IO_RAIL_DSI
init|=
literal|2
block|,
name|TEGRA_IO_RAIL_MIPI_BIAS
init|=
literal|3
block|,
name|TEGRA_IO_RAIL_PEX_BIAS
init|=
literal|4
block|,
name|TEGRA_IO_RAIL_PEX_CLK1
init|=
literal|5
block|,
name|TEGRA_IO_RAIL_PEX_CLK2
init|=
literal|6
block|,
name|TEGRA_IO_RAIL_USB0
init|=
literal|9
block|,
name|TEGRA_IO_RAIL_USB1
init|=
literal|10
block|,
name|TEGRA_IO_RAIL_USB2
init|=
literal|11
block|,
name|TEGRA_IO_RAIL_USB_BIAS
init|=
literal|12
block|,
name|TEGRA_IO_RAIL_NAND
init|=
literal|13
block|,
name|TEGRA_IO_RAIL_UART
init|=
literal|14
block|,
name|TEGRA_IO_RAIL_BB
init|=
literal|15
block|,
name|TEGRA_IO_RAIL_AUDIO
init|=
literal|17
block|,
name|TEGRA_IO_RAIL_HSIC
init|=
literal|19
block|,
name|TEGRA_IO_RAIL_COMP
init|=
literal|22
block|,
name|TEGRA_IO_RAIL_HDMI
init|=
literal|28
block|,
name|TEGRA_IO_RAIL_PEX_CNTRL
init|=
literal|32
block|,
name|TEGRA_IO_RAIL_SDMMC1
init|=
literal|33
block|,
name|TEGRA_IO_RAIL_SDMMC3
init|=
literal|34
block|,
name|TEGRA_IO_RAIL_SDMMC4
init|=
literal|35
block|,
name|TEGRA_IO_RAIL_CAM
init|=
literal|36
block|,
name|TEGRA_IO_RAIL_RES
init|=
literal|37
block|,
name|TEGRA_IO_RAIL_HV
init|=
literal|38
block|,
name|TEGRA_IO_RAIL_DSIB
init|=
literal|39
block|,
name|TEGRA_IO_RAIL_DSIC
init|=
literal|40
block|,
name|TEGRA_IO_RAIL_DSID
init|=
literal|41
block|,
name|TEGRA_IO_RAIL_CSIE
init|=
literal|44
block|,
name|TEGRA_IO_RAIL_LVDS
init|=
literal|57
block|,
name|TEGRA_IO_RAIL_SYS_DDC
init|=
literal|58
block|, }
enum|;
end_enum

begin_function_decl
name|int
name|tegra_powergate_is_powered
parameter_list|(
name|enum
name|tegra_powergate_id
name|id
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|tegra_powergate_power_on
parameter_list|(
name|enum
name|tegra_powergate_id
name|id
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|tegra_powergate_power_off
parameter_list|(
name|enum
name|tegra_powergate_id
name|id
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|tegra_powergate_remove_clamping
parameter_list|(
name|enum
name|tegra_powergate_id
name|id
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|tegra_powergate_sequence_power_up
parameter_list|(
name|enum
name|tegra_powergate_id
name|id
parameter_list|,
name|clk_t
name|clk
parameter_list|,
name|hwreset_t
name|rst
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|tegra_io_rail_power_on
parameter_list|(
name|int
name|tegra_powerrail_id
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|tegra_io_rail_power_off
parameter_list|(
name|int
name|tegra_powerrail_id
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*_TEGRA_PMC_H_*/
end_comment

end_unit

