#ifndef __DW3000_REGS_H__
#define __DW3000_REGS_H__

// Macro to extract a specific field value from a register using its mask and offset
#define GET_FVAL(reg_val, mask, offset)       (((reg_val) & (mask)) >> (offset))
// Macro to set a specific field value in a register using its mask and offset
#define SET_FVAL(reg_val, mask, offset, value)  ((reg_val) = (((reg_val) & ~(mask)) | (((value) << (offset)) & (mask))))

/******************************************************************************
* @brief Bit definitions for register page 0x00 : GEN_CFG_AES LOW
**/
#define DW3000_REG_0_ADDR                                 0x00

/* Register: DEV_ID (0x00) */
#define DW3000_REG_0_DEV_ID_OFFSET                        0x00   
#define DW3000_REG_0_DEV_ID_BYTE_LEN                      (4U)
/* Fields */
#define DW3000_REG_0_DEV_ID_REV_BIT_OFFSET                (0U)
#define DW3000_REG_0_DEV_ID_REV_BIT_MASK                  (0xFU)
#define DW3000_REG_0_DEV_ID_VER_BIT_OFFSET                (4U)
#define DW3000_REG_0_DEV_ID_VER_BIT_MASK                  (0xF0U)
#define DW3000_REG_0_DEV_ID_MODEL_BIT_OFFSET              (8U)
#define DW3000_REG_0_DEV_ID_MODEL_BIT_MASK                (0xFF00U)
#define DW3000_REG_0_DEV_ID_RIDTAG_BIT_OFFSET             (16U)
#define DW3000_REG_0_DEV_ID_RIDTAG_BIT_MASK               (0xFFFF0000UL)

/* Register: EUI_64 (0x04) */
#define DW3000_REG_0_EUI_64_OFFSET                        0x04
#define DW3000_REG_0_EUI_64_BYTE_LEN                      (8U)
//TODO: add more info

/* Register: PANADR (0x0A) */
#define DW3000_REG_0_PANADR_OFFSET                        0x0C
#define DW3000_REG_0_PANADR_BYTE_LEN                      (4U)
/* Fields */
#define DW3000_REG_0_PANADR_SHORT_ADDR_BIT_OFFSET         (0U)
#define DW3000_REG_0_PANADR_SHORT_ADDR_BIT_MASK           (0xFFFFU)
#define DW3000_REG_0_PANADR_PAN_ID_BIT_OFFSET             (16U)
#define DW3000_REG_0_PANADR_PAN_ID_BIT_MASK               (0xFFFF0000UL)

/* Register: SYS_CFG (0x0E) */
#define DW3000_REG_0_SYS_CFG_OFFSET                       0x10
#define DW3000_REG_0_SYS_CFG_BYTE_LEN                     (4U)
/* Fields */
#define DW3000_REG_0_SYS_CFG_FFEN_BIT_OFFSET              (0U)
#define DW3000_REG_0_SYS_CFG_FFEN_BIT_MASK                (0x1U)
#define DW3000_REG_0_SYS_CFG_DIS_FCS_TX_BIT_OFFSET        (1U)
#define DW3000_REG_0_SYS_CFG_DIS_FCS_TX_BIT_MASK          (0x2U)
#define DW3000_REG_0_SYS_CFG_DIS_FCE_BIT_OFFSET           (2U)
#define DW3000_REG_0_SYS_CFG_DIS_FCE_BIT_MASK             (0x4U)
#define DW3000_REG_0_SYS_CFG_DIS_DRXB_BIT_OFFSET          (3U)
#define DW3000_REG_0_SYS_CFG_DIS_DRXB_BIT_MASK            (0x8U)
#define DW3000_REG_0_SYS_CFG_PHR_MODE_BIT_OFFSET          (4U)
#define DW3000_REG_0_SYS_CFG_PHR_MODE_BIT_MASK            (0x10U)
#define DW3000_REG_0_SYS_CFG_PHR_6M8_BIT_OFFSET           (5U)
#define DW3000_REG_0_SYS_CFG_PHR_6M8_BIT_MASK             (0x20U)
#define DW3000_REG_0_SYS_CFG_SPI_CRCEN_BIT_OFFSET         (6U)
#define DW3000_REG_0_SYS_CFG_SPI_CRCEN_BIT_MASK           (0x40U)
#define DW3000_REG_0_SYS_CFG_CIA_IPATOV_BIT_OFFSET        (7U)
#define DW3000_REG_0_SYS_CFG_CIA_IPATOV_BIT_MASK          (0x80U)
#define DW3000_REG_0_SYS_CFG_CIA_STS_BIT_OFFSET           (8U)
#define DW3000_REG_0_SYS_CFG_CIA_STS_BIT_MASK             (0x100U)
#define DW3000_REG_0_SYS_CFG_RXWTOE_BIT_OFFSET            (9U)
#define DW3000_REG_0_SYS_CFG_RXWTOE_BIT_MASK              (0x200U)
#define DW3000_REG_0_SYS_CFG_RXAUTR_BIT_OFFSET            (10U)
#define DW3000_REG_0_SYS_CFG_RXAUTR_BIT_MASK              (0x400U)
#define DW3000_REG_0_SYS_CFG_AUTO_ACK_BIT_OFFSET          (11U)
#define DW3000_REG_0_SYS_CFG_AUTO_ACK_BIT_MASK            (0x800U)
#define DW3000_REG_0_SYS_CFG_CP_SPC_BIT_OFFSET            (12U)
#define DW3000_REG_0_SYS_CFG_CP_SPC_BIT_MASK              (0x3000U)
#define DW3000_REG_0_SYS_CFG_CP_SDC_BIT_OFFSET            (15U)
#define DW3000_REG_0_SYS_CFG_CP_SDC_BIT_MASK              (0x8000U)
#define DW3000_REG_0_SYS_CFG_PDOA_MODE_BIT_OFFSET         (16U)
#define DW3000_REG_0_SYS_CFG_PDOA_MODE_BIT_MASK           (0x30000U)
#define DW3000_REG_0_SYS_CFG_FAST_AAT_BIT_OFFSET          (18U)
#define DW3000_REG_0_SYS_CFG_FAST_AAT_BIT_MASK            (0x40000U)

/* Register: FF_CFG (0x12) */
#define DW3000_REG_0_FF_CFG_OFFSET                         0x14
#define DW3000_REG_0_FF_CFG_BYTE_LEN                       (2U)
/* Fields */
#define DW3000_REG_0_FF_CFG_FFAB_BIT_OFFSET                (0U)
#define DW3000_REG_0_FF_CFG_FFAB_BIT_MASK                  (0x1U)
#define DW3000_REG_0_FF_CFG_FFAD_BIT_OFFSET                (1U)
#define DW3000_REG_0_FF_CFG_FFAD_BIT_MASK                  (0x2U)
#define DW3000_REG_0_FF_CFG_FFAA_BIT_OFFSET                (2U)
#define DW3000_REG_0_FF_CFG_FFAA_BIT_MASK                  (0x4U)
#define DW3000_REG_0_FF_CFG_FFAM_BIT_OFFSET                (3U)
#define DW3000_REG_0_FF_CFG_FFAM_BIT_MASK                  (0x8U)
#define DW3000_REG_0_FF_CFG_FFAR_BIT_OFFSET                (4U)
#define DW3000_REG_0_FF_CFG_FFAR_BIT_MASK                  (0x10U)
#define DW3000_REG_0_FF_CFG_FFAMULTI_BIT_OFFSET            (5U)
#define DW3000_REG_0_FF_CFG_FFAMULTI_BIT_MASK              (0x20U)
#define DW3000_REG_0_FF_CFG_FFAF_BIT_OFFSET                (6U)
#define DW3000_REG_0_FF_CFG_FFAF_BIT_MASK                  (0x40U)
#define DW3000_REG_0_FF_CFG_FFAE_BIT_OFFSET                (7U)
#define DW3000_REG_0_FF_CFG_FFAE_BIT_MASK                  (0x80U)
#define DW3000_REG_0_FF_CFG_FFBC_BIT_OFFSET                (8U)
#define DW3000_REG_0_FF_CFG_FFBC_BIT_MASK                  (0x100U)
#define DW3000_REG_0_FF_CFG_FFIB_BIT_OFFSET                (9U)
#define DW3000_REG_0_FF_CFG_FFIB_BIT_MASK                  (0x200U)
#define DW3000_REG_0_FF_CFG_LE0_PEND_BIT_OFFSET            (10U)
#define DW3000_REG_0_FF_CFG_LE0_PEND_BIT_MASK              (0x400U)
#define DW3000_REG_0_FF_CFG_LE1_PEND_BIT_OFFSET            (11U)
#define DW3000_REG_0_FF_CFG_LE1_PEND_BIT_MASK              (0x800U)
#define DW3000_REG_0_FF_CFG_LE2_PEND_BIT_OFFSET            (12U)
#define DW3000_REG_0_FF_CFG_LE2_PEND_BIT_MASK              (0x1000U)
#define DW3000_REG_0_FF_CFG_LE3_PEND_BIT_OFFSET            (13U)
#define DW3000_REG_0_FF_CFG_LE3_PEND_BIT_MASK              (0x2000U)
#define DW3000_REG_0_FF_CFG_SSADRAPE_BIT_OFFSET            (14U)
#define DW3000_REG_0_FF_CFG_SSADRAPE_BIT_MASK              (0x4000U)
#define DW3000_REG_0_FF_CFG_LSADRAPE_BIT_OFFSET            (15U)
#define DW3000_REG_0_FF_CFG_LSADRAPE_BIT_MASK              (0x8000U)

/* Register: SPI_RD_CRC (0x18) */
#define DW3000_REG_0_SPI_RD_CRC_OFFSET                     0x18
#define DW3000_REG_0_SPI_RD_CRC_BYTE_LEN                   (1U)

/* Register: SYS_TIME (0x1C) */
#define DW3000_REG_0_SYS_TIME_OFFSET                       0x1C
#define DW3000_REG_0_SYS_TIME_BYTE_LEN                     (4U)

/* Register: TX_FCTRL (0x24) */
#define DW3000_REG_0_TX_FCTRL_OFFSET                       0x24
#define DW3000_REG_0_TX_FCTRL_BYTE_LEN                     (6U)
#define DW3000_REG_0_TX_FCTRL_P0_BYTE_OFFSET               (0U)
#define DW3000_REG_0_TX_FCTRL_P1_BYTE_OFFSET               (4U)
/* Fields */
// P1
#define DW3000_REG_0_TX_FCTRL_P0_TXFLEN_BIT_OFFSET         (0U)
#define DW3000_REG_0_TX_FCTRL_P0_TXFLEN_BIT_MASK           (0x3FFU)     
#define DW3000_REG_0_TX_FCTRL_P0_TXBR_BIT_OFFSET           (10U)
#define DW3000_REG_0_TX_FCTRL_P0_TXBR_BIT_MASK             (0x400U)     
#define DW3000_REG_0_TX_FCTRL_P0_TR_BIT_OFFSET             (11U)
#define DW3000_REG_0_TX_FCTRL_P0_TR_BIT_MASK               (0x800U)     
#define DW3000_REG_0_TX_FCTRL_P0_TXPSR_BIT_OFFSET          (12U)
#define DW3000_REG_0_TX_FCTRL_P0_TXPSR_BIT_MASK            (0xF000U)    
#define DW3000_REG_0_TX_FCTRL_P0_TXB_OFFSET_BIT_OFFSET     (16U)
#define DW3000_REG_0_TX_FCTRL_P0_TXB_OFFSET_BIT_MASK       (0x3FF0000U) 
// P2
#define DW3000_REG_0_TX_FCTRL_P1_FINE_PLEN_BIT_OFFSET      (8U)
#define DW3000_REG_0_TX_FCTRL_P1_FINE_PLEN_BIT_MASK        (0xFF00U)   

/* Register: DX_TIME (0x2C) */
#define DW3000_REG_0_DX_TIME_OFFSET                        0x2C
#define DW3000_REG_0_DX_TIME_BYTE_LEN                      (4U)

/* Register: DREF_TIME (0x30) */
#define DW3000_REG_0_DREF_TIME_OFFSET                      0x30
#define DW3000_REG_0_DREF_TIME_BYTE_LEN                    (4U)

/* Register: RX_FWTO (0x34) */
#define DW3000_REG_0_RX_FWTO_OFFSET                        0x34
#define DW3000_REG_0_RX_FWTO_BYTE_LEN                      (3U)

/* Register: SYS_CTRL (0x38) */
#define DW3000_REG_0_SYS_CTRL_OFFSET                       0x38
#define DW3000_REG_0_SYS_CTRL_BYTE_LEN                     (1U)

/* Register: SYS_ENABLE (0x3C) */
#define DW3000_REG_0_SYS_ENABLE_OFFSET                     0x3C
#define DW3000_REG_0_SYS_ENABLE_BYTE_LEN                   (6U)
#define DW3000_REG_0_SYS_ENABLE_P0_BYTE_OFFSET             (0U)
#define DW3000_REG_0_SYS_ENABLE_P1_BYTE_OFFSET             (4U)
/* Fields */
// P0
#define DW3000_REG_0_SYS_ENABLE_P0_CPLOCK_EN_BIT_OFFSET    (1U)
#define DW3000_REG_0_SYS_ENABLE_P0_CPLOCK_EN_BIT_MASK      (0x2U)
#define DW3000_REG_0_SYS_ENABLE_P0_SPICRCE_EN_BIT_OFFSET   (2U)
#define DW3000_REG_0_SYS_ENABLE_P0_SPICRCE_EN_BIT_MASK     (0x4U)
#define DW3000_REG_0_SYS_ENABLE_P0_AAT_EN_BIT_OFFSET       (3U)
#define DW3000_REG_0_SYS_ENABLE_P0_AAT_EN_BIT_MASK         (0x8U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXFRB_EN_BIT_OFFSET     (4U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXFRB_EN_BIT_MASK       (0x10U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXPRS_EN_BIT_OFFSET     (5U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXPRS_EN_BIT_MASK       (0x20U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXPHS_EN_BIT_OFFSET     (6U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXPHS_EN_BIT_MASK       (0x40U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXFRS_EN_BIT_OFFSET     (7U)
#define DW3000_REG_0_SYS_ENABLE_P0_TXFRS_EN_BIT_MASK       (0x80U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPRD_EN_BIT_OFFSET     (8U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPRD_EN_BIT_MASK       (0x100U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXSFDD_EN_BIT_OFFSET    (9U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXSFDD_EN_BIT_MASK      (0x200U)
#define DW3000_REG_0_SYS_ENABLE_P0_CIADONE_EN_BIT_OFFSET   (10U)
#define DW3000_REG_0_SYS_ENABLE_P0_CIADONE_EN_BIT_MASK     (0x400U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPHD_EN_BIT_OFFSET     (11U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPHD_EN_BIT_MASK       (0x800U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPHE_EN_BIT_OFFSET     (12U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPHE_EN_BIT_MASK       (0x1000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFR_EN_BIT_OFFSET      (13U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFR_EN_BIT_MASK        (0x2000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFCG_EN_BIT_OFFSET     (14U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFCG_EN_BIT_MASK       (0x4000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFCE_EN_BIT_OFFSET     (15U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFCE_EN_BIT_MASK       (0x8000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXRFSL_EN_BIT_OFFSET    (16U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXRFSL_EN_BIT_MASK      (0x10000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFTO_EN_BIT_OFFSET     (17U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXFTO_EN_BIT_MASK       (0x20000U)
#define DW3000_REG_0_SYS_ENABLE_P0_CIAERR_EN_BIT_OFFSET    (18U)
#define DW3000_REG_0_SYS_ENABLE_P0_CIAERR_EN_BIT_MASK      (0x40000U)
#define DW3000_REG_0_SYS_ENABLE_P0_VWARN_EN_BIT_OFFSET     (19U)
#define DW3000_REG_0_SYS_ENABLE_P0_VWARN_EN_BIT_MASK       (0x80000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXOVRR_EN_BIT_OFFSET    (20U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXOVRR_EN_BIT_MASK      (0x100000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPTO_EN_BIT_OFFSET     (21U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXPTO_EN_BIT_MASK       (0x200000U)
#define DW3000_REG_0_SYS_ENABLE_P0_SPIRDY_EN_BIT_OFFSET    (23U)
#define DW3000_REG_0_SYS_ENABLE_P0_SPIRDY_EN_BIT_MASK      (0x800000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RCINIT_EN_BIT_OFFSET    (24U)
#define DW3000_REG_0_SYS_ENABLE_P0_RCINIT_EN_BIT_MASK      (0x1000000U)
#define DW3000_REG_0_SYS_ENABLE_P0_PLL_HILO_EN_BIT_OFFSET  (25U)
#define DW3000_REG_0_SYS_ENABLE_P0_PLL_HILO_EN_BIT_MASK    (0x2000000U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXSTO_EN_BIT_OFFSET     (26U)
#define DW3000_REG_0_SYS_ENABLE_P0_RXSTO_EN_BIT_MASK       (0x4000000U)
#define DW3000_REG_0_SYS_ENABLE_P0_HPDWARN_EN_BIT_OFFSET   (27U)
#define DW3000_REG_0_SYS_ENABLE_P0_HPDWARN_EN_BIT_MASK     (0x8000000U)
#define DW3000_REG_0_SYS_ENABLE_P0_CPERR_EN_BIT_OFFSET     (28U)
#define DW3000_REG_0_SYS_ENABLE_P0_CPERR_EN_BIT_MASK       (0x10000000U)
#define DW3000_REG_0_SYS_ENABLE_P0_ARFE_EN_BIT_OFFSET      (29U)
#define DW3000_REG_0_SYS_ENABLE_P0_ARFE_EN_BIT_MASK        (0x20000000U)
// P1
#define DW3000_REG_0_SYS_ENABLE_P1_RXPREJ_EN_BIT_OFFSET    (1U)
#define DW3000_REG_0_SYS_ENABLE_P1_RXPREJ_EN_BIT_MASK      (0x2U)
#define DW3000_REG_0_SYS_ENABLE_P1_VT_DET_EN_BIT_OFFSET    (4U)
#define DW3000_REG_0_SYS_ENABLE_P1_VT_DET_EN_BIT_MASK      (0x10U)
#define DW3000_REG_0_SYS_ENABLE_P1_GPIOIRQ_EN_BIT_OFFSET   (5U)
#define DW3000_REG_0_SYS_ENABLE_P1_GPIOIRQ_EN_BIT_MASK     (0x20U)
#define DW3000_REG_0_SYS_ENABLE_P1_AES_DONE_EN_BIT_OFFSET  (6U)
#define DW3000_REG_0_SYS_ENABLE_P1_AES_DONE_EN_BIT_MASK    (0x40U)
#define DW3000_REG_0_SYS_ENABLE_P1_AES_ERR_EN_BIT_OFFSET   (7U)
#define DW3000_REG_0_SYS_ENABLE_P1_AES_ERR_EN_BIT_MASK     (0x80U)
#define DW3000_REG_0_SYS_ENABLE_P1_CMD_ERR_EN_BIT_OFFSET   (8U)
#define DW3000_REG_0_SYS_ENABLE_P1_CMD_ERR_EN_BIT_MASK     (0x100U)
#define DW3000_REG_0_SYS_ENABLE_P1_SPI_OVF_EN_BIT_OFFSET   (9U)
#define DW3000_REG_0_SYS_ENABLE_P1_SPI_OVF_EN_BIT_MASK     (0x200U)
#define DW3000_REG_0_SYS_ENABLE_P1_SPI_UNF_EN_BIT_OFFSET   (10U)
#define DW3000_REG_0_SYS_ENABLE_P1_SPI_UNF_EN_BIT_MASK     (0x400U)
#define DW3000_REG_0_SYS_ENABLE_P1_SPIERR_EN_BIT_OFFSET    (11U)
#define DW3000_REG_0_SYS_ENABLE_P1_SPIERR_EN_BIT_MASK      (0x800U)
#define DW3000_REG_0_SYS_ENABLE_P1_CCA_FAIL_EN_BIT_OFFSET  (12U)
#define DW3000_REG_0_SYS_ENABLE_P1_CCA_FAIL_EN_BIT_MASK    (0x1000U)

/* Register: SYS_STATUS (0x44) */
#define DW3000_REG_0_SYS_STATUS_OFFSET                     0x44
#define DW3000_REG_0_SYS_STATUS_BYTE_LEN                   (6U)
#define DW3000_REG_0_SYS_STATUS_P0_BYTE_OFFSET             (0U)
#define DW3000_REG_0_SYS_STATUS_P1_BYTE_OFFSET             (4U)
/* Fields */
// P0
#define DW3000_REG_0_SYS_STATUS_P0_IRQS_BIT_OFFSET         (0U)
#define DW3000_REG_0_SYS_STATUS_P0_IRQS_BIT_MASK           (0x1U)










#endif // __DW3000_REGS_H__



