#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 13 14:11:52 2020
# Process ID: 28861
# Current directory: /media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.runs/design_1_tlast_generator_1_0_synth_1
# Command line: vivado -log design_1_tlast_generator_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tlast_generator_1_0.tcl
# Log file: /media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.runs/design_1_tlast_generator_1_0_synth_1/design_1_tlast_generator_1_0.vds
# Journal file: /media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.runs/design_1_tlast_generator_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_tlast_generator_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/hdd/FIFO_XADCdma/myip/tlast_generator_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/media/hdd/FIFO_XADCdma/myip/tlast_generator_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/hdd/FIFO_XADCdma/myip/tlast_generator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lalith/Xilinx18/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_tlast_generator_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28877 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1429.047 ; gain = 51.785 ; free physical = 3458 ; free virtual = 28292
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tlast_generator_1_0' [/media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.srcs/sources_1/bd/design_1/ip/design_1_tlast_generator_1_0/synth/design_1_tlast_generator_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'tlast_generator_v1_0' [/media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/tlast_generator_v1_0.v:4]
	Parameter MAX_PKT_LENGTH bound to: 4194304 - type: integer 
	Parameter C_s_axis_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_m_axis_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_m_axis_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tlast_generator_v1_0' (1#1) [/media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/tlast_generator_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tlast_generator_1_0' (2#1) [/media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.srcs/sources_1/bd/design_1/ip/design_1_tlast_generator_1_0/synth/design_1_tlast_generator_1_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.797 ; gain = 97.535 ; free physical = 3472 ; free virtual = 28307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1474.797 ; gain = 97.535 ; free physical = 3471 ; free virtual = 28306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1474.797 ; gain = 97.535 ; free physical = 3471 ; free virtual = 28306
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.820 ; gain = 0.000 ; free physical = 3349 ; free virtual = 28183
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.820 ; gain = 0.000 ; free physical = 3349 ; free virtual = 28183
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1789.820 ; gain = 1.000 ; free physical = 3347 ; free virtual = 28182
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3431 ; free virtual = 28265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3431 ; free virtual = 28265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3433 ; free virtual = 28267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3424 ; free virtual = 28259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tlast_generator_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3413 ; free virtual = 28250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3285 ; free virtual = 28121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1789.820 ; gain = 412.559 ; free physical = 3285 ; free virtual = 28121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT2   |     2|
|3     |LUT3   |     3|
|4     |LUT4   |     3|
|5     |LUT5   |     1|
|6     |LUT6   |     7|
|7     |FDRE   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    60|
|2     |  inst   |tlast_generator_v1_0 |    60|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.844 ; gain = 429.582 ; free physical = 3283 ; free virtual = 28120
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1806.844 ; gain = 114.559 ; free physical = 3342 ; free virtual = 28178
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.852 ; gain = 429.582 ; free physical = 3342 ; free virtual = 28178
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1806.852 ; gain = 0.000 ; free physical = 3280 ; free virtual = 28116
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1806.852 ; gain = 429.805 ; free physical = 3336 ; free virtual = 28173
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1806.852 ; gain = 0.000 ; free physical = 3336 ; free virtual = 28173
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.runs/design_1_tlast_generator_1_0_synth_1/design_1_tlast_generator_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_tlast_generator_1_0, cache-ID = 23946cca6f780e67
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.855 ; gain = 0.000 ; free physical = 3337 ; free virtual = 28174
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/hdd/FIFO_XADCdma/vivado/test_xadc_EV/test_xadc_at.runs/design_1_tlast_generator_1_0_synth_1/design_1_tlast_generator_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_tlast_generator_1_0_utilization_synth.rpt -pb design_1_tlast_generator_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 13 14:12:21 2020...
