Protel Design System Design Rule Check
PCB File : C:\Users\86158\Desktop\IEECS-Design\Hardware\Circuit\PCB\mainboard\PCB_IEECS-Design-MainBoard_2022-10-01.pcbdoc
Date     : 2022-10-03
Time     : 16:06:17

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=30mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10017.29mil,6607.473mil) on Top Overlay And Pad C43-2(10001.55mil,6622.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (10017.519mil,6693.137mil) on Top Overlay And Pad C43-1(10001.55mil,6677.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (10068.527mil,4928.244mil) on Top Overlay And Pad C18-2(10053.556mil,4944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10068.527mil,4959.74mil) on Top Overlay And Pad C18-2(10053.556mil,4944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.263mil < 10mil) Between Arc (10113.318mil,6333.85mil) on Top Overlay And Pad U6-1(10113mil,6310.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.229mil < 10mil) Between Arc (10139.375mil,7562.97mil) on Top Overlay And Pad Q6-1(10114.764mil,7585.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (10374.031mil,6902.863mil) on Top Overlay And Pad C42-1(10390mil,6918.446mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10374.26mil,6988.527mil) on Top Overlay And Pad C42-2(10390mil,6973.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (10405.527mil,6902.863mil) on Top Overlay And Pad C42-1(10390mil,6918.446mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (10405.756mil,6988.527mil) on Top Overlay And Pad C42-2(10390mil,6973.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.449mil < 10mil) Between Arc (10499.626mil,6670.346mil) on Top Overlay And Pad U7-1(10479.92mil,6690.02mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.229mil < 10mil) Between Arc (10572.97mil,7223.625mil) on Top Overlay And Pad Q7-1(10595.992mil,7248.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10577.26mil,5025.972mil) on Top Overlay And Pad C28-2(10593mil,5011.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10585.473mil,6671.29mil) on Top Overlay And Pad C32-2(10600.444mil,6687.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (10585.473mil,6702.786mil) on Top Overlay And Pad C32-2(10600.444mil,6687.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (10607.244mil,5158.473mil) on Top Overlay And Pad C20-2(10623mil,5173.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (10607.244mil,5673.473mil) on Top Overlay And Pad C19-2(10623mil,5688.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (10607.473mil,5244.137mil) on Top Overlay And Pad C20-1(10623mil,5228.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (10607.473mil,5759.137mil) on Top Overlay And Pad C19-1(10623mil,5743.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (10608.756mil,5025.972mil) on Top Overlay And Pad C28-2(10593mil,5011.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10638.74mil,5158.473mil) on Top Overlay And Pad C20-2(10623mil,5173.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (10638.74mil,5673.473mil) on Top Overlay And Pad C19-2(10623mil,5688.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (10638.969mil,5244.137mil) on Top Overlay And Pad C20-1(10623mil,5228.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (10638.969mil,5759.137mil) on Top Overlay And Pad C19-1(10623mil,5743.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (10671.137mil,6671.061mil) on Top Overlay And Pad C32-1(10655.554mil,6687.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (10671.137mil,6702.557mil) on Top Overlay And Pad C32-1(10655.554mil,6687.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.229mil < 10mil) Between Arc (10817.927mil,7562.97mil) on Top Overlay And Pad Q3-1(10793.316mil,7585.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (11079.525mil,5742.473mil) on Top Overlay And Pad C4-1(11095.108mil,5758mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (11079.525mil,5773.969mil) on Top Overlay And Pad C4-1(11095.108mil,5758mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (11165.189mil,5742.244mil) on Top Overlay And Pad C4-2(11150.218mil,5758mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (11165.189mil,5773.74mil) on Top Overlay And Pad C4-2(11150.218mil,5758mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (11399.729mil,6950.253mil) on Top Overlay And Pad C31-1(11415.698mil,6965.836mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (11399.958mil,7035.917mil) on Top Overlay And Pad C31-2(11415.698mil,7020.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (11431.225mil,6950.253mil) on Top Overlay And Pad C31-1(11415.698mil,6965.836mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (11431.454mil,7035.917mil) on Top Overlay And Pad C31-2(11415.698mil,7020.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (9124.19mil,6953.863mil) on Top Overlay And Pad C30-1(9140.159mil,6969.446mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (9124.419mil,7039.527mil) on Top Overlay And Pad C30-2(9140.159mil,7024.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9155.686mil,6953.863mil) on Top Overlay And Pad C30-1(9140.159mil,6969.446mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (9155.915mil,7039.527mil) on Top Overlay And Pad C30-2(9140.159mil,7024.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (9644.031mil,5072.418mil) on Top Overlay And Pad C29-1(9660mil,5088.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (9644.26mil,5158.082mil) on Top Overlay And Pad C29-2(9660mil,5143.111mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9675.527mil,5072.418mil) on Top Overlay And Pad C29-1(9660mil,5088.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (9675.756mil,5158.082mil) on Top Overlay And Pad C29-2(9660mil,5143.111mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9707.863mil,6802.786mil) on Top Overlay And Pad C33-1(9723.446mil,6818.313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (9707.863mil,6834.282mil) on Top Overlay And Pad C33-1(9723.446mil,6818.313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (9789.031mil,5155.863mil) on Top Overlay And Pad C17-1(9805mil,5171.446mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (9789.26mil,5241.527mil) on Top Overlay And Pad C17-2(9805mil,5226.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9820.527mil,5155.863mil) on Top Overlay And Pad C17-1(9805mil,5171.446mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (9820.756mil,5241.527mil) on Top Overlay And Pad C17-2(9805mil,5226.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.449mil < 10mil) Between Arc (9889.634mil,6925.654mil) on Top Overlay And Pad U8-1(9909.34mil,6905.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (9902.244mil,6607.473mil) on Top Overlay And Pad C41-2(9918mil,6622.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9902.473mil,6693.137mil) on Top Overlay And Pad C41-1(9918mil,6677.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.074mil < 10mil) Between Arc (9933.74mil,6607.473mil) on Top Overlay And Pad C41-2(9918mil,6622.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (9933.969mil,6693.137mil) on Top Overlay And Pad C41-1(9918mil,6677.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.229mil < 10mil) Between Arc (9937.97mil,7223.745mil) on Top Overlay And Pad Q10-1(9960.992mil,7248.356mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9982.863mil,4928.473mil) on Top Overlay And Pad C18-1(9998.446mil,4944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (9982.863mil,4959.969mil) on Top Overlay And Pad C18-1(9998.446mil,4944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (9985.794mil,6607.473mil) on Top Overlay And Pad C43-2(10001.55mil,6622.444mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (9986.023mil,6693.137mil) on Top Overlay And Pad C43-1(10001.55mil,6677.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C17-1(9805mil,5171.446mil) on Top Layer And Track (9776.832mil,5155.866mil)(9776.832mil,5187.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C17-1(9805mil,5171.446mil) on Top Layer And Track (9789.03mil,5143.668mil)(9820.526mil,5143.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C17-1(9805mil,5171.446mil) on Top Layer And Track (9832.722mil,5155.866mil)(9832.722mil,5187.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C17-2(9805mil,5226.556mil) on Top Layer And Track (9777.062mil,5210.034mil)(9777.062mil,5241.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C17-2(9805mil,5226.556mil) on Top Layer And Track (9789.26mil,5253.726mil)(9820.758mil,5253.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C17-2(9805mil,5226.556mil) on Top Layer And Track (9832.954mil,5210.034mil)(9832.954mil,5241.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C18-1(9998.446mil,4944mil) on Top Layer And Track (9970.668mil,4928.474mil)(9970.668mil,4959.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C18-1(9998.446mil,4944mil) on Top Layer And Track (9982.866mil,4916.278mil)(10014.362mil,4916.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C18-1(9998.446mil,4944mil) on Top Layer And Track (9982.866mil,4972.168mil)(10014.362mil,4972.168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C18-2(10053.556mil,4944mil) on Top Layer And Track (10037.034mil,4916.046mil)(10068.53mil,4916.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C18-2(10053.556mil,4944mil) on Top Layer And Track (10037.034mil,4971.938mil)(10068.53mil,4971.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C18-2(10053.556mil,4944mil) on Top Layer And Track (10080.726mil,4928.242mil)(10080.726mil,4959.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad C19-1(10623mil,5743.554mil) on Top Layer And Track (10595.278mil,5727.638mil)(10595.278mil,5759.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C19-1(10623mil,5743.554mil) on Top Layer And Track (10607.474mil,5771.332mil)(10638.97mil,5771.332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C19-1(10623mil,5743.554mil) on Top Layer And Track (10651.168mil,5727.638mil)(10651.168mil,5759.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C19-2(10623mil,5688.444mil) on Top Layer And Track (10595.046mil,5673.47mil)(10595.046mil,5704.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C19-2(10623mil,5688.444mil) on Top Layer And Track (10607.242mil,5661.274mil)(10638.74mil,5661.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C19-2(10623mil,5688.444mil) on Top Layer And Track (10650.938mil,5673.47mil)(10650.938mil,5704.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad C20-1(10623mil,5228.554mil) on Top Layer And Track (10595.278mil,5212.638mil)(10595.278mil,5244.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C20-1(10623mil,5228.554mil) on Top Layer And Track (10607.474mil,5256.332mil)(10638.97mil,5256.332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C20-1(10623mil,5228.554mil) on Top Layer And Track (10651.168mil,5212.638mil)(10651.168mil,5244.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C20-2(10623mil,5173.444mil) on Top Layer And Track (10595.046mil,5158.47mil)(10595.046mil,5189.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C20-2(10623mil,5173.444mil) on Top Layer And Track (10607.242mil,5146.274mil)(10638.74mil,5146.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C20-2(10623mil,5173.444mil) on Top Layer And Track (10650.938mil,5158.47mil)(10650.938mil,5189.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C28-2(10593mil,5011.001mil) on Top Layer And Track (10565.062mil,4994.479mil)(10565.062mil,5025.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C28-2(10593mil,5011.001mil) on Top Layer And Track (10577.26mil,5038.171mil)(10608.758mil,5038.171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C28-2(10593mil,5011.001mil) on Top Layer And Track (10620.954mil,4994.479mil)(10620.954mil,5025.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C29-1(9660mil,5088.001mil) on Top Layer And Track (9631.832mil,5072.421mil)(9631.832mil,5103.917mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C29-1(9660mil,5088.001mil) on Top Layer And Track (9644.03mil,5060.223mil)(9675.526mil,5060.223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C29-1(9660mil,5088.001mil) on Top Layer And Track (9687.722mil,5072.421mil)(9687.722mil,5103.917mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C29-2(9660mil,5143.111mil) on Top Layer And Track (9632.062mil,5126.589mil)(9632.062mil,5158.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C29-2(9660mil,5143.111mil) on Top Layer And Track (9644.26mil,5170.281mil)(9675.758mil,5170.281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C29-2(9660mil,5143.111mil) on Top Layer And Track (9687.954mil,5126.589mil)(9687.954mil,5158.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C30-1(9140.159mil,6969.446mil) on Top Layer And Track (9111.991mil,6953.866mil)(9111.991mil,6985.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C30-1(9140.159mil,6969.446mil) on Top Layer And Track (9124.189mil,6941.668mil)(9155.685mil,6941.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C30-1(9140.159mil,6969.446mil) on Top Layer And Track (9167.881mil,6953.866mil)(9167.881mil,6985.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C30-2(9140.159mil,7024.556mil) on Top Layer And Track (9112.221mil,7008.034mil)(9112.221mil,7039.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C30-2(9140.159mil,7024.556mil) on Top Layer And Track (9124.419mil,7051.726mil)(9155.917mil,7051.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C30-2(9140.159mil,7024.556mil) on Top Layer And Track (9168.113mil,7008.034mil)(9168.113mil,7039.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C31-1(11415.698mil,6965.836mil) on Top Layer And Track (11387.53mil,6950.256mil)(11387.53mil,6981.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C31-1(11415.698mil,6965.836mil) on Top Layer And Track (11399.728mil,6938.058mil)(11431.224mil,6938.058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C31-1(11415.698mil,6965.836mil) on Top Layer And Track (11443.42mil,6950.256mil)(11443.42mil,6981.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C31-2(11415.698mil,7020.946mil) on Top Layer And Track (11387.76mil,7004.424mil)(11387.76mil,7035.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C31-2(11415.698mil,7020.946mil) on Top Layer And Track (11399.958mil,7048.116mil)(11431.456mil,7048.116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C31-2(11415.698mil,7020.946mil) on Top Layer And Track (11443.652mil,7004.424mil)(11443.652mil,7035.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.453mil < 10mil) Between Pad C32-1(10655.554mil,6687.03mil) on Top Layer And Track (10639.638mil,6658.862mil)(10671.134mil,6658.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C32-1(10655.554mil,6687.03mil) on Top Layer And Track (10639.638mil,6714.752mil)(10671.134mil,6714.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C32-1(10655.554mil,6687.03mil) on Top Layer And Track (10683.332mil,6671.06mil)(10683.332mil,6702.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C32-2(10600.444mil,6687.03mil) on Top Layer And Track (10573.274mil,6671.29mil)(10573.274mil,6702.788mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C32-2(10600.444mil,6687.03mil) on Top Layer And Track (10585.47mil,6659.092mil)(10616.966mil,6659.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C32-2(10600.444mil,6687.03mil) on Top Layer And Track (10585.47mil,6714.984mil)(10616.966mil,6714.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C33-1(9723.446mil,6818.313mil) on Top Layer And Track (9695.668mil,6802.787mil)(9695.668mil,6834.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C33-1(9723.446mil,6818.313mil) on Top Layer And Track (9707.866mil,6790.591mil)(9739.362mil,6790.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C33-1(9723.446mil,6818.313mil) on Top Layer And Track (9707.866mil,6846.481mil)(9739.362mil,6846.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C4-1(11095.108mil,5758mil) on Top Layer And Track (11067.33mil,5742.474mil)(11067.33mil,5773.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C4-1(11095.108mil,5758mil) on Top Layer And Track (11079.528mil,5730.278mil)(11111.024mil,5730.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C4-1(11095.108mil,5758mil) on Top Layer And Track (11079.528mil,5786.168mil)(11111.024mil,5786.168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad C41-1(9918mil,6677.554mil) on Top Layer And Track (9890.278mil,6661.638mil)(9890.278mil,6693.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C41-1(9918mil,6677.554mil) on Top Layer And Track (9902.474mil,6705.332mil)(9933.97mil,6705.332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C41-1(9918mil,6677.554mil) on Top Layer And Track (9946.168mil,6661.638mil)(9946.168mil,6693.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C41-2(9918mil,6622.444mil) on Top Layer And Track (9890.046mil,6607.47mil)(9890.046mil,6638.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C41-2(9918mil,6622.444mil) on Top Layer And Track (9902.242mil,6595.274mil)(9933.74mil,6595.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C41-2(9918mil,6622.444mil) on Top Layer And Track (9945.938mil,6607.47mil)(9945.938mil,6638.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C4-2(11150.218mil,5758mil) on Top Layer And Track (11133.696mil,5730.046mil)(11165.192mil,5730.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C4-2(11150.218mil,5758mil) on Top Layer And Track (11133.696mil,5785.938mil)(11165.192mil,5785.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C4-2(11150.218mil,5758mil) on Top Layer And Track (11177.388mil,5742.242mil)(11177.388mil,5773.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C42-1(10390mil,6918.446mil) on Top Layer And Track (10361.832mil,6902.866mil)(10361.832mil,6934.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C42-1(10390mil,6918.446mil) on Top Layer And Track (10374.03mil,6890.668mil)(10405.526mil,6890.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad C42-1(10390mil,6918.446mil) on Top Layer And Track (10417.722mil,6902.866mil)(10417.722mil,6934.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C42-2(10390mil,6973.556mil) on Top Layer And Track (10362.062mil,6957.034mil)(10362.062mil,6988.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C42-2(10390mil,6973.556mil) on Top Layer And Track (10374.26mil,7000.726mil)(10405.758mil,7000.726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C42-2(10390mil,6973.556mil) on Top Layer And Track (10417.954mil,6957.034mil)(10417.954mil,6988.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C43-1(10001.55mil,6677.554mil) on Top Layer And Track (10029.718mil,6661.638mil)(10029.718mil,6693.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad C43-1(10001.55mil,6677.554mil) on Top Layer And Track (9973.828mil,6661.638mil)(9973.828mil,6693.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C43-1(10001.55mil,6677.554mil) on Top Layer And Track (9986.024mil,6705.332mil)(10017.52mil,6705.332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C43-2(10001.55mil,6622.444mil) on Top Layer And Track (10029.488mil,6607.47mil)(10029.488mil,6638.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C43-2(10001.55mil,6622.444mil) on Top Layer And Track (9973.596mil,6607.47mil)(9973.596mil,6638.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C43-2(10001.55mil,6622.444mil) on Top Layer And Track (9985.792mil,6595.274mil)(10017.29mil,6595.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.038mil < 10mil) Between Pad H2-5(11309mil,5545.52mil) on Top Layer And Track (11265.062mil,5553mil)(11270.962mil,5553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad H2-5(11309mil,5545.52mil) on Top Layer And Track (11343.098mil,5553mil)(11374.9mil,5553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.038mil < 10mil) Between Pad H2-6(11309mil,5760.48mil) on Top Layer And Track (11265.062mil,5753mil)(11270.962mil,5753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad H2-6(11309mil,5760.48mil) on Top Layer And Track (11343.098mil,5753mil)(11374.9mil,5753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED4-2(11348.019mil,6368.183mil) on Top Layer And Track (11296.839mil,6367.983mil)(11316.525mil,6367.983mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.794mil < 10mil) Between Pad LED4-2(11348.019mil,6368.183mil) on Top Layer And Track (11316.525mil,6348.497mil)(11316.525mil,6387.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.822mil < 10mil) Between Pad LED4-2(11348.019mil,6368.183mil) on Top Layer And Track (11324.395mil,6405.585mil)(11382.667mil,6405.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.402mil < 10mil) Between Pad LED4-2(11348.019mil,6368.183mil) on Top Layer And Track (11329.911mil,6331.175mil)(11382.667mil,6331.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad LED4-2(11348.019mil,6368.183mil) on Top Layer And Track (11382.667mil,6331.173mil)(11382.667mil,6405.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad LED5-1(9275.817mil,6284.405mil) on Top Layer And Track (9238.415mil,6258.811mil)(9238.415mil,6308.025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.092mil < 10mil) Between Pad LED5-1(9275.817mil,6284.405mil) on Top Layer And Track (9238.415mil,6258.811mil)(9238.417mil,6258.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.224mil < 10mil) Between Pad LED5-1(9275.817mil,6284.405mil) on Top Layer And Track (9238.417mil,6258.811mil)(9252.195mil,6245.035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.225mil < 10mil) Between Pad LED5-1(9275.817mil,6284.405mil) on Top Layer And Track (9299.441mil,6245.035mil)(9313.217mil,6258.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.092mil < 10mil) Between Pad LED5-1(9275.817mil,6284.405mil) on Top Layer And Track (9313.217mil,6258.811mil)(9313.219mil,6258.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad LED5-1(9275.817mil,6284.405mil) on Top Layer And Track (9313.219mil,6258.811mil)(9313.219mil,6308.025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-2(9275.817mil,6371.019mil) on Top Layer And Text "CN4" (9299.676mil,6387.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.087mil < 10mil) Between Pad LED5-2(9275.817mil,6371.019mil) on Top Layer And Track (9238.023mil,6405.667mil)(9238.415mil,6347.395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad LED5-2(9275.817mil,6371.019mil) on Top Layer And Track (9238.023mil,6405.667mil)(9312.827mil,6405.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.793mil < 10mil) Between Pad LED5-2(9275.817mil,6371.019mil) on Top Layer And Track (9256.133mil,6339.525mil)(9295.503mil,6339.525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad LED5-2(9275.817mil,6371.019mil) on Top Layer And Track (9276.017mil,6319.839mil)(9276.017mil,6339.525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.402mil < 10mil) Between Pad LED5-2(9275.817mil,6371.019mil) on Top Layer And Track (9312.825mil,6352.911mil)(9312.825mil,6405.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q10-1(9960.992mil,7248.356mil) on Top Layer And Track (9936mil,7240.678mil)(9942.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q10-1(9960.992mil,7248.356mil) on Top Layer And Track (9979.94mil,7240.678mil)(9992.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q10-2(10010.992mil,7248.356mil) on Top Layer And Track (10029.94mil,7240.678mil)(10042.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q10-2(10010.992mil,7248.356mil) on Top Layer And Track (9979.94mil,7240.678mil)(9992.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q10-3(10060.992mil,7248.356mil) on Top Layer And Track (10029.94mil,7240.678mil)(10042.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q10-3(10060.992mil,7248.356mil) on Top Layer And Track (10079.94mil,7240.678mil)(10092.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q10-4(10110.992mil,7248.356mil) on Top Layer And Track (10079.94mil,7240.678mil)(10092.054mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q10-4(10110.992mil,7248.356mil) on Top Layer And Track (10129.94mil,7240.678mil)(10135.996mil,7240.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q3-1(10793.316mil,7585.992mil) on Top Layer And Track (10800.994mil,7561mil)(10800.994mil,7567.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q3-1(10793.316mil,7585.992mil) on Top Layer And Track (10800.994mil,7604.94mil)(10800.994mil,7617.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q3-2(10793.316mil,7635.992mil) on Top Layer And Track (10800.994mil,7604.94mil)(10800.994mil,7617.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q3-2(10793.316mil,7635.992mil) on Top Layer And Track (10800.994mil,7654.94mil)(10800.994mil,7667.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q3-3(10793.316mil,7685.992mil) on Top Layer And Track (10800.994mil,7654.94mil)(10800.994mil,7667.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q3-3(10793.316mil,7685.992mil) on Top Layer And Track (10800.994mil,7704.94mil)(10800.994mil,7717.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7561mil)(10572.648mil,7565.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7561mil)(10587.016mil,7561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7607.108mil)(10572.648mil,7616.466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7654.352mil)(10572.648mil,7667.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.403mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7705.532mil)(10572.648mil,7714.892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7756.714mil)(10572.648mil,7760.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10572.648mil,7760.996mil)(10587.016mil,7760.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10587.016mil,7561mil)(10787.016mil,7561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10587.016mil,7760.996mil)(10587.016mil,7761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q3-5(10642.552mil,7661mil) on Top Layer And Track (10587.016mil,7761mil)(10787.016mil,7761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q5-3(9661.116mil,7326.006mil) on Top Layer And Track (9653.438mil,7294.944mil)(9653.438mil,7307.058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q5-3(9661.116mil,7326.006mil) on Top Layer And Track (9653.438mil,7344.944mil)(9653.438mil,7357.058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q5-4(9661.116mil,7276.006mil) on Top Layer And Track (9653.438mil,7251.002mil)(9653.438mil,7257.058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q6-1(10114.764mil,7585.992mil) on Top Layer And Track (10122.442mil,7561mil)(10122.442mil,7567.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q6-1(10114.764mil,7585.992mil) on Top Layer And Track (10122.442mil,7604.94mil)(10122.442mil,7617.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q6-2(10114.764mil,7635.992mil) on Top Layer And Track (10122.442mil,7604.94mil)(10122.442mil,7617.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q6-2(10114.764mil,7635.992mil) on Top Layer And Track (10122.442mil,7654.94mil)(10122.442mil,7667.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q6-3(10114.764mil,7685.992mil) on Top Layer And Track (10122.442mil,7654.94mil)(10122.442mil,7667.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q6-3(10114.764mil,7685.992mil) on Top Layer And Track (10122.442mil,7704.94mil)(10122.442mil,7717.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.505mil < 10mil) Between Pad Q6-4(10114.764mil,7735.992mil) on Top Layer And Track (10122.442mil,7704.94mil)(10122.442mil,7717.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q6-4(10114.764mil,7735.992mil) on Top Layer And Track (10122.442mil,7754.94mil)(10122.442mil,7760.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7561mil)(9894.096mil,7565.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7561mil)(9908.464mil,7561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7607.108mil)(9894.096mil,7616.466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7654.352mil)(9894.096mil,7667.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.403mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7705.532mil)(9894.096mil,7714.892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7756.714mil)(9894.096mil,7760.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9894.096mil,7760.996mil)(9908.464mil,7760.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9908.464mil,7561mil)(10108.464mil,7561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9908.464mil,7760.996mil)(9908.464mil,7761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q6-5(9964mil,7661mil) on Top Layer And Track (9908.464mil,7761mil)(10108.464mil,7761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q7-1(10595.992mil,7248.236mil) on Top Layer And Track (10571mil,7240.558mil)(10577.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q7-1(10595.992mil,7248.236mil) on Top Layer And Track (10614.94mil,7240.558mil)(10627.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q7-2(10645.992mil,7248.236mil) on Top Layer And Track (10614.94mil,7240.558mil)(10627.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q7-2(10645.992mil,7248.236mil) on Top Layer And Track (10664.94mil,7240.558mil)(10677.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q7-3(10695.992mil,7248.236mil) on Top Layer And Track (10664.94mil,7240.558mil)(10677.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q7-3(10695.992mil,7248.236mil) on Top Layer And Track (10714.94mil,7240.558mil)(10727.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q7-4(10745.992mil,7248.236mil) on Top Layer And Track (10714.94mil,7240.558mil)(10727.054mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.106mil < 10mil) Between Pad Q7-4(10745.992mil,7248.236mil) on Top Layer And Track (10764.94mil,7240.558mil)(10770.996mil,7240.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10571mil,7254.536mil)(10571mil,7454.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10571mil,7454.536mil)(10571mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10571mil,7468.904mil)(10575.286mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10617.108mil,7468.904mil)(10626.466mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10664.352mil,7468.904mil)(10677.648mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10715.532mil,7468.904mil)(10724.892mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10766.714mil,7468.904mil)(10770.996mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10770.996mil,7454.536mil)(10770.996mil,7468.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.382mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10770.996mil,7454.536mil)(10771mil,7454.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad Q7-5(10671mil,7399mil) on Top Layer And Track (10771mil,7254.536mil)(10771mil,7454.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad Q9-4(9661.008mil,7756.764mil) on Top Layer And Track (9636.004mil,7764.442mil)(9642.06mil,7764.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad Q9-4(9661.008mil,7756.764mil) on Top Layer And Track (9679.946mil,7764.442mil)(9692.06mil,7764.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(10950.202mil,5611.563mil) on Top Layer And Track (10925.326mil,5585.555mil)(10925.326mil,5637.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R1-1(10950.202mil,5611.563mil) on Top Layer And Track (10925.326mil,5585.555mil)(10963.078mil,5585.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(10950.202mil,5611.563mil) on Top Layer And Track (10925.326mil,5637.571mil)(10963.078mil,5637.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R11-1(10905.584mil,4539.358mil) on Top Layer And Text "Q2" (10884.066mil,4523.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(10905.584mil,4539.358mil) on Top Layer And Track (10879.576mil,4526.482mil)(10879.576mil,4564.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(10905.584mil,4539.358mil) on Top Layer And Track (10931.592mil,4526.482mil)(10931.592mil,4564.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(11009.512mil,5611.563mil) on Top Layer And Track (10996.638mil,5585.555mil)(11034.388mil,5585.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(11009.512mil,5611.563mil) on Top Layer And Track (10996.638mil,5637.571mil)(11034.388mil,5637.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(11009.512mil,5611.563mil) on Top Layer And Track (11034.388mil,5585.555mil)(11034.388mil,5637.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(9215.857mil,7440.592mil) on Top Layer And Text "J3" (9204.144mil,7455.856mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(9215.857mil,7440.592mil) on Top Layer And Track (9190.981mil,7414.584mil)(9190.981mil,7466.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R12-1(9215.857mil,7440.592mil) on Top Layer And Track (9190.981mil,7414.584mil)(9228.733mil,7414.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(9215.857mil,7440.592mil) on Top Layer And Track (9190.981mil,7466.6mil)(9228.733mil,7466.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.957mil < 10mil) Between Pad R12-2(9275.167mil,7440.592mil) on Top Layer And Text "R12" (9303mil,7426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(9275.167mil,7440.592mil) on Top Layer And Track (9262.293mil,7414.584mil)(9300.043mil,7414.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(9275.167mil,7440.592mil) on Top Layer And Track (9262.293mil,7466.6mil)(9300.043mil,7466.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(9275.167mil,7440.592mil) on Top Layer And Track (9300.043mil,7414.584mil)(9300.043mil,7466.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(9215.857mil,7820.592mil) on Top Layer And Text "J4" (9203.144mil,7835.856mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(9215.857mil,7820.592mil) on Top Layer And Track (9190.981mil,7794.584mil)(9190.981mil,7846.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R13-1(9215.857mil,7820.592mil) on Top Layer And Track (9190.981mil,7794.584mil)(9228.733mil,7794.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(9215.857mil,7820.592mil) on Top Layer And Track (9190.981mil,7846.6mil)(9228.733mil,7846.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.957mil < 10mil) Between Pad R13-2(9275.167mil,7820.592mil) on Top Layer And Text "R13" (9303mil,7805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(9275.167mil,7820.592mil) on Top Layer And Track (9262.293mil,7794.584mil)(9300.043mil,7794.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(9275.167mil,7820.592mil) on Top Layer And Track (9262.293mil,7846.6mil)(9300.043mil,7846.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(9275.167mil,7820.592mil) on Top Layer And Track (9300.043mil,7794.584mil)(9300.043mil,7846.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(9546.592mil,8126.143mil) on Top Layer And Track (9520.584mil,8113.267mil)(9520.584mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(9546.592mil,8126.143mil) on Top Layer And Track (9520.584mil,8151.019mil)(9572.6mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(9546.592mil,8126.143mil) on Top Layer And Track (9572.6mil,8113.267mil)(9572.6mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R14-2(9546.592mil,8066.833mil) on Top Layer And Track (9520.584mil,8041.957mil)(9520.584mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(9546.592mil,8066.833mil) on Top Layer And Track (9520.584mil,8041.957mil)(9572.6mil,8041.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(9546.592mil,8066.833mil) on Top Layer And Track (9572.6mil,8041.957mil)(9572.6mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(9133.408mil,7529.798mil) on Top Layer And Track (9107.4mil,7516.922mil)(9107.4mil,7554.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(9133.408mil,7529.798mil) on Top Layer And Track (9107.4mil,7554.674mil)(9159.416mil,7554.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(9133.408mil,7529.798mil) on Top Layer And Track (9159.416mil,7516.922mil)(9159.416mil,7554.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R15-2(9133.408mil,7470.488mil) on Top Layer And Track (9107.4mil,7445.612mil)(9107.4mil,7483.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(9133.408mil,7470.488mil) on Top Layer And Track (9107.4mil,7445.612mil)(9159.416mil,7445.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(9133.408mil,7470.488mil) on Top Layer And Track (9159.416mil,7445.612mil)(9159.416mil,7483.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(9133.408mil,7909.798mil) on Top Layer And Track (9107.4mil,7896.922mil)(9107.4mil,7934.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(9133.408mil,7909.798mil) on Top Layer And Track (9107.4mil,7934.674mil)(9159.416mil,7934.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(9133.408mil,7909.798mil) on Top Layer And Track (9159.416mil,7896.922mil)(9159.416mil,7934.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R16-2(9133.408mil,7850.488mil) on Top Layer And Track (9107.4mil,7825.612mil)(9107.4mil,7863.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(9133.408mil,7850.488mil) on Top Layer And Track (9107.4mil,7825.612mil)(9159.416mil,7825.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(9133.408mil,7850.488mil) on Top Layer And Track (9159.416mil,7825.612mil)(9159.416mil,7863.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(11154.512mil,5611.592mil) on Top Layer And Track (11141.638mil,5585.584mil)(11179.388mil,5585.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(11154.512mil,5611.592mil) on Top Layer And Track (11141.638mil,5637.6mil)(11179.388mil,5637.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(11154.512mil,5611.592mil) on Top Layer And Track (11179.388mil,5585.584mil)(11179.388mil,5637.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(9947.592mil,8126.143mil) on Top Layer And Track (9921.584mil,8113.267mil)(9921.584mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(9947.592mil,8126.143mil) on Top Layer And Track (9921.584mil,8151.019mil)(9973.6mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(9947.592mil,8126.143mil) on Top Layer And Track (9973.6mil,8113.267mil)(9973.6mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R24-2(9947.592mil,8066.833mil) on Top Layer And Track (9921.584mil,8041.957mil)(9921.584mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(9947.592mil,8066.833mil) on Top Layer And Track (9921.584mil,8041.957mil)(9973.6mil,8041.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(9947.592mil,8066.833mil) on Top Layer And Track (9973.6mil,8041.957mil)(9973.6mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(10499.592mil,8126.143mil) on Top Layer And Track (10473.584mil,8113.267mil)(10473.584mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(10499.592mil,8126.143mil) on Top Layer And Track (10473.584mil,8151.019mil)(10525.6mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(10499.592mil,8126.143mil) on Top Layer And Track (10525.6mil,8113.267mil)(10525.6mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R25-2(10499.592mil,8066.833mil) on Top Layer And Track (10473.584mil,8041.957mil)(10473.584mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(10499.592mil,8066.833mil) on Top Layer And Track (10473.584mil,8041.957mil)(10525.6mil,8041.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(10499.592mil,8066.833mil) on Top Layer And Track (10525.6mil,8041.957mil)(10525.6mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(10903.484mil,8126.143mil) on Top Layer And Track (10877.476mil,8113.267mil)(10877.476mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(10903.484mil,8126.143mil) on Top Layer And Track (10877.476mil,8151.019mil)(10929.492mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(10903.484mil,8126.143mil) on Top Layer And Track (10929.492mil,8113.267mil)(10929.492mil,8151.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R26-2(10903.484mil,8066.833mil) on Top Layer And Track (10877.476mil,8041.957mil)(10877.476mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-2(10903.484mil,8066.833mil) on Top Layer And Track (10877.476mil,8041.957mil)(10929.492mil,8041.957mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-2(10903.484mil,8066.833mil) on Top Layer And Track (10929.492mil,8041.957mil)(10929.492mil,8079.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(10661.453mil,5422.408mil) on Top Layer And Track (10648.577mil,5396.4mil)(10686.329mil,5396.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(10661.453mil,5422.408mil) on Top Layer And Track (10648.577mil,5448.416mil)(10686.329mil,5448.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(10661.453mil,5422.408mil) on Top Layer And Track (10686.329mil,5396.4mil)(10686.329mil,5448.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(10602.143mil,5422.408mil) on Top Layer And Track (10577.267mil,5396.4mil)(10577.267mil,5448.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R27-2(10602.143mil,5422.408mil) on Top Layer And Track (10577.267mil,5396.4mil)(10615.017mil,5396.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(10602.143mil,5422.408mil) on Top Layer And Track (10577.267mil,5448.416mil)(10615.017mil,5448.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(10036.798mil,8205.592mil) on Top Layer And Track (10023.922mil,8179.584mil)(10061.674mil,8179.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(10036.798mil,8205.592mil) on Top Layer And Track (10023.922mil,8231.6mil)(10061.674mil,8231.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(10036.798mil,8205.592mil) on Top Layer And Track (10061.674mil,8179.584mil)(10061.674mil,8231.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(9977.488mil,8205.592mil) on Top Layer And Track (9952.612mil,8179.584mil)(9952.612mil,8231.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R28-2(9977.488mil,8205.592mil) on Top Layer And Track (9952.612mil,8179.584mil)(9990.362mil,8179.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(9977.488mil,8205.592mil) on Top Layer And Track (9952.612mil,8231.6mil)(9990.362mil,8231.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(10466.512mil,8205.592mil) on Top Layer And Track (10453.638mil,8179.584mil)(10491.388mil,8179.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(10466.512mil,8205.592mil) on Top Layer And Track (10453.638mil,8231.6mil)(10491.388mil,8231.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(10466.512mil,8205.592mil) on Top Layer And Track (10491.388mil,8179.584mil)(10491.388mil,8231.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-1(11345.345mil,7434.408mil) on Top Layer And Track (11332.469mil,7408.4mil)(11370.221mil,7408.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-1(11345.345mil,7434.408mil) on Top Layer And Track (11332.469mil,7460.416mil)(11370.221mil,7460.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R36-1(11345.345mil,7434.408mil) on Top Layer And Track (11370.221mil,7408.4mil)(11370.221mil,7460.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(11006.143mil,5348.408mil) on Top Layer And Track (10993.267mil,5322.4mil)(11031.019mil,5322.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(11006.143mil,5348.408mil) on Top Layer And Track (10993.267mil,5374.416mil)(11031.019mil,5374.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(11006.143mil,5348.408mil) on Top Layer And Track (11031.019mil,5322.4mil)(11031.019mil,5374.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.165mil < 10mil) Between Pad R37-2(10946.833mil,5348.408mil) on Top Layer And Text "R37" (10845.15mil,5330.484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(10946.833mil,5348.408mil) on Top Layer And Track (10921.957mil,5322.4mil)(10921.957mil,5374.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R37-2(10946.833mil,5348.408mil) on Top Layer And Track (10921.957mil,5322.4mil)(10959.707mil,5322.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(10946.833mil,5348.408mil) on Top Layer And Track (10921.957mil,5374.416mil)(10959.707mil,5374.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(11426.449mil,7906.798mil) on Top Layer And Track (11400.441mil,7893.922mil)(11400.441mil,7931.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(11426.449mil,7906.798mil) on Top Layer And Track (11400.441mil,7931.674mil)(11452.457mil,7931.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-1(11426.449mil,7906.798mil) on Top Layer And Track (11452.457mil,7893.922mil)(11452.457mil,7931.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R38-2(11426.449mil,7847.488mil) on Top Layer And Track (11400.441mil,7822.612mil)(11400.441mil,7860.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-2(11426.449mil,7847.488mil) on Top Layer And Track (11400.441mil,7822.612mil)(11452.457mil,7822.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R38-2(11426.449mil,7847.488mil) on Top Layer And Track (11452.457mil,7822.612mil)(11452.457mil,7860.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(11426.449mil,7526.798mil) on Top Layer And Track (11400.441mil,7513.922mil)(11400.441mil,7551.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(11426.449mil,7526.798mil) on Top Layer And Track (11400.441mil,7551.674mil)(11452.457mil,7551.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-1(11426.449mil,7526.798mil) on Top Layer And Track (11452.457mil,7513.922mil)(11452.457mil,7551.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R39-2(11426.449mil,7467.488mil) on Top Layer And Track (11400.441mil,7442.612mil)(11400.441mil,7480.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-2(11426.449mil,7467.488mil) on Top Layer And Track (11400.441mil,7442.612mil)(11452.457mil,7442.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39-2(11426.449mil,7467.488mil) on Top Layer And Track (11452.457mil,7442.612mil)(11452.457mil,7480.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-1(11149.143mil,5279.221mil) on Top Layer And Track (11136.267mil,5253.213mil)(11174.019mil,5253.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-1(11149.143mil,5279.221mil) on Top Layer And Track (11136.267mil,5305.229mil)(11174.019mil,5305.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-1(11149.143mil,5279.221mil) on Top Layer And Track (11174.019mil,5253.213mil)(11174.019mil,5305.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-2(11089.833mil,5279.221mil) on Top Layer And Track (11064.957mil,5253.213mil)(11064.957mil,5305.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R40-2(11089.833mil,5279.221mil) on Top Layer And Track (11064.957mil,5253.213mil)(11102.707mil,5253.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R40-2(11089.833mil,5279.221mil) on Top Layer And Track (11064.957mil,5305.229mil)(11102.707mil,5305.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R41-1(11426.449mil,7714.547mil) on Top Layer And Track (11400.441mil,7689.671mil)(11400.441mil,7727.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(11426.449mil,7714.547mil) on Top Layer And Track (11400.441mil,7689.671mil)(11452.457mil,7689.671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(11426.449mil,7714.547mil) on Top Layer And Track (11452.457mil,7689.671mil)(11452.457mil,7727.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(11426.449mil,7773.857mil) on Top Layer And Track (11400.441mil,7760.983mil)(11400.441mil,7798.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(11426.449mil,7773.857mil) on Top Layer And Track (11400.441mil,7798.733mil)(11452.457mil,7798.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(11426.449mil,7773.857mil) on Top Layer And Track (11452.457mil,7760.983mil)(11452.457mil,7798.733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R49-1(11006.143mil,5065.111mil) on Top Layer And Track (10993.267mil,5039.103mil)(11031.019mil,5039.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R49-1(11006.143mil,5065.111mil) on Top Layer And Track (10993.267mil,5091.119mil)(11031.019mil,5091.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R49-1(11006.143mil,5065.111mil) on Top Layer And Track (11031.019mil,5039.103mil)(11031.019mil,5091.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R49-2(10946.833mil,5065.111mil) on Top Layer And Track (10921.957mil,5039.103mil)(10921.957mil,5091.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R49-2(10946.833mil,5065.111mil) on Top Layer And Track (10921.957mil,5039.103mil)(10959.707mil,5039.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R49-2(10946.833mil,5065.111mil) on Top Layer And Track (10921.957mil,5091.119mil)(10959.707mil,5091.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R50-1(11149.143mil,5067.111mil) on Top Layer And Track (11136.267mil,5041.103mil)(11174.019mil,5041.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R50-1(11149.143mil,5067.111mil) on Top Layer And Track (11136.267mil,5093.119mil)(11174.019mil,5093.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R50-1(11149.143mil,5067.111mil) on Top Layer And Track (11174.019mil,5041.103mil)(11174.019mil,5093.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R50-2(11089.833mil,5067.111mil) on Top Layer And Track (11064.957mil,5041.103mil)(11064.957mil,5093.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R50-2(11089.833mil,5067.111mil) on Top Layer And Track (11064.957mil,5041.103mil)(11102.707mil,5041.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R50-2(11089.833mil,5067.111mil) on Top Layer And Track (11064.957mil,5093.119mil)(11102.707mil,5093.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R51-1(11149.143mil,5208.518mil) on Top Layer And Track (11136.267mil,5182.51mil)(11174.019mil,5182.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R51-1(11149.143mil,5208.518mil) on Top Layer And Track (11136.267mil,5234.526mil)(11174.019mil,5234.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R51-1(11149.143mil,5208.518mil) on Top Layer And Track (11174.019mil,5182.51mil)(11174.019mil,5234.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R51-2(11089.833mil,5208.518mil) on Top Layer And Track (11064.957mil,5182.51mil)(11064.957mil,5234.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R51-2(11089.833mil,5208.518mil) on Top Layer And Track (11064.957mil,5182.51mil)(11102.707mil,5182.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R51-2(11089.833mil,5208.518mil) on Top Layer And Track (11064.957mil,5234.526mil)(11102.707mil,5234.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R52-1(11149.143mil,4996.408mil) on Top Layer And Track (11136.267mil,4970.4mil)(11174.019mil,4970.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R52-1(11149.143mil,4996.408mil) on Top Layer And Track (11136.267mil,5022.416mil)(11174.019mil,5022.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R52-1(11149.143mil,4996.408mil) on Top Layer And Track (11174.019mil,4970.4mil)(11174.019mil,5022.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R52-2(11089.833mil,4996.408mil) on Top Layer And Track (11064.957mil,4970.4mil)(11064.957mil,5022.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R52-2(11089.833mil,4996.408mil) on Top Layer And Track (11064.957mil,4970.4mil)(11102.707mil,4970.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R52-2(11089.833mil,4996.408mil) on Top Layer And Track (11064.957mil,5022.416mil)(11102.707mil,5022.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R53-1(11149.143mil,5137.814mil) on Top Layer And Track (11136.267mil,5111.806mil)(11174.019mil,5111.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R53-1(11149.143mil,5137.814mil) on Top Layer And Track (11136.267mil,5163.822mil)(11174.019mil,5163.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R53-1(11149.143mil,5137.814mil) on Top Layer And Track (11174.019mil,5111.806mil)(11174.019mil,5163.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R53-2(11089.833mil,5137.814mil) on Top Layer And Track (11064.957mil,5111.806mil)(11064.957mil,5163.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R53-2(11089.833mil,5137.814mil) on Top Layer And Track (11064.957mil,5111.806mil)(11102.707mil,5111.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R53-2(11089.833mil,5137.814mil) on Top Layer And Track (11064.957mil,5163.822mil)(11102.707mil,5163.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R54-2(11006.143mil,5282.592mil) on Top Layer And Track (10993.269mil,5256.584mil)(11031.019mil,5256.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R54-2(11006.143mil,5282.592mil) on Top Layer And Track (10993.269mil,5308.6mil)(11031.019mil,5308.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R54-2(11006.143mil,5282.592mil) on Top Layer And Track (11031.019mil,5256.584mil)(11031.019mil,5308.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R61-1(10433.868mil,6326.798mil) on Top Layer And Track (10407.86mil,6313.922mil)(10407.86mil,6351.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R61-1(10433.868mil,6326.798mil) on Top Layer And Track (10407.86mil,6351.674mil)(10459.876mil,6351.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R61-1(10433.868mil,6326.798mil) on Top Layer And Track (10459.876mil,6313.922mil)(10459.876mil,6351.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R62-1(10019mil,6184.798mil) on Top Layer And Track (10045.008mil,6171.922mil)(10045.008mil,6209.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R62-1(10019mil,6184.798mil) on Top Layer And Track (9992.992mil,6171.922mil)(9992.992mil,6209.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R62-1(10019mil,6184.798mil) on Top Layer And Track (9992.992mil,6209.674mil)(10045.008mil,6209.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R62-2(10019mil,6125.488mil) on Top Layer And Track (10045.008mil,6100.612mil)(10045.008mil,6138.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R62-2(10019mil,6125.488mil) on Top Layer And Track (9992.992mil,6100.612mil)(10045.008mil,6100.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R62-2(10019mil,6125.488mil) on Top Layer And Track (9992.992mil,6100.612mil)(9992.992mil,6138.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R63-1(10436.408mil,6124.202mil) on Top Layer And Track (10410.4mil,6099.326mil)(10410.4mil,6137.078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R63-1(10436.408mil,6124.202mil) on Top Layer And Track (10410.4mil,6099.326mil)(10462.416mil,6099.326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R63-1(10436.408mil,6124.202mil) on Top Layer And Track (10462.416mil,6099.326mil)(10462.416mil,6137.078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R63-2(10436.408mil,6183.512mil) on Top Layer And Track (10410.4mil,6170.638mil)(10410.4mil,6208.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R63-2(10436.408mil,6183.512mil) on Top Layer And Track (10410.4mil,6208.388mil)(10462.416mil,6208.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R63-2(10436.408mil,6183.512mil) on Top Layer And Track (10462.416mil,6170.638mil)(10462.416mil,6208.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R66-1(11122.059mil,6259.183mil) on Top Layer And Track (11097.183mil,6233.175mil)(11097.183mil,6285.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R66-1(11122.059mil,6259.183mil) on Top Layer And Track (11097.183mil,6233.175mil)(11134.935mil,6233.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R66-1(11122.059mil,6259.183mil) on Top Layer And Track (11097.183mil,6285.191mil)(11134.935mil,6285.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R66-2(11181.369mil,6259.183mil) on Top Layer And Track (11168.495mil,6233.175mil)(11206.245mil,6233.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R66-2(11181.369mil,6259.183mil) on Top Layer And Track (11168.495mil,6285.191mil)(11206.245mil,6285.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R66-2(11181.369mil,6259.183mil) on Top Layer And Track (11206.245mil,6233.175mil)(11206.245mil,6285.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R67-1(11122.059mil,6372.183mil) on Top Layer And Track (11097.183mil,6346.175mil)(11097.183mil,6398.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R67-1(11122.059mil,6372.183mil) on Top Layer And Track (11097.183mil,6346.175mil)(11134.935mil,6346.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R67-1(11122.059mil,6372.183mil) on Top Layer And Track (11097.183mil,6398.191mil)(11134.935mil,6398.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R67-2(11181.369mil,6372.183mil) on Top Layer And Track (11168.495mil,6346.175mil)(11206.245mil,6346.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R67-2(11181.369mil,6372.183mil) on Top Layer And Track (11168.495mil,6398.191mil)(11206.245mil,6398.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R67-2(11181.369mil,6372.183mil) on Top Layer And Track (11206.245mil,6346.175mil)(11206.245mil,6398.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R68-1(9271.817mil,6145.059mil) on Top Layer And Track (9245.809mil,6120.183mil)(9245.809mil,6157.935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R68-1(9271.817mil,6145.059mil) on Top Layer And Track (9245.809mil,6120.183mil)(9297.825mil,6120.183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R68-1(9271.817mil,6145.059mil) on Top Layer And Track (9297.825mil,6120.183mil)(9297.825mil,6157.935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R68-2(9271.817mil,6204.369mil) on Top Layer And Track (9245.809mil,6191.495mil)(9245.809mil,6229.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R68-2(9271.817mil,6204.369mil) on Top Layer And Track (9245.809mil,6229.245mil)(9297.825mil,6229.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R68-2(9271.817mil,6204.369mil) on Top Layer And Track (9297.825mil,6191.495mil)(9297.825mil,6229.245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.046mil < 10mil) Between Pad SW5-D(12349.699mil,4617.643mil) on Multi-Layer And Track (12310.327mil,4286.935mil)(12310.327mil,4751.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.046mil < 10mil) Between Pad SW5-E(12349.699mil,4420.793mil) on Multi-Layer And Track (12310.327mil,4286.935mil)(12310.327mil,4751.501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.417mil < 10mil) Between Pad U5-100(9915.406mil,5207.114mil) on Top Layer And Track (9938.134mil,5165.728mil)(9938.134mil,5195.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-100(9915.406mil,5207.114mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-13(10215.74mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-14(10235.426mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.55mil < 10mil) Between Pad U5-17(10294.48mil,5143mil) on Top Layer And Text "R22" (10310mil,5046.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-17(10294.48mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-19(10333.85mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-20(10353.536mil,5143mil) on Top Layer And Text "C27" (10383mil,5056.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-20(10353.536mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.907mil < 10mil) Between Pad U5-21(10373.22mil,5143mil) on Top Layer And Text "C27" (10383mil,5056.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-21(10373.22mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.754mil < 10mil) Between Pad U5-22(10392.906mil,5143mil) on Top Layer And Text "C27" (10383mil,5056.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-22(10392.906mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.907mil < 10mil) Between Pad U5-23(10412.59mil,5143mil) on Top Layer And Text "R23" (10457mil,5047.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-23(10412.59mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-24(10432.276mil,5143mil) on Top Layer And Text "R23" (10457mil,5047.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-24(10432.276mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-25(10451.96mil,5143mil) on Top Layer And Text "R23" (10457mil,5047.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad U5-25(10451.96mil,5143mil) on Top Layer And Track (10463.472mil,5165.728mil)(10493.346mil,5165.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-25(10451.96mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-31(10516.074mil,5305.54mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-32(10516.074mil,5325.224mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-33(10516.074mil,5344.91mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-34(10516.074mil,5364.594mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-45(10516.074mil,5581.13mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-46(10516.074mil,5600.814mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-47(10516.074mil,5620.5mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-48(10516.074mil,5640.184mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-49(10516.074mil,5659.87mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-50(10516.074mil,5679.554mil) on Top Layer And Track (10478.346mil,5180.728mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad U5-50(10516.074mil,5679.554mil) on Top Layer And Track (10493.346mil,5691.066mil)(10493.346mil,5720.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad U5-51(10451.96mil,5743.668mil) on Top Layer And Track (10463.472mil,5720.94mil)(10493.346mil,5720.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-51(10451.96mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-52(10432.276mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-53(10412.59mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-54(10392.906mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-55(10373.22mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-56(10353.536mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-57(10333.85mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-63(10215.74mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-64(10196.056mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-65(10176.37mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-67(10137mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-68(10117.316mil,5743.668mil) on Top Layer And Track (9953.134mil,5705.94mil)(10478.346mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-77(9915.406mil,5659.87mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-78(9915.406mil,5640.184mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-79(9915.406mil,5620.5mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-8(10117.316mil,5143mil) on Top Layer And Text "C23" (10149mil,5053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-8(10117.316mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-80(9915.406mil,5600.814mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-81(9915.406mil,5581.13mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-82(9915.406mil,5561.444mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-83(9915.406mil,5541.76mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-84(9915.406mil,5522.074mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-85(9915.406mil,5502.39mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-87(9915.406mil,5463.02mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-88(9915.406mil,5443.334mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-89(9915.406mil,5423.65mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-9(10137mil,5143mil) on Top Layer And Text "C23" (10149mil,5053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-9(10137mil,5143mil) on Top Layer And Track (9953.134mil,5180.728mil)(10478.346mil,5180.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-90(9915.406mil,5403.964mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-91(9915.406mil,5384.28mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-93(9915.406mil,5344.91mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-94(9915.406mil,5325.224mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-95(9915.406mil,5305.54mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-96(9915.406mil,5285.854mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-97(9915.406mil,5266.17mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-98(9915.406mil,5246.484mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad U5-99(9915.406mil,5226.8mil) on Top Layer And Track (9953.134mil,5180.728mil)(9953.134mil,5705.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-1(10113mil,6310.772mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-2(10113mil,6285.182mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-3(10113mil,6259.592mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-4(10113mil,6234mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-5(10113mil,6208.41mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-6(10113mil,6182.82mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad U6-7(10113mil,6157.228mil) on Top Layer And Track (10141.544mil,6135.576mil)(10141.544mil,6332.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.036mil < 10mil) Between Pad U7-1(10479.92mil,6690.02mil) on Top Layer And Track (10479.94mil,6660.5mil)(10479.94mil,6675.022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.04mil < 10mil) Between Pad U7-19(10351.98mil,6660.48mil) on Top Layer And Track (10322.46mil,6660.5mil)(10336.978mil,6660.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U7-24(10450.37mil,6660.48mil) on Top Layer And Track (10465.374mil,6660.5mil)(10479.94mil,6660.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.093mil < 10mil) Between Pad U8-1(9909.34mil,6905.98mil) on Top Layer And Track (9909.32mil,6920.978mil)(9909.32mil,6935.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad U8-19(10037.28mil,6935.52mil) on Top Layer And Track (10052.282mil,6935.5mil)(10066.8mil,6935.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.056mil < 10mil) Between Pad U8-24(9938.89mil,6935.52mil) on Top Layer And Track (9909.32mil,6935.5mil)(9923.886mil,6935.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.529mil < 10mil) Between Pad X1-1(9900.764mil,4799mil) on Top Layer And Track (9870.764mil,4828.214mil)(9870.764mil,4868.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.529mil < 10mil) Between Pad X1-1(9900.764mil,4799mil) on Top Layer And Track (9930.764mil,4828.214mil)(9930.764mil,4868.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Pad X1-2(9900.764mil,4897.426mil) on Top Layer And Track (9870.764mil,4828.214mil)(9870.764mil,4868.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.966mil < 10mil) Between Pad X1-2(9900.764mil,4897.426mil) on Top Layer And Track (9930.764mil,4828.214mil)(9930.764mil,4868.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.206mil < 10mil) Between Pad X2-1(10149.292mil,4757.756mil) on Top Layer And Text "X2" (10111mil,4693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.322mil < 10mil) Between Pad X2-1(10149.292mil,4757.756mil) on Top Layer And Track (10102.6mil,4725.1mil)(10102.6mil,4884.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.097mil < 10mil) Between Pad X2-1(10149.292mil,4757.756mil) on Top Layer And Track (10102.6mil,4725.1mil)(10110.8mil,4725.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.097mil < 10mil) Between Pad X2-1(10149.292mil,4757.756mil) on Top Layer And Track (10110.8mil,4725.1mil)(10357.4mil,4725.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.097mil < 10mil) Between Pad X2-2(10310.71mil,4757.756mil) on Top Layer And Track (10110.8mil,4725.1mil)(10357.4mil,4725.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.32mil < 10mil) Between Pad X2-2(10310.71mil,4757.756mil) on Top Layer And Track (10357.4mil,4725.1mil)(10357.4mil,4884.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.097mil < 10mil) Between Pad X2-3(10310.71mil,4852.244mil) on Top Layer And Track (10102.6mil,4884.9mil)(10357.4mil,4884.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.32mil < 10mil) Between Pad X2-3(10310.71mil,4852.244mil) on Top Layer And Track (10357.4mil,4725.1mil)(10357.4mil,4884.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.322mil < 10mil) Between Pad X2-4(10149.292mil,4852.244mil) on Top Layer And Track (10102.6mil,4725.1mil)(10102.6mil,4884.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.097mil < 10mil) Between Pad X2-4(10149.292mil,4852.244mil) on Top Layer And Track (10102.6mil,4884.9mil)(10357.4mil,4884.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.097mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=10000mil) (Prefered=10000mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02