# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "6c9f3371"
attribute \hdlname "\\lut6x2"
attribute \top 1
attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:18.1-85.10"
module \lut6x2
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:34.8-34.17"
  wire \<const1>
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.43-10.45"
  wire \LUT6_2_inst.I0
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.47-10.49"
  wire \LUT6_2_inst.I1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.51-10.53"
  wire \LUT6_2_inst.I2
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.55-10.57"
  wire \LUT6_2_inst.I3
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.59-10.61"
  wire \LUT6_2_inst.I4
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.63-10.65"
  wire \LUT6_2_inst.I5
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.33-10.35"
  wire \LUT6_2_inst.O5
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.22-10.24"
  wire \LUT6_2_inst.O6
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:26.9-26.11"
  wire input 1 \a1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:36.8-36.15"
  wire \a1_IBUF
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:27.9-27.11"
  wire input 2 \a2
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:38.8-38.15"
  wire \a2_IBUF
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:28.9-28.11"
  wire input 3 \a3
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:40.8-40.15"
  wire \a3_IBUF
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:29.9-29.11"
  wire input 4 \b1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:42.8-42.15"
  wire \b1_IBUF
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:30.9-30.11"
  wire input 5 \b2
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:44.8-44.15"
  wire \b2_IBUF
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:31.10-31.12"
  wire output 6 \q1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:46.8-46.15"
  wire \q1_OBUF
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:32.10-32.12"
  wire output 7 \q2
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:48.8-48.15"
  wire \q2_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:20.30-26.14"
  cell \LUT5 \LUT6_2_inst.LUT5
    parameter \INIT 16776960
    connect \I0 \a1_IBUF
    connect \I1 \a2_IBUF
    connect \I2 \a3_IBUF
    connect \I3 \b1_IBUF
    connect \I4 \b2_IBUF
    connect \O \q1_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:12.24-19.14"
  cell \LUT6 \LUT6_2_inst.LUT6
    parameter \INIT 64'0110100101101001011010010110100100000000111111111111111100000000
    connect \I0 \a1_IBUF
    connect \I1 \a2_IBUF
    connect \I2 \a3_IBUF
    connect \I3 \b1_IBUF
    connect \I4 \b2_IBUF
    connect \I5 \<const1>
    connect \O \q2_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:62.7-63.24"
  cell \VCC \VCC
    connect \P \<const1>
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:64.8-66.21"
  cell \IBUF \a1_IBUF_inst
    connect \I \a1
    connect \O \a1_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:67.8-69.21"
  cell \IBUF \a2_IBUF_inst
    connect \I \a2
    connect \O \a2_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:70.8-72.21"
  cell \IBUF \a3_IBUF_inst
    connect \I \a3
    connect \O \a3_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:73.8-75.21"
  cell \IBUF \b1_IBUF_inst
    connect \I \b1
    connect \O \b1_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:76.8-78.21"
  cell \IBUF \b2_IBUF_inst
    connect \I \b2
    connect \O \b2_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:79.8-81.16"
  cell \OBUF \q1_OBUF_inst
    connect \I \q1_OBUF
    connect \O \q1
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:82.8-84.16"
  cell \OBUF \q2_OBUF_inst
    connect \I \q2_OBUF
    connect \O \q2
  end
end
