C51 COMPILER V9.59.0.0   KEY                                                               03/22/2024 16:29:17 PAGE 1   
C51 COMPILER V9.59.0.0, COMPILATION OF MODULE KEY
OBJECT MODULE PLACED IN D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\key.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\bin\C51.exe ..\Apps\key.c OMF2 INTVECTOR(0X2800) DEFINE(SC95F8x1xB) LARGE INCDIR(D:\
                    -tfxu\Project\AM901_0308\APP\Keil_C\Project\..\FWLib\SC95F_Lib\inc;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\User;
                    -D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\IOT_DRIVER\XIAOMI;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Driv
                    -ers;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Drivers\TKDriver\C;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..
                    -\List\..\Apps;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Apps) BROWSE DEBUG OBJECTEXTEND OPTIMIZE(8,SIZE) CODE NOC
                    -OND SYMBOLS LISTINCLUDE PRINT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\List\key.lst) OBJECT(D:\tfxu\Project\AM90
                    -1_0308\APP\Keil_C\Project\..\Output\key.obj)
line level    source
   1          #include <SC95F8x1xB_C.H>
   1      =1  
  11      =1  #ifndef _SC95F861xB_H_
  12      =1  #define _SC95F861xB_H_
  13      =1  
  14      =1  
  15      =1  
  16      =1  sfr   SP    = 0X81;  
  17      =1  sfr   DPL   = 0X82;  
  18      =1  sfr   DPH   = 0X83;  
  19      =1  sfr   DPL1  = 0X84;  
  20      =1  sfr   DPH1  = 0X85;  
  21      =1  sfr   DPS   = 0X86;  
  22      =1  sfr   PSW   = 0XD0;  
  23      =1  sfr   ACC   = 0XE0;  
  24      =1  sfr   EXA0  = 0XE9;  
  25      =1  sfr   EXA1  = 0XEA;  
  26      =1  sfr   EXA2  = 0XEB;  
  27      =1  sfr   EXA3  = 0XEC;  
  28      =1  sfr   EXBL  = 0XED;  
  29      =1  sfr   EXBH  = 0XEE;  
  30      =1  sfr   B     = 0XF0;  
  31      =1  
  32      =1  
  33      =1  sfr   EXADH = 0XF7;  
  34      =1  
  35      =1  
  36      =1  sfr   ROMBNK = 0XDF;  
  37      =1  
  38      =1  
  39      =1  sfr   PCON = 0X87;  
  40      =1  
  41      =1  
  42      =1  sfr   IE  = 0XA8;  
  43      =1  sfr   IE1 = 0XA9;  
  44      =1  sfr   IE2 = 0XAA;  
  45      =1  sfr   IP  = 0XB8;  
  46      =1  sfr   IP1 = 0XB9;  
  47      =1  sfr   IP2 = 0XBA;  
  48      =1  
  49      =1  
  50      =1  sfr   P0      = 0X80;  
  51      =1  sfr   P1      = 0X90;  
  52      =1  sfr       P1CON   = 0X91;  
  53      =1  sfr   P1PH        = 0X92;  
  54      =1  sfr   DDRCON  = 0X93;  
  55      =1  sfr   P1VO    = 0X94;  
  56      =1  sfr   IOHCON0 = 0X96;  
  57      =1  sfr   IOHCON1 = 0X97;  
  58      =1  sfr       P0CON   = 0X9A;  
  59      =1  sfr       P0PH    = 0X9B;  
  60      =1  sfr   P0VO    = 0X9C;  
  61      =1  sfr   P2      = 0XA0;  
  62      =1  sfr       P2CON   = 0XA1;  
  63      =1  sfr   P2PH        = 0XA2;  
  64      =1  sfr   P2VO    = 0XA3;  
  65      =1  sfr   P3      = 0XB0;  
  66      =1  sfr   P3CON   = 0XB1;  
  67      =1  sfr   P3PH    = 0XB2;  
  68      =1  sfr   P3VO    = 0XB3;  
  69      =1  sfr   P4      = 0XC0;  
  70      =1  sfr   P4CON   = 0XC1;  
  71      =1  sfr   P4PH    = 0XC2;  
  72      =1  sfr   P5      = 0XD8;  
  73      =1  sfr   P5CON   = 0XD9;  
  74      =1  sfr   P5PH    = 0XDA;  
  75      =1  
  76      =1  
  77      =1  sfr   CMPCFG  = 0XB6;  
  78      =1  sfr   CMPCON  = 0XB7;  
  79      =1  
  80      =1         
  81      =1  sfr   TCON   = 0X88;  
  82      =1  sfr   TMOD   = 0X89;  
  83      =1  sfr   TL0    = 0X8A;  
  84      =1  sfr   TL1    = 0X8B;  
  85      =1  sfr   TH0    = 0X8C;  
  86      =1  sfr   TH1    = 0X8D;  
  87      =1  sfr   TMCON  = 0X8E;  
  88      =1  sfr   TXCON  = 0XC8;  
  89      =1  sfr   TXMOD  = 0XC9;  
  90      =1  sfr   RCAPXL = 0XCA;  
  91      =1  sfr   RCAPXH = 0XCB;  
  92      =1  sfr   TLX    = 0XCC;  
  93      =1  sfr   THX    = 0XCD;  
  94      =1  sfr   TXINX  = 0XCE;  
  95      =1  
  96      =1  
  97      =1  sfr       ADCCFG0 = 0XAB;  
  98      =1  sfr       ADCCFG1 = 0XAC;  
  99      =1  sfr   ADCCON  = 0XAD;  
 100      =1  sfr   ADCVL   = 0XAE;  
 101      =1  sfr   ADCVH   = 0XAF;  
 102      =1  sfr   ADCCFG2 = 0XB5;  
 103      =1  
 104      =1  
 105      =1  sfr   PWMCFG  = 0XD1;  
 106      =1  sfr   PWMCON0 = 0XD2;  
 107      =1  sfr   PWMCON1 = 0XD3;  
 108      =1  sfr   PWMPDL  = 0XD4;  
 109      =1  sfr   PWMPDH  = 0XD5;  
 110      =1  sfr   PWMDFR  = 0XD6;  
 111      =1  sfr   PWMFLT  = 0XD7;  
 112      =1  
 113      =1  
 114      =1  sfr   WDTCON = 0XCF;  
 115      =1  
 116      =1  
 117      =1  sfr       BTMCON = 0XFB;  
 118      =1  
 119      =1  
 120      =1  sfr   INT0F = 0XB4;  
 121      =1  sfr   INT0R = 0XBB;  
 122      =1  sfr   INT1F = 0XBC;  
 123      =1  sfr   INT1R = 0XBD;  
 124      =1  sfr   INT2F = 0XBE;  
 125      =1  sfr   INT2R = 0XBF;  
 126      =1  
 127      =1  
 128      =1  sfr   IAPKEY = 0XF1;  
 129      =1  sfr   IAPADL = 0XF2;  
 130      =1  sfr   IAPADH = 0XF3;  
 131      =1  sfr   IAPADE = 0XF4;  
 132      =1  sfr   IAPDAT = 0XF5;  
 133      =1  sfr   IAPCTL = 0XF6;  
 134      =1  
 135      =1  
 136      =1  sfr   OTCON = 0X8F;  
 137      =1  sfr   SCON  = 0X98;  
 138      =1  sfr   SBUF  = 0X99;  
 139      =1  
 140      =1  
 141      =1  sfr   US0CON0 = 0X95;  
 142      =1  sfr   US0CON1 = 0X9D;  
 143      =1  sfr   US0CON2 = 0X9E;  
 144      =1  sfr   US0CON3 = 0X9F;  
 145      =1  sfr   US1CON0 = 0XA4;  
 146      =1  sfr   US1CON1 = 0XA5;  
 147      =1  sfr   US1CON2 = 0XA6;  
 148      =1  sfr   US1CON3 = 0XA7;  
 149      =1  sfr   USXCON0 = 0XC4;  
 150      =1  sfr   USXCON1 = 0XC5;  
 151      =1  sfr   USXCON2 = 0XC6;  
 152      =1  sfr   USXCON3 = 0XC7;  
 153      =1  sfr   USXINX  = 0XDC;  
 154      =1  
 155      =1  
 156      =1  
 157      =1  sfr   OPINX = 0XFE;  
 158      =1  sfr   OPREG = 0XFF;  
 159      =1  
 160      =1  
 161      =1  sfr   OPERCON = 0XEF;  
 162      =1  sfr   CRCINX  = 0XFC;  
 163      =1  sfr   CRCREG  = 0XFD;  
 164      =1  
 165      =1  
 166      =1  
 167      =1  
 168      =1  sbit  CY  = PSW^7;  
             -薪位，或者减法运算最高位有借位?
 169      =1  sbit  AC  = PSW^6;  
             -?
 170      =1  sbit  F0  = PSW^5;  
 171      =1  sbit  RS1 = PSW^4;  
 172      =1  sbit  RS0 = PSW^3;  
 173      =1  sbit  OV  = PSW^2;  
 174      =1  sbit  F1  = PSW^1;  
 175      =1  sbit  P   = PSW^0;  
 176      =1  
 177      =1  
 178      =1  sbit  TFX   = TXCON^7;  
 179      =1  sbit  EXFX  = TXCON^6;  
 180      =1  sbit  RCLKX = TXCON^5;  
 181      =1  sbit  TCLKX = TXCON^4;  
 182      =1  sbit  EXENX = TXCON^3;  
 183      =1  sbit  TRX   = TXCON^2;  
 184      =1  sbit  TX    = TXCON^1;  
 185      =1  sbit  CP    = TXCON^0;  
 186      =1  
 187      =1  
 188      =1  sbit  IPADC  = IP^6;  
             -热ㄊ?“高”
 189      =1  sbit  IPT2   = IP^5;  
             -嫌畔热ㄊ?“高”
 190      =1  sbit  IPUART = IP^4;  
             -先权是 “高”
 191      =1  sbit  IPT1   = IP^3;  
             -嫌畔热ㄊ?“高”
 192      =1  sbit  IPINT1 = IP^2;  
             -先权是 “高”
 193      =1  sbit  IPT0   = IP^1;  
             -嫌畔热ㄊ?“高”
 194      =1  sbit  IPINT0 = IP^0;  
             -高
 195      =1  
 196      =1  
 197      =1  sbit  EA    = IE^7;  
 198      =1  sbit  EADC  = IE^6;  
 199      =1  sbit  ET2   = IE^5;  
 200      =1  sbit  EUART = IE^4;  
 201      =1  sbit  ET1   = IE^3;  
 202      =1  sbit  EINT1 = IE^2;  
 203      =1  sbit  ET0   = IE^1;  
 204      =1  sbit  EINT0 = IE^0;  
 205      =1  
 206      =1  
 207      =1  sbit  TF1 = TCON^7;  
             -保硬件清?”。
 208      =1  sbit  TR1 = TCON^6;  
 209      =1  sbit  TF0 = TCON^5;  
             -保硬件清?”。
 210      =1  sbit  TR0 = TCON^4;  
 211      =1  
 212      =1  
 213      =1  sbit  SM0 = SCON^7;  
             -双工异步通信 11: 模式3，11位全双工异步通信
 214      =1  sbit  SM1 = SCON^6;  
 215      =1  sbit  SM2 = SCON^5;  
             -锨肭?  1：收到一个完整的数据帧时，只有当RB8=1时才会置位RI产生中断请求
 216      =1  sbit  REN = SCON^4;  
 217      =1  sbit  TB8 = SCON^3;  
 218      =1  sbit  RB8 = SCON^2;  
 219      =1  sbit  TI  = SCON^1;  
 220      =1  sbit  RI  = SCON^0;  
 221      =1  
 222      =1  
 223      =1  
 230      =1  sbit  P07 = P0^7;
 231      =1  sbit  P06 = P0^6;
 232      =1  sbit  P05 = P0^5;
 233      =1  sbit  P04 = P0^4;
 234      =1  sbit  P03 = P0^3;
 235      =1  sbit  P02 = P0^2;
 236      =1  sbit  P01 = P0^1;
 237      =1  sbit  P00 = P0^0;
 238      =1  
 239      =1  
 240      =1  
 247      =1  sbit  P17 = P1^7;
 248      =1  sbit  P16 = P1^6;
 249      =1  sbit  P15 = P1^5;
 250      =1  sbit  P14 = P1^4;
 251      =1  sbit  P13 = P1^3;
 252      =1  sbit  P12 = P1^2;
 253      =1  sbit  P11 = P1^1;
 254      =1  sbit  P10 = P1^0;
 255      =1  
 256      =1  
 263      =1  sbit  P27 = P2^7;
 264      =1  sbit  P26 = P2^6;
 265      =1  sbit  P25 = P2^5;
 266      =1  sbit  P24 = P2^4;
 267      =1  sbit  P23 = P2^3;
 268      =1  sbit  P22 = P2^2;
 269      =1  sbit  P21 = P2^1;
 270      =1  sbit  P20 = P2^0;
 271      =1  
 272      =1  
 279      =1  sbit  P37 = P3^7;
 280      =1  sbit  P36 = P3^6;
 281      =1  sbit  P35 = P3^5;
 282      =1  sbit  P34 = P3^4;
 283      =1  sbit  P33 = P3^3;
 284      =1  sbit  P32 = P3^2;
 285      =1  sbit  P31 = P3^1;
 286      =1  sbit  P30 = P3^0;
 287      =1  
 288      =1  
 295      =1  sbit  P47 = P4^7;
 296      =1  sbit  P46 = P4^6;
 297      =1  sbit  P45 = P4^5;
 298      =1  sbit  P44 = P4^4;
 299      =1  sbit  P43 = P4^3;
 300      =1  sbit  P42 = P4^2;
 301      =1  sbit  P41 = P4^1;
 302      =1  sbit  P40 = P4^0;
 303      =1  
 304      =1  
 311      =1  sbit  P55 = P5^5;
 312      =1  sbit  P54 = P5^4;
 313      =1  sbit  P53 = P5^3;
 314      =1  sbit  P52 = P5^2;
 315      =1  sbit  P51 = P5^1;
 316      =1  sbit  P50 = P5^0;
 317      =1  
 318      =1                              
             -        
 323      =1  #define  SC95F8616B_NIO_Init()   {P4CON|=0xC0,P5CON|=0x30;}                                               
             -  
 324      =1  #define  SC95F8615B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xF0;}           
             -  
 325      =1  #define  SC95F8613B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xFF;}           
             -  
 326      =1  #define  SC95F8612B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P2CON|=0XF0,P3CON|=0xF0,P4CON|=0xF0,P5CON|=0xFF;
             -} 
 327      =1  #endif
   2          #include        "key.h"
   1      =1  #ifndef KEY_H
   2      =1  #define KEY_H
   3      =1  
   4      =1  #include "globe.h"
   1      =2  #ifndef GLOBLE_H
   2      =2  #define GLOBLE_H
   3      =2  
   4      =2  #include "includeall.h"
   1      =3  
   2      =3  #ifndef INCLUDEALL_H
   3      =3  #define INCLUDEALL_H
   4      =3  
   5      =3  
   6      =3  
   7      =3  #include "..\Apps\ioConfig.h"
   1      =4  
   2      =4  #ifndef IO_CONFIG_H
   3      =4  #define IO_CONFIG_H
   4      =4  
   5      =4  #define AM901_8616B 1
   6      =4  
   7      =4  
   8      =4  
   9      =4  #if AM901_8616B
  10      =4  
  11      =4  #include "..\FWLib\SC95F_Lib\inc\sc95f_conf.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_CONF_H_
  12      =5  #define _sc95f_CONF_H_
  13      =5  
  14      =5  
  15      =5  #include "sc95f_gpio.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_GPIO_H_
  12      =6  #define _sc95f_GPIO_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  12      =7  #define _sc95f_H
  13      =7  
  14      =7  #ifdef SC95F8x1x
  17      =7  #ifdef SC95F7x1x
  20      =7  #ifdef SC95F8x2x 
  23      =7  #ifdef SC95F7x2x
  26      =7  #ifdef SC95FWxx
  29      =7  #ifdef SC95F8x3x
  32      =7  #ifdef SC95F7x3x
  35      =7  #ifdef SC95F8x6x
  38      =7  #ifdef SC95F7x6x
  41      =7  #ifdef SC95F8x1xB
  42      =7    #include "SC95F8x1xB_C.H"
   1      =8  
  11      =8  #ifndef _SC95F861xB_H_
  43      =7  #endif
  44      =7  #ifdef SC95F7x1xB
  47      =7  #ifdef SC95R751
  50      =7  #ifdef SC95F7610B
  53      =7  #ifdef SC95F7619B
  56      =7  #ifdef SC95FS52x
  59      =7  #ifdef SC95R602
  62      =7  #ifdef SC95R605
  65      =7  #ifdef SC95F8x7x
  68      =7  #ifdef SC95F7x7x
  71      =7  #ifdef SC95R503
  74      =7  
  75      =7  #define enableInterrupts()    EA=1       
  76      =7  #define disableInterrupts()   EA=0       
  77      =7  
  78      =7  #define     __I     volatile const   
  79      =7  #define     __O     volatile         
  80      =7  #define     __IO    volatile         
  81      =7  
  82      =7  
  83      =7  typedef   signed char     int8_t;
  84      =7  typedef   signed short    int16_t;
  85      =7  typedef   signed long     int32_t;
  86      =7  
  87      =7  
  88      =7  typedef unsigned char     uint8_t;
  89      =7  typedef unsigned short    uint16_t;
  90      =7  typedef unsigned long     uint32_t;
  91      =7  
  92      =7  typedef int32_t  s32;
  93      =7  typedef int16_t  s16;
  94      =7  typedef int8_t   s8;
  95      =7  
  96      =7  typedef uint32_t  u32;
  97      =7  typedef uint16_t  u16;
  98      =7  typedef uint8_t   u8;
  99      =7  
 100      =7  
 101      =7  typedef enum {FALSE = 0, TRUE = !FALSE} bool;
 102      =7  
 103      =7  typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus;
 104      =7  
 105      =7  typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
 106      =7  
 107      =7  typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
 108      =7  
 109      =7  typedef enum 
 110      =7  {
 111      =7    Status_ERROR          = 0x00U,
 112      =7    Status_OK                     = 0x01U,
 113      =7    Status_BUSY           = 0x02U,
 114      =7    Status_TIMEOUT        = 0x03U
 115      =7  } StatusTypeDef;
 116      =7  
 117      =7  typedef enum {LOW = 0, HIGH = !LOW} PriorityStatus;
 118      =7  
 119      =7  #define SET_BIT(SFR,BIT)                                ((SFR) |= (BIT))
 120      =7  
 121      =7  #define CLEAR_BIT(SFR,BIT)                      ((SFR) &= ~(BIT))
 122      =7  
 123      =7  #define READ_BIT(SFR, BIT)      ((SFR) & (BIT))
 124      =7  
 125      =7  #define CLEAR_REG(SFR)          ((SFR) = (0x0))
 126      =7  
 127      =7  #define WRITE_REG(SFR, VAL)     ((SFR) = (VAL))
 128      =7  
 129      =7  #endif
  15      =6  
  16      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  17      =6                  || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || define
             -d (SC95R751)\
  18      =6                  || defined (SC95F7610B) || defined (SC95R602)  || defined (SC95R605)
  19      =6  typedef enum
  20      =6  {
  21      =6    GPIO0 = (uint8_t)0x00, 
  22      =6    GPIO1 = (uint8_t)0x01, 
  23      =6    GPIO2 = (uint8_t)0x02, 
  24      =6    GPIO3 = (uint8_t)0x03, 
  25      =6    GPIO4 = (uint8_t)0x04, 
  26      =6    GPIO5 = (uint8_t)0x05  
  27      =6  } GPIO_TypeDef;
  28      =6  #elif defined (SC95F7619B)
  46      =6  
  47      =6  typedef enum
  48      =6  {
  49      =6    GPIO_MODE_IN_HI = (uint8_t)0x00, 
  50      =6    GPIO_MODE_IN_PU = (uint8_t)0x01, 
  51      =6    GPIO_MODE_OUT_PP = (uint8_t)0x02 
  52      =6  } GPIO_Mode_TypeDef;
  53      =6  
  54      =6  typedef enum
  55      =6  {
  56      =6    GPIO_PIN_0 = ((uint8_t)0x01),    
  57      =6    GPIO_PIN_1 = ((uint8_t)0x02),    
  58      =6    GPIO_PIN_2 = ((uint8_t)0x04),    
  59      =6    GPIO_PIN_3 = ((uint8_t)0x08),    
  60      =6    GPIO_PIN_4 = ((uint8_t)0x10),    
  61      =6    GPIO_PIN_5 = ((uint8_t)0x20),    
  62      =6    GPIO_PIN_6 = ((uint8_t)0x40),    
  63      =6    GPIO_PIN_7 = ((uint8_t)0x80),    
  64      =6    GPIO_PIN_LNIB = ((uint8_t)0x0F), 
  65      =6    GPIO_PIN_HNIB = ((uint8_t)0xF0), 
  66      =6    GPIO_PIN_ALL = ((uint8_t)0xFF)   
  67      =6  } GPIO_Pin_TypeDef;
  68      =6  
  69      =6  typedef enum
  70      =6  {
  71      =6    IOH_Grade_0 = ((uint8_t)0x00), 
  72      =6    IOH_Grade_1 = ((uint8_t)0x01), 
  73      =6    IOH_Grade_2 = ((uint8_t)0x02), 
  74      =6    IOH_Grade_3 = ((uint8_t)0x03), 
  75      =6  } GPIO_IOH_Grade_TypeDef;
  76      =6  
  77      =6  void GPIO_IOH_Config(GPIO_TypeDef GPIOx, GPIO_Pin_TypeDef PortPins, GPIO_IOH_Grade_TypeDef GPIO_IOH_Grade)
             -;
  78      =6  
  79      =6  void GPIO_DeInit(void);
  80      =6  void GPIO_Init(GPIO_TypeDef GPIOx, uint8_t PortPins, GPIO_Mode_TypeDef GPIO_Mode);
  81      =6  void GPIO_Write(GPIO_TypeDef GPIOx, uint8_t PortVal);
  82      =6  void GPIO_WriteHigh(GPIO_TypeDef GPIOx, uint8_t PortPins);
  83      =6  void GPIO_WriteLow(GPIO_TypeDef GPIOx, uint8_t PortPins);
  84      =6  void GPIO_TogglePin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  85      =6  uint8_t GPIO_ReadPort(GPIO_TypeDef GPIOx);
  86      =6  uint8_t GPIO_ReadPin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  87      =6  
  88      =6  #endif
  89      =6  
  90      =6  
  16      =5  #include "sc95f_timer0.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER0_H_
  12      =6  #define _sc95f_TIMER0_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM0_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM0_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM0_PresSel_TypeDef;
  21      =6  
  22      =6  typedef enum
  23      =6  {
  24      =6    TIM0_MODE_TIMER = ((uint8_t)0x01),  
  25      =6    TIM0_MODE_COUNTER = ((uint8_t)0x02) 
  26      =6  } TIM0_CountMode_TypeDef;
  27      =6  
  28      =6  typedef enum
  29      =6  {
  30      =6    TIM0_WORK_MODE0 = ((uint8_t)0x00), 
  31      =6    TIM0_WORK_MODE1 = ((uint8_t)0x01), 
  32      =6    TIM0_WORK_MODE2 = ((uint8_t)0x02), 
  33      =6    TIM0_WORK_MODE3 = ((uint8_t)0x03)  
  34      =6  } TIM0_WorkMode_TypeDef;
  35      =6  
  36      =6  
  37      =6  
  44      =6  #define TIM0_GetFlagStatus() (TF0)
  45      =6  
  46      =6  
  52      =6  #define TIM0_ClearFlag() (TF0 = 0)
  53      =6  
  54      =6  void TIM0_DeInit(void);
  55      =6  void TIM0_TimeBaseInit(TIM0_PresSel_TypeDef TIM0_PrescalerSelection,
  56      =6                         TIM0_CountMode_TypeDef TIM0_CountMode);
  57      =6  void TIM0_WorkMode0Config(uint16_t TIM0_SetCounter);
  58      =6  void TIM0_WorkMode1Config(uint16_t TIM0_SetCounter);
  59      =6  void TIM0_WorkMode2Config(uint8_t TIM0_SetCounter);
  60      =6  void TIM0_WorkMode3Config(uint8_t TIM0_SetCounter, uint8_t TIM1_SetCounter);
  61      =6  void TIM0_Mode0SetReloadCounter(uint16_t TIM0_SetCounter);
  62      =6  void TIM0_Mode1SetReloadCounter(uint16_t TIM0_SetCounter);
  63      =6  void TIM0_SetTL0Counter(uint8_t TIM0_SetCounter);
  64      =6  void TIM0_SetTH0Counter(uint8_t TIM0_SetCounter);
  65      =6  void TIM0_Cmd(FunctionalState NewState);
  66      =6  void TIM0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  67      =6  void TIM0_WorkModeConfig(TIM0_WorkMode_TypeDef TIM0_WorkMode, uint16_t TIM0_SetCounter1,
  68      =6                           uint16_t TIM0_SetCounter2);
  69      =6  
  70      =6  #endif
  71      =6  
  72      =6  
  17      =5  #include "sc95f_timer1.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER1_H_
  12      =6  #define _sc95f_TIMER1_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM1_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM1_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM1_PresSel_TypeDef;
  21      =6  
  22      =6  typedef enum
  23      =6  {
  24      =6    TIM1_MODE_TIMER = ((uint8_t)0x01),  
  25      =6    TIM1_MODE_COUNTER = ((uint8_t)0x02) 
  26      =6  } TIM1_CountMode_TypeDef;
  27      =6  
  28      =6  typedef enum
  29      =6  {
  30      =6    TIM1_WORK_MODE0 = ((uint8_t)0x00), 
  31      =6    TIM1_WORK_MODE1 = ((uint8_t)0x01), 
  32      =6    TIM1_WORK_MODE2 = ((uint8_t)0x02), 
  33      =6  } TIM1_WorkMode_TypeDef;
  34      =6  
  35      =6  
  36      =6  
  43      =6  #define TIM1_GetFlagStatus() (TF1)
  44      =6  
  45      =6  
  51      =6  #define TIM1_ClearFlag() (TF1 = 0)
  52      =6  
  53      =6  
  54      =6  void TIM1_DeInit(void);
  55      =6  void TIM1_TimeBaseInit(TIM1_PresSel_TypeDef TIM1_PrescalerSelection,
  56      =6                         TIM1_CountMode_TypeDef TIM1_CountMode);
  57      =6  void TIM1_WorkMode0Config(uint16_t TIM1_SetCounter);
  58      =6  void TIM1_WorkMode1Config(uint16_t TIM1_SetCounter);
  59      =6  void TIM1_WorkMode2Config(uint8_t TIM1_SetCounter);
  60      =6  void TIM1_Mode0SetReloadCounter(uint16_t TIM1_SetCounter);
  61      =6  void TIM1_Mode1SetReloadCounter(uint16_t TIM1_SetCounter);
  62      =6  void TIM1_Cmd(FunctionalState NewState);
  63      =6  void TIM1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  64      =6  void TIM1_WorkModeConfig(TIM1_WorkMode_TypeDef TIM1_WorkMode, uint16_t TIM1_SetCounter);
  65      =6  
  66      =6  #endif
  67      =6  
  68      =6  
  18      =5  #include "sc95f_timer2.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER2_H_
  12      =6  #define _sc95f_TIMER2_H_
  13      =6  
  14      =6  #include "sc95f.H"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM2_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM2_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM2_PresSel_TypeDef;
  21      =6  
  22      =6  typedef enum
  23      =6  {
  24      =6    TIM2_MODE_TIMER = ((uint8_t)0x01),  
  25      =6    TIM2_MODE_COUNTER = ((uint8_t)0x02) 
  26      =6  } TIM2_CountMode_TypeDef;
  27      =6  
  28      =6  typedef enum
  29      =6  {
  30      =6    TIM2_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  31      =6    TIM2_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  32      =6  } TIM2_CountDirection_TypeDef;
  33      =6  
  34      =6  typedef enum
  35      =6  {
  36      =6    TIM2_FLAG_TF2 = (uint8_t)0x80, 
  37      =6    TIM2_FLAG_EXF2 = (uint8_t)0x40 
  38      =6  } TIM2_Flag_TypeDef;
  39      =6  
  40      =6  typedef enum
  41      =6  {
  42      =6    TIM2_WORK_MODE0 = ((uint8_t)0x00), 
  43      =6    TIM2_WORK_MODE1 = ((uint8_t)0x01), 
  44      =6    TIM2_WORK_MODE3 = ((uint8_t)0x03), 
  45      =6  } TIM2_WorkMode_TypeDef;
  46      =6  
  47      =6  
  48      =6  
  49      =6  void TIM2_DeInit();
  50      =6  void TIM2_PrescalerSelection(TIM2_PresSel_TypeDef TIM2_PrescalerSelection);
  51      =6  void TIM2_TimeBaseInit(TIM2_PresSel_TypeDef TIM2_PrescalerSelection,
  52      =6                         TIM2_CountMode_TypeDef TIM2_CountMode,
  53      =6                         TIM2_CountDirection_TypeDef TIM2_CountDirection);
  54      =6  void TIM2_WorkMode0Config(uint16_t TIM2_SetCounter);
  55      =6  void TIM2_WorkMode1Config(uint16_t TIM2_SetCounter);
  56      =6  void TIM2_WorkMode3Config(uint16_t TIM2_SetCounter);
  57      =6  void TIM2_WorkModeConfig(TIM2_WorkMode_TypeDef TIM2_WorkMode, uint16_t TIM2_SetCounter);
  58      =6  void TIM2_SetEXEN2(FunctionalState NewState);
  59      =6  void TIM2_Cmd(FunctionalState NewState);
  60      =6  uint16_t TIM2_GetCapture(void);
  61      =6  void TIM2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  62      =6  FlagStatus TIM2_GetFlagStatus(TIM2_Flag_TypeDef TIM2_Flag);
  63      =6  void TIM2_ClearFlag(TIM2_Flag_TypeDef TIM2_Flag);
  64      =6  
  65      =6  #endif
  66      =6  
  67      =6  
  19      =5  #include "sc95f_timer3.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER3_H_
  12      =6  #define _sc95f_TIMER3_H_
  13      =6  
  14      =6  #include "sc95f.H"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM3_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM3_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM3_PresSel_TypeDef;
  21      =6  
  22      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =6  
  29      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  31      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =6  typedef enum
  33      =6  {
  34      =6    TIM3_MODE_TIMER = ((uint8_t)0x01),  
  35      =6    TIM3_MODE_COUNTER = ((uint8_t)0x02) 
  36      =6  } TIM3_CountMode_TypeDef;
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6    TIM3_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =6    TIM3_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =6  } TIM3_CountDirection_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    TIM3_FLAG_TF3 = (uint8_t)0x80, 
  47      =6    TIM3_FLAG_EXF3 = (uint8_t)0x40 
  48      =6  } TIM3_Flag_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    TIM3_WORK_MODE0 = ((uint8_t)0x00), 
  53      =6    TIM3_WORK_MODE1 = ((uint8_t)0x01), 
  54      =6    TIM3_WORK_MODE3 = ((uint8_t)0x03), 
  55      =6  } TIM3_WorkMode_TypeDef;
  56      =6  #endif
  57      =6  
  58      =6  void TIM3_DeInit();
  59      =6  void TIM3_PrescalerSelection(TIM3_PresSel_TypeDef TIM3_PrescalerSelection);
  60      =6  void TIM3_WorkMode1Config(uint16_t TIM3_SetCounter);
  61      =6  void TIM3_Cmd(FunctionalState NewState);
  62      =6  void TIM3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =6  FlagStatus TIM3_GetFlagStatus(TIM3_Flag_TypeDef TIM3_Flag);
  64      =6  void TIM3_ClearFlag(TIM3_Flag_TypeDef TIM3_Flag);
  65      =6  
  66      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =6  void TIM3_TimeBaseInit(TIM3_CountMode_TypeDef TIM3_CountMode,
  70      =6                         TIM3_CountDirection_TypeDef TIM3_CountDirection);
  71      =6  void TIM3_WorkMode0Config(uint16_t TIM3_SetCounter);
  72      =6  void TIM3_WorkMode3Config(uint16_t TIM3_SetCounter);
  73      =6  void TIM3_WorkModeConfig(TIM3_WorkMode_TypeDef TIM3_WorkMode, uint16_t TIM3_SetCounter);
  74      =6  void TIM3_SetEXEN3(FunctionalState NewState);
  75      =6  #endif
  76      =6  
  77      =6  #endif
  78      =6  
  20      =5  #include "sc95f_timer4.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER4_H_
  12      =6  #define _sc95f_TIMER4_H_
  13      =6  
  14      =6  #include "sc95f.H"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM4_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM4_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM4_PresSel_TypeDef;
  21      =6  
  22      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =6  
  29      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB)  || defined (SC95R751) || defined (SC95F7610B) || define
             -d (SC95F7619B) || defined(SC95FS52x)\
  31      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =6  typedef enum
  33      =6  {
  34      =6    TIM4_MODE_TIMER = ((uint8_t)0x01),  
  35      =6    TIM4_MODE_COUNTER = ((uint8_t)0x02) 
  36      =6  } TIM4_CountMode_TypeDef;
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6    TIM4_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =6    TIM4_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =6  } TIM4_CountDirection_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    TIM4_FLAG_TF4 = (uint8_t)0x80, 
  47      =6    TIM4_FLAG_EXF4 = (uint8_t)0x40 
  48      =6  } TIM4_Flag_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    TIM4_WORK_MODE0 = ((uint8_t)0x00), 
  53      =6    TIM4_WORK_MODE1 = ((uint8_t)0x01), 
  54      =6    TIM4_WORK_MODE3 = ((uint8_t)0x03), 
  55      =6  } TIM4_WorkMode_TypeDef;
  56      =6  #endif
  57      =6  
  58      =6  void TIM4_DeInit();
  59      =6  void TIM4_PrescalerSelection(TIM4_PresSel_TypeDef TIM4_PrescalerSelection);
  60      =6  void TIM4_WorkMode1Config(uint16_t TIM4_SetCounter);
  61      =6  void TIM4_Cmd(FunctionalState NewState);
  62      =6  void TIM4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =6  FlagStatus TIM4_GetFlagStatus(TIM4_Flag_TypeDef TIM4_Flag);
  64      =6  void TIM4_ClearFlag(TIM4_Flag_TypeDef TIM4_Flag);
  65      =6  
  66      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =6  void TIM4_TimeBaseInit(TIM4_CountMode_TypeDef TIM4_CountMode,
  70      =6                         TIM4_CountDirection_TypeDef TIM4_CountDirection);
  71      =6  void TIM4_WorkMode0Config(uint16_t TIM4_SetCounter);
  72      =6  void TIM4_WorkMode3Config(uint16_t TIM4_SetCounter);
  73      =6  void TIM4_WorkModeConfig(TIM4_WorkMode_TypeDef TIM4_WorkMode, uint16_t TIM4_SetCounter);
  74      =6  void TIM4_SetEXEN4(FunctionalState NewState);
  75      =6  #endif
  76      =6  
  77      =6  #endif
  21      =5  #include "sc95f_adc.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_ADC_H_
  12      =6  #define _sc95f_ADC_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #include "sc95f_option.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_OPTION_H_
  12      =7  #define _sc95f_OPTION_H_
  13      =7  
  14      =7  #include "sc95f.h"
   1      =8  
   2      =8  
   3      =8  
   4      =8  
   5      =8  
   6      =8  
   7      =8  
   8      =8  
   9      =8  
  10      =8  
  11      =8  #ifndef _sc95f_H
  15      =7  
  16      =7  
  17      =7  typedef enum
  18      =7  {
  19      =7    SYSCLK_PRESSEL_FOSC_D1 = (uint8_t)0x00, 
  20      =7    SYSCLK_PRESSEL_FOSC_D2 = (uint8_t)0x10, 
  21      =7    SYSCLK_PRESSEL_FOSC_D4 = (uint8_t)0x20, 
  22      =7    SYSCLK_PRESSEL_FOSC_D8 = (uint8_t)0x30  
  23      =7  } SYSCLK_PresSel_TypeDef;
  24      =7  
  25      =7  
  26      =7  typedef enum
  27      =7  {
  28      =7    LVR_INVALID = (uint8_t)0x04, 
  29      =7    LVR_1_9V = (uint8_t)0x00,    
  30      =7    LVR_2_9V = (uint8_t)0x01,    
  31      =7    LVR_3_7V = (uint8_t)0x02,    
  32      =7    LVR_4_3V = (uint8_t)0x03     
  33      =7  } LVR_Config_TypeDef;
  34      =7  
  35      =7  
  36      =7  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  45      =7  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  46      =7                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  47      =7                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  48      =7  typedef enum
  49      =7  {
  50      =7    IAP_OPERATERANGE__LAST_0K_CODEREGION = (uint8_t)0x00, 
  51      =7    IAP_OPERATERANGE__LAST_1K_CODEREGION = (uint8_t)0x04, 
  52      =7    IAP_OPERATERANGE__LAST_2K_CODEREGION = (uint8_t)0x08, 
  53      =7    IAP_OPERATERANGE__ALL_CODEREGION = (uint8_t)0x0c      
  54      =7  } IAP_OperateRange_TypeDef;
  55      =7  #endif
  56      =7  
  57      =7  #if defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95R751)\
  58      =7                  || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (SC95R605) || defined(
             -SC95F8x7x) || defined(SC95F7x7x)\
  59      =7      || defined(SC95R503)
  60      =7  
  61      =7  typedef enum
  62      =7  {
  63      =7    ADC_VREF_VDD = 0x00,    
  64      =7    ADC_VREF_2_048V = 0x40,       
  65      =7    ADC_VREF_1_024V = 0x80, 
  66      =7    ADC_VREF_2_4V = 0xC0          
  67      =7  } ADC_Vref_TypeDef;
  68      =7  #else
  77      =7  
  78      =7  void OPTION_WDT_Cmd(FunctionalState NewState);
  79      =7  void OPTION_XTIPLL_Cmd(FunctionalState NewState);
  80      =7  void OPTION_SYSCLK_Init(SYSCLK_PresSel_TypeDef SYSCLK_PresSel);
  81      =7  void OPTION_LVR_Init(LVR_Config_TypeDef LVR_Config);
  82      =7  void OPTION_ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
  83      =7  void OPTION_IAP_SetOperateRange(IAP_OperateRange_TypeDef IAP_OperateRange);
  84      =7  void OPTION_JTG_Cmd(FunctionalState NewState);
  85      =7  
  86      =7  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) ||  defined(SC95F8x2x) || defined(SC95F7
             -x2x) || defined(SC95FS52x)\
  87      =7      || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
  90      =7  
  91      =7  #endif
  17      =6  
  18      =6  typedef enum
  19      =6  {
  20      =6    ADC_PRESSEL_3CLOCK = (uint8_t)0x10,  
  21      =6    ADC_PRESSEL_6CLOCK = (uint8_t)0x14,  
  22      =6    ADC_PRESSEL_16CLOCK = (uint8_t)0x18, 
  23      =6    ADC_PRESSEL_32CLOCK = (uint8_t)0x1c  
  24      =6  } ADC_PresSel_TypeDef;
  25      =6  
  26      =6  
  27      =6  typedef enum
  28      =6  {
  29      =6    ADC_Cycle_Null = 0x00 
  30      =6  } ADC_Cycle_TypeDef;
  31      =6  
  32      =6  
  33      =6  typedef enum
  34      =6  {
  35      =6    ADC_SamplesNum_FourTimes = 0x04,                      
  36      =6    ADC_SamplesNum_SixTimes = 0x06,                               
  37      =6    ADC_SamplesNum_EightTimes = 0x08,                     
  38      =6    ADC_SamplesNum_TenTimes = 0x0A,                               
  39      =6  } ADC_SamplesNum_TypeDef;
  40      =6  
  41      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x) || defined (SC95F8x6x) || defined (SC95F7x6x)\
  42      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R602)  || defined (SC95R605)
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    ADC_CHANNEL_0 = (uint8_t)0x00,     
  47      =6    ADC_CHANNEL_1 = (uint8_t)0x01,     
  48      =6    ADC_CHANNEL_2 = (uint8_t)0x02,     
  49      =6    ADC_CHANNEL_3 = (uint8_t)0x03,     
  50      =6    ADC_CHANNEL_4 = (uint8_t)0x04,     
  51      =6    ADC_CHANNEL_5 = (uint8_t)0x05,     
  52      =6    ADC_CHANNEL_6 = (uint8_t)0x06,     
  53      =6    ADC_CHANNEL_7 = (uint8_t)0x07,     
  54      =6    ADC_CHANNEL_8 = (uint8_t)0x08,     
  55      =6    ADC_CHANNEL_9 = (uint8_t)0x09,     
  56      =6    ADC_CHANNEL_10 = (uint8_t)0x0A,    
  57      =6    ADC_CHANNEL_11 = (uint8_t)0x0B,    
  58      =6    ADC_CHANNEL_12 = (uint8_t)0x0C,    
  59      =6    ADC_CHANNEL_13 = (uint8_t)0x0D,    
  60      =6    ADC_CHANNEL_14 = (uint8_t)0x0E,    
  61      =6    ADC_CHANNEL_15 = (uint8_t)0x0F,    
  62      =6    ADC_CHANNEL_VDD_D4 = (uint8_t)0x1f 
  63      =6  } ADC_Channel_TypeDef;
  64      =6  
  65      =6  
  66      =6  typedef enum
  67      =6  {
  68      =6    ADC_EAIN_0 = (uint16_t)0x0001,  
  69      =6    ADC_EAIN_1 = (uint16_t)0x0002,  
  70      =6    ADC_EAIN_2 = (uint16_t)0x0004,  
  71      =6    ADC_EAIN_3 = (uint16_t)0x0008,  
  72      =6    ADC_EAIN_4 = (uint16_t)0x0010,  
  73      =6    ADC_EAIN_5 = (uint16_t)0x0020,  
  74      =6    ADC_EAIN_6 = (uint16_t)0x0040,  
  75      =6    ADC_EAIN_7 = (uint16_t)0x0080,  
  76      =6    ADC_EAIN_8 = (uint16_t)0x0100,  
  77      =6    ADC_EAIN_9 = (uint16_t)0x0200,  
  78      =6    ADC_EAIN_10 = (uint16_t)0x0400, 
  79      =6    ADC_EAIN_11 = (uint16_t)0x0800, 
  80      =6    ADC_EAIN_12 = (uint16_t)0x1000, 
  81      =6    ADC_EAIN_13 = (uint16_t)0x2000, 
  82      =6    ADC_EAIN_14 = (uint16_t)0x4000, 
  83      =6    ADC_EAIN_15 = (uint16_t)0x8000  
  84      =6  } ADC_EAIN_TypeDef;
  85      =6  #endif
  86      =6  
  87      =6  #if defined(SC95F8x7x) || defined(SC95F7x7x) || defined(SC95R503) 
 123      =6  
 124      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 156      =6  
 157      =6  #if defined(SC95R751)
 191      =6  
 192      =6  #if defined(SC95F7610B)
 228      =6  
 229      =6  
 230      =6  #if defined(SC95F7619B)
 265      =6  
 266      =6  
 272      =6  #define ADC_StartConversion() SET_BIT(ADCCON,0X40)
 273      =6  
 274      =6  
 282      =6  #define ADC_ITConfig(NewState,Priority)                                                                         \
 283      =6                                          do{                                                                                                                                     \
 284      =6                                                          EADC = (bit)NewState;                                                                   \
 285      =6                                                          IPADC = (bit)Priority;                                                                  \
 286      =6                                          }while(0)
 287      =6  
 288      =6  
 295      =6  #define ADC_GetFlagStatus() ((READ_BIT(ADCCON,0x20)) ? (SET):(RESET))
 296      =6  
 297      =6  
 303      =6  #define ADC_ClearFlag() CLEAR_BIT(ADCCON,0x20)
 304      =6  
 305      =6  void ADC_DeInit(void);
 306      =6  void ADC_Init(ADC_PresSel_TypeDef ADC_PrescalerSelection, ADC_Cycle_TypeDef ADC_Cycle);
 307      =6  void ADC_ChannelConfig(ADC_Channel_TypeDef ADC_Channel, FunctionalState NewState);
 308      =6  void ADC_EAINConfig(uint16_t ADC_EAIN_Select, FunctionalState NewState);
 309      =6  void ADC_Cmd(FunctionalState NewState);
 310      =6  uint16_t ADC_GetConversionValue(void);
 311      =6  void ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
 312      =6  uint16_t ADC_GetConversionAverageValue(ADC_SamplesNum_TypeDef ADC_SamplesNum);
 313      =6  
 314      =6  #endif
 315      =6  
 316      =6  
  22      =5  #include "sc95f_btm.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  #ifndef _sc95f_BTM_H_
  11      =6  #define _sc95f_BTM_H_
  12      =6  
  13      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  14      =6  
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    BTM_TIMEBASE_15_625MS = (uint8_t)0x00, 
  19      =6    BTM_TIMEBASE_31_25MS = (uint8_t)0x01,  
  20      =6    BTM_TIMEBASE_62_5MS = (uint8_t)0x02,   
  21      =6    BTM_TIMEBASE_125MS = (uint8_t)0x03,    
  22      =6    BTM_TIMEBASE_250MS = (uint8_t)0x04,    
  23      =6    BTM_TIMEBASE_500MS = (uint8_t)0x05,    
  24      =6    BTM_TIMEBASE_1S = (uint8_t)0x06,       
  25      =6    BTM_TIMEBASE_2S = (uint8_t)0x07,       
  26      =6    BTM_TIMEBASE_4S = (uint8_t)0x08,       
  27      =6    BTM_TIMEBASE_8S = (uint8_t)0x09,       
  28      =6    BTM_TIMEBASE_16S = (uint8_t)0x0a,      
  29      =6    BTM_TIMEBASE_32S = (uint8_t)0x0b       
  30      =6  } BTM_Timebase_TypeDef;
  31      =6  
  32      =6  
  33      =6  
  39      =6  #define BTM_DeInit() CLEAR_REG(BTMCON)
  40      =6  
  41      =6  
  48      =6  #define BTM_GetFlagStatus() ((READ_BIT(BTMCON,0x40)) ? (SET):(RESET))
  49      =6  
  50      =6  
  56      =6  #define BTM_ClearFlag() CLEAR_BIT(BTMCON,0x40)
  57      =6  
  58      =6  void BTM_Init(BTM_Timebase_TypeDef BTM_Timebase);
  59      =6  void BTM_Cmd(FunctionalState NewState);
  60      =6  void BTM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  61      =6  
  62      =6  #endif
  63      =6  
  64      =6  
  23      =5  #include "sc95f_pwm.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_PWM_H_
  12      =6  #define _sc95f_PWM_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x)
  77      =6  
  78      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 141      =6  
 142      =6  #if defined(SC95FWxx)
 249      =6  
 250      =6  #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC
             -95F8x1xB) || defined (SC95F7x1xB)\
 251      =6           || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 252      =6  
 253      =6  #if defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC95R503)
 265      =6  
 266      =6  typedef enum
 267      =6  {
 268      =6    PWM0_PRESSEL_FHRC_D1 = (uint8_t)0x00, 
 269      =6    PWM0_PRESSEL_FHRC_D2 = (uint8_t)0x10, 
 270      =6    PWM0_PRESSEL_FHRC_D4 = (uint8_t)0x20, 
 271      =6    PWM0_PRESSEL_FHRC_D8 = (uint8_t)0x30, 
 272      =6    PWM2_PRESSEL_FHRC_D1 = (uint8_t)0x02, 
 273      =6    PWM3_PRESSEL_FHRC_D1 = (uint8_t)0x03, 
 274      =6    PWM4_PRESSEL_FHRC_D1 = (uint8_t)0x04, 
 275      =6  } PWM_PresSel_TypeDef;
 276      =6  #endif
 277      =6  
 278      =6  
 279      =6  typedef enum
 280      =6  {
 281      =6    PWM00 = (uint8_t)0x00, 
 282      =6    PWM01 = (uint8_t)0x01, 
 283      =6    PWM02 = (uint8_t)0x02, 
 284      =6    PWM03 = (uint8_t)0x03, 
 285      =6    PWM04 = (uint8_t)0x04, 
 286      =6    PWM05 = (uint8_t)0x05, 
 287      =6    PWM06 = (uint8_t)0x06, 
 288      =6    PWM07 = (uint8_t)0x07, 
 289      =6    PWM20 = (uint8_t)0x20, 
 290      =6    PWM21 = (uint8_t)0x21, 
 291      =6    PWM30 = (uint8_t)0x32, 
 292      =6    PWM31 = (uint8_t)0x33, 
 293      =6    PWM40 = (uint8_t)0x44, 
 294      =6    PWM41 = (uint8_t)0x45, 
 295      =6  } PWM_OutputPin_TypeDef;
 296      =6  
 297      =6  
 298      =6  typedef enum
 299      =6  {
 300      =6    PWM00PWM01 = (uint8_t)0x00, 
 301      =6    PWM02PWM03 = (uint8_t)0x02, 
 302      =6    PWM04PWM05 = (uint8_t)0x04, 
 303      =6    PWM06PWM07 = (uint8_t)0x06  
 304      =6  } PWM_ComplementaryOutputPin_TypeDef;
 305      =6  
 306      =6  
 307      =6  typedef enum
 308      =6  {
 309      =6    PWM0_Edge_Aligned_Mode = (uint8_t)0x00,     
 310      =6    PWM0_Center_Alignment_Mode = (uint8_t)0x01, 
 311      =6  } PWM_Aligned_Mode_TypeDef;
 312      =6  
 313      =6  
 314      =6  typedef enum
 315      =6  {
 316      =6    PWM0_Latch_Mode = ((uint8_t)0x00),    
 317      =6    PWM0_Immediate_Mode = ((uint8_t)0x20) 
 318      =6  } PWM_FaultDetectionMode_TypeDef;
 319      =6  
 320      =6  
 321      =6  typedef enum
 322      =6  {
 323      =6    PWM0_FaultDetectionVoltage_Low = ((uint8_t)0x00), 
 324      =6    PWM0_FaultDetectionVoltage_high = ((uint8_t)0x10) 
 325      =6  } PWM_FaultDetectionVoltageSelect_TypeDef;
 326      =6  
 327      =6  
 328      =6  typedef enum
 329      =6  {
 330      =6    PWM0_WaveFilteringTime_0us = ((uint8_t)0x00), 
 331      =6    PWM0_WaveFilteringTime_1us = ((uint8_t)0x01), 
 332      =6    PWM0_WaveFilteringTime_4us = ((uint8_t)0x02), 
 333      =6    PWM0_WaveFilteringTime_16us = ((uint8_t)0x03) 
 334      =6  } PWM_FaultDetectionWaveFilteringTime_TypeDef;
 335      =6  
 336      =6  
 337      =6  typedef enum
 338      =6  {
 339      =6    PWM0_Type = (uint8_t)0x00, 
 340      =6    PWM2_Type = (uint8_t)0x02, 
 341      =6    PWM3_Type = (uint8_t)0x03, 
 342      =6    PWM4_Type = (uint8_t)0x04, 
 343      =6  } PWM_Type_TypeDef;
 344      =6  #endif
 345      =6  
 346      =6  #if defined (SC95R751)
 414      =6  
 415      =6  #if defined(SC95F7610B)
 466      =6  
 467      =6  #if defined(SC95F7619B)
 517      =6  
 518      =6  
 519      =6  typedef enum
 520      =6  {
 521      =6    PWM_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), 
 522      =6    PWM_OUTPUTSTATE_ENABLE = ((uint8_t)0x01)   
 523      =6  } PWM_OutputState_TypeDef;
 524      =6  
 525      =6  
 526      =6  typedef enum
 527      =6  {
 528      =6    PWM_POLARITY_NON_INVERT = ((uint8_t)0x00), 
 529      =6    PWM_POLARITY_INVERT = ((uint8_t)0x01)      
 530      =6  } PWM_Polarity_TypeDef;
 531      =6  
 532      =6  
 533      =6  typedef enum
 534      =6  {
 535      =6    PWM_DutyChange_Up = (uint8_t)0x01,            
 536      =6          PWM_DutyChange_Dowm = (uint8_t)0x00,    
 537      =6  } PWM_DutyChange_TypeDef;
 538      =6  
 539      =6  #if defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F
             -7x6x)\
 540      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B)\
 541      =6                  || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 542      =6  
 543      =6  void PWM_CmdEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 544      =6  FlagStatus PWM_GetFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 545      =6  void PWM_ClearFlagEX(PWM_Type_TypeDef PWM_Type);
 546      =6  void PWM_IndependentModeConfigEX(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle,
 547      =6                                   PWM_OutputState_TypeDef PWM_OutputState);
 548      =6  void PWM_ComplementaryModeConfigEX(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 549      =6                                     uint16_t PWM_DutyCycle,
 550      =6                                     PWM_OutputState_TypeDef PWM_OutputState);
 551      =6  
 552      =6  void PWM_DeadTimeConfigEX(PWM_Type_TypeDef PWM_Type, uint8_t PWM_RisingDeadTime, uint8_t PWM_FallingDeadTi
             -me);
 553      =6  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 554      =6  FlagStatus PWM_GetFaultDetectionFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 555      =6  void PWM_ClearFaultDetectionFlagEX(PWM_Type_TypeDef PWM_Type);
 556      =6  void PWM_FaultDetectionConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 557      =6  void PWM_FaultDetectionModeConfigEX(PWM_Type_TypeDef PWM_Type,
 558      =6                                      PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 559      =6                                      PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 560      =6                                      PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilterin
             -gTime);
 561      =6  #endif
 562      =6  void PWM_ITConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState, PriorityStatus Priority);
 563      =6  #endif
 564      =6  
 565      =6  void PWM_DeInit(void);
 566      =6  void PWM_Init(PWM_PresSel_TypeDef PWM_PresSel, uint16_t PWM_Period);
 567      =6  void PWM_OutputStateConfig(uint8_t PWM_OutputPin, PWM_OutputState_TypeDef PWM_OutputState);
 568      =6  void PWM_PolarityConfig(uint8_t PWM_OutputPin, PWM_Polarity_TypeDef PWM_Polarity);
 569      =6  void PWM_IndependentModeConfig(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle);
 570      =6  void PWM_ComplementaryModeConfig(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 571      =6                                   uint16_t PWM_DutyCycle);
 572      =6  void PWM_DeadTimeConfig(uint8_t PWM_RisingDeadTime, uint8_t PWM_fallingDeadTime);
 573      =6  void PWM_Cmd(FunctionalState NewState);
 574      =6  void PWM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 575      =6  
 576      =6  void PWM_Aligned_Mode_Select(PWM_Aligned_Mode_TypeDef PWM_Aligned_Mode);
 577      =6  FlagStatus PWM_GetFlagStatus(void);
 578      =6  void PWM_ClearFlag(void);
 579      =6  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 580      =6  void PWM_ClearFaultDetectionFlag(void);
 581      =6  void PWM_FaultDetectionConfig(FunctionalState NewState);
 582      =6  void PWM_FaultDetectionModeConfig(PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 583      =6                                    PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 584      =6                                    PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilteringT
             -ime);
 585      =6  ErrorStatus PWM_IndependentMode_DutyChange(PWM_OutputPin_TypeDef PWM_OutputPin, PWM_DutyChange_TypeDef Cha
             -nge_Direction, uint16_t DutyIncremental);
 586      =6  ErrorStatus PWM_ComplementaryMode_DutyChange(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin
             -,PWM_DutyChange_TypeDef Change_Direction, uint16_t DutyIncremental);
 587      =6  
 588      =6  FlagStatus PWM_GetFaultDetectionFlagStatus(void);
 589      =6  #endif
 590      =6  #endif
 591      =6  
 592      =6  
  24      =5  #include "sc95f_int.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_INT_H_
  12      =6  #define _sc95f_INT_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  typedef enum
  18      =6  {
  19      =6    INT_TRIGGER_RISE_ONLY = (uint8_t)0x01, 
  20      =6    INT_TRIGGER_FALL_ONLY = (uint8_t)0x02, 
  21      =6    INT_TRIGGER_RISE_FALL = (uint8_t)0x03, 
  22      =6    INT_TRIGGER_DISABLE = (uint8_t)0x04    
  23      =6  } INT_TriggerMode_Typedef;
  24      =6  
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    INT0 = (uint8_t)0x00, 
  29      =6    INT1 = (uint8_t)0x01, 
  30      =6    INT2 = (uint8_t)0x02  
  31      =6  } INTx_Typedef;
  32      =6  
  33      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  34      =6                  || defined (SC95F8x6x) || defined (SC95F7x6x) || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95F7619B)\
  35      =6                  || defined (SC95R602)  || defined (SC95R605)
  36      =6  
  37      =6  typedef enum
  38      =6  {
  39      =6    INT04 = (uint8_t)0x10, 
  40      =6    INT05 = (uint8_t)0x20, 
  41      =6    INT06 = (uint8_t)0x40, 
  42      =6    INT07 = (uint8_t)0x80  
  43      =6  } INT0x_Typedef;
  44      =6  
  45      =6  
  46      =6  typedef enum
  47      =6  {
  48      =6    INT10 = (uint8_t)0x01, 
  49      =6    INT11 = (uint8_t)0x02, 
  50      =6    INT12 = (uint8_t)0x04, 
  51      =6    INT13 = (uint8_t)0x08, 
  52      =6    INT14 = (uint8_t)0x10, 
  53      =6    INT15 = (uint8_t)0x20, 
  54      =6    INT16 = (uint8_t)0x40, 
  55      =6    INT17 = (uint8_t)0x80  
  56      =6  } INT1x_Typedef;
  57      =6  
  58      =6  
  59      =6  typedef enum
  60      =6  {
  61      =6    INT20 = (uint8_t)0x01, 
  62      =6    INT21 = (uint8_t)0x02, 
  63      =6    INT22 = (uint8_t)0x04, 
  64      =6    INT23 = (uint8_t)0x08  
  65      =6  } INT2x_Typedef;
  66      =6  #endif
  67      =6  
  68      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x) || defined (SC95F8x7x) || defined (SC95
             -F7x7x) || defined(SC95R503)
  97      =6  
  98      =6  #if defined (SC95R751)
 118      =6  
 119      =6  #if defined (SC95F7610B)
 145      =6  
 146      =6  
 147      =6  void INT_DeInit(INTx_Typedef INTx);
 148      =6  void INT0_SetTriggerMode(uint8_t INT0x, INT_TriggerMode_Typedef TriggerMode);
 149      =6  void INT1_SetTriggerMode(uint8_t INT1x, INT_TriggerMode_Typedef TriggerMode);
 150      =6  #if !defined (SC95R751)
 151      =6  void INT2_SetTriggerMode(uint8_t INT2x, INT_TriggerMode_Typedef TriggerMode);
 152      =6  #endif
 153      =6  void INT0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 154      =6  void INT1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 155      =6  #if !defined (SC95R751)
 156      =6  void INT2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 157      =6  #endif
 158      =6  
 159      =6  #endif
 160      =6  
 161      =6  
  25      =5  #include "sc95f_uart0.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  #ifndef _sc95f_UART0_H_
  11      =6  #define _sc95f_UART0_H_
  12      =6  
  13      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  14      =6  
  15      =6  #if !defined (SC95R751)
  16      =6  
  17      =6  #define UART0_BaudRate_FsysDIV12 0X00 
  18      =6  #define UART0_BaudRate_FsysDIV4 0X01  
  19      =6  
  20      =6  typedef enum
  21      =6  {
  22      =6    UART0_CLOCK_TIMER1 = (uint8_t)0X00, 
  23      =6    UART0_CLOCK_TIMER2 = (uint8_t)0X30  
  24      =6  } UART0_Clock_Typedef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    UART0_Mode_8B = 0X00,  
  29      =6    UART0_Mode_10B = 0X40, 
  30      =6    UART0_Mode_11B = 0XC0  
  31      =6  } UART0_Mode_Typedef;
  32      =6  
  33      =6  typedef enum
  34      =6  {
  35      =6    UART0_RX_ENABLE = 0x10, 
  36      =6    UART0_RX_DISABLE = 0x00 
  37      =6  } UART0_RX_Typedef;
  38      =6  
  39      =6  typedef enum
  40      =6  {
  41      =6    UART0_FLAG_RI = 0X01, 
  42      =6    UART0_FLAG_TI = 0X02  
  43      =6  } UART0_Flag_Typedef;
  44      =6  
  45      =6  typedef enum
  46      =6  {
  47      =6    UART0_STATE_READY = 0x00,   
  48      =6    UART0_STATE_BUSY = 0x01,    
  49      =6    UART0_STATE_ERROR = 0x02,   
  50      =6    UART0_STATE_TIMEOUT = 0x03  
  51      =6  } UART0_StatusTypeDef;
  52      =6  
  53      =6  typedef struct __UART0_HandleInfoDef
  54      =6  {
  55      =6    union
  56      =6    {
  57      =6      uint8_t* Size_u8;             
  58      =6      uint16_t* Size_u16;           
  59      =6    } pTxBuffPtr;                                                                         
  60      =6    uint8_t TxXferSize;             
  61      =6    uint8_t TxXferCount;            
  62      =6    union
  63      =6    {
  64      =6      uint8_t* Size_u8;              
  65      =6      uint16_t* Size_u16;           
  66      =6    } pRxBuffPtr;                                                                         
  67      =6    uint8_t RxXferSize;              
  68      =6    uint8_t RxXferCount;              
  69      =6    UART0_StatusTypeDef TxState;      
  70      =6    UART0_StatusTypeDef RxState;      
  71      =6  } UART0_HandleInfoDef;
  72      =6  
  73      =6  
  74      =6  
  82      =6  #define UART0_GetFlagStatus(UART0_Flag) ((UART0_Flag == UART0_FLAG_TI) ? (TI):(RI))
  83      =6  
  84      =6  
  91      =6  #define UART0_ClearFlag(UART0_Flag) CLEAR_BIT(SCON,UART0_Flag)
  92      =6  
  93      =6  void UART0_DeInit(void);
  94      =6  void UART0_Init(uint32_t Uart0Fsys, uint32_t BaudRate, UART0_Mode_Typedef Mode,
  95      =6                  UART0_Clock_Typedef ClockMode, UART0_RX_Typedef RxMode);
  96      =6  void UART0_SendData8(uint8_t Data);
  97      =6  uint8_t UART0_ReceiveData8(void);
  98      =6  void UART0_SendData9(uint16_t Data);
  99      =6  uint16_t UART0_ReceiveData9(void);
 100      =6  void UART0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 101      =6  
 102      =6  StatusTypeDef UART0_Transmit(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Time
             -out);
 103      =6  StatusTypeDef UART0_Transmit_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 104      =6  StatusTypeDef UART0_Transmit_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 105      =6  
 106      =6  StatusTypeDef UART0_Receive(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Timeo
             -ut);
 107      =6  StatusTypeDef UART0_Receive_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 108      =6  StatusTypeDef UART0_Receive_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 109      =6  
 110      =6  #endif
 111      =6  #endif
 112      =6  
  26      =5  #include "sc95f_usci0.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI0_H_
  12      =6  #define _sc95f_USCI0_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI0_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI0_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  20      =6          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)
  21      =6  typedef enum
  22      =6  {
  23      =6    USCI0_Mode_SC = (uint8_t)0x00,  
  24      =6    USCI0_Mode_SPI = (uint8_t)0x01, 
  25      =6    USCI0_Mode_TWI = (uint8_t)0x02, 
  26      =6    USCI0_Mode_UART = (uint8_t)0x03 
  27      =6  } USCI0_CommunicationMode_TypeDef;
  28      =6  #else
  36      =6  
  37      =6  typedef enum
  38      =6  {
  39      =6    USCI0_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  40      =6    USCI0_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  41      =6  } USCI0_SPI_FirstBit_TypeDef;
  42      =6  
  43      =6  typedef enum
  44      =6  {
  45      =6    USCI0_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  46      =6    USCI0_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  47      =6    USCI0_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  48      =6    USCI0_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  49      =6    USCI0_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  50      =6    USCI0_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  51      =6    USCI0_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  52      =6    USCI0_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  53      =6  } USCI0_SPI_BaudRatePrescaler_TypeDef;
  54      =6  
  55      =6  typedef enum
  56      =6  {
  57      =6    USCI0_SPI_MODE_MASTER = (uint8_t)0x20, 
  58      =6    USCI0_SPI_MODE_SLAVE = (uint8_t)0x00   
  59      =6  } USCI0_SPI_Mode_TypeDef;
  60      =6  
  61      =6  typedef enum
  62      =6  {
  63      =6    USCI0_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  64      =6    USCI0_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  65      =6  } USCI0_SPI_ClockPolarity_TypeDef;
  66      =6  
  67      =6  typedef enum
  68      =6  {
  69      =6    USCI0_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  70      =6    USCI0_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  71      =6  } USCI0_SPI_ClockPhase_TypeDef;
  72      =6  
  73      =6  typedef enum
  74      =6  {
  75      =6    USCI0_SPI_TXE_DISINT = (uint8_t)0x00, 
  76      =6    USCI0_SPI_TXE_ENINT = (uint8_t)0x01   
  77      =6  } USCI0_SPI_TXE_INT_TypeDef;
  78      =6  
  79      =6  typedef enum
  80      =6  {
  81      =6    USCI0_SPI_DATA8 = (uint8_t)0x00, 
  82      =6    USCI0_SPI_DATA16 = (uint8_t)0x02 
  83      =6  } USCI0_TransmissionMode_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI0_TWI_1024 = (uint8_t)0x00, 
  88      =6    USCI0_TWI_512 = (uint8_t)0x01,  
  89      =6    USCI0_TWI_256 = (uint8_t)0x02,  
  90      =6    USCI0_TWI_128 = (uint8_t)0x03,  
  91      =6    USCI0_TWI_64 = (uint8_t)0x04,   
  92      =6    USCI0_TWI_32 = (uint8_t)0x05,   
  93      =6    USCI0_TWI_16 = (uint8_t)0x06,   
  94      =6  } USCI0_TWI_MasterCommunicationRate_TypeDef;
  95      =6  
  96      =6  typedef enum
  97      =6  {
  98      =6    
  99      =6    USCI0_TWI_SlaveIdle = 0x00,           
 100      =6    USCI0_TWI_SlaveReceivedaAddress = 0x01,
 101      =6    USCI0_TWI_SlaveReceivedaData = 0x02,
 102      =6    USCI0_TWI_SlaveSendData = 0x03,
 103      =6    USCI0_TWI_SlaveReceivedaUACK = 0x04,
 104      =6    USCI0_TWI_SlaveDisableACK = 0x05,
 105      =6    USCI0_TWI_SlaveAddressError = 0x06,
 106      =6    
 107      =6    USCI0_TWI_MasterIdle = 0x00,          
 108      =6    USCI0_TWI_MasterSendAddress = 0x01,
 109      =6    USCI0_TWI_MasterSendData = 0x02,
 110      =6    USCI0_TWI_MasterReceivedaData = 0x03,
 111      =6    USCI0_TWI_MasterReceivedaUACK = 0x04,
 112      =6  } USCI0_TWIState_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI0_UART_Mode_8B = 0X00,  
 117      =6    USCI0_UART_Mode_10B = 0X40, 
 118      =6    USCI0_UART_Mode_11B = 0X80  
 119      =6  } USCI0_UART_Mode_TypeDef;
 120      =6  
 121      =6  typedef enum
 122      =6  {
 123      =6    USCI0_UART_RX_ENABLE = 0X10, 
 124      =6    USCI0_UART_RX_DISABLE = 0X00 
 125      =6  } USCI0_UART_RX_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI0_SPI_FLAG_SPIF = (uint8_t)0x80, 
 130      =6    USCI0_SPI_FLAG_WCOL = (uint8_t)0x40, 
 131      =6    USCI0_SPI_FLAG_TXE = (uint8_t)0x08,  
 132      =6    USCI0_TWI_FLAG_TWIF = (uint8_t)0x40, 
 133      =6    USCI0_TWI_FLAG_GCA = (uint8_t)0x10,  
 134      =6    USCI0_TWI_FLAG_MSTR = (uint8_t)0x20, 
 135      =6    USCI0_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 136      =6    USCI0_UART_FLAG_RI = (uint8_t)0x01, 
 137      =6    USCI0_UART_FLAG_TI = (uint8_t)0x02, 
 138      =6  } USCI0_Flag_TypeDef;
 139      =6  
 140      =6  typedef enum
 141      =6  {
 142      =6    USCI0_TWI_Write = 0x00, 
 143      =6    USCI0_TWI_Read = 0x01,  
 144      =6  } USCI0_TWI_RWType;
 145      =6  
 146      =6  typedef enum
 147      =6  {
 148      =6    USCI0_STATE_READY = 0x00,   
 149      =6    USCI0_STATE_BUSY = 0x01,    
 150      =6    USCI0_STATE_ERROR = 0x02,   
 151      =6    USCI0_STATE_TIMEOUT = 0x03,  
 152      =6    USCI0_STATE_WAIT = 0x04,   
 153      =6  } USCI0_StatusTypeDef;
 154      =6  
 155      =6  typedef struct __USCI0_HandleInfoDef
 156      =6  {
 157      =6    union
 158      =6    {
 159      =6      uint8_t* Size_u8;              
 160      =6      uint16_t* Size_u16;           
 161      =6    } pTxBuffPtr;
 162      =6    uint8_t TxXferSize;              
 163      =6    uint8_t TxXferCount;            
 164      =6    union
 165      =6    {
 166      =6      uint8_t* Size_u8;              
 167      =6      uint16_t* Size_u16;           
 168      =6    } pRxBuffPtr;
 169      =6    uint8_t RxXferSize;              
 170      =6    uint8_t RxXferCount;              
 171      =6    USCI0_StatusTypeDef TxState;      
 172      =6    USCI0_StatusTypeDef RxState;      
 173      =6  } USCI0_HandleInfoDef;
 174      =6  
 175      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 237      =6  
 238      =6  void USCI0_DeInit(void);
 239      =6  
 240      =6  
 241      =6  void USCI0_SPI_Init(USCI0_SPI_FirstBit_TypeDef FirstBit,
 242      =6                      USCI0_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI0_SPI_Mode_TypeDef Mode,
 243      =6                      USCI0_SPI_ClockPolarity_TypeDef ClockPolarity, USCI0_SPI_ClockPhase_TypeDef ClockPhase
             -,
 244      =6                      USCI0_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI0_TransmissionMode_TypeDef TransmissionMode
             -);
 245      =6  void USCI0_TransmissionMode(USCI0_TransmissionMode_TypeDef TransmissionMode);
 246      =6  void USCI0_SPI_Cmd(FunctionalState NewState);
 247      =6  void USCI0_SPI_SendData_8(uint8_t Data);
 248      =6  uint8_t USCI0_SPI_ReceiveData_8(void);
 249      =6  void USCI0_SPI_SendData_16(uint16_t Data);
 250      =6  uint16_t USCI0_SPI_ReceiveData_16(void);
 251      =6  
 252      =6  StatusTypeDef USCI0_SPI_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 253      =6  StatusTypeDef USCI0_SPI_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 254      =6  StatusTypeDef USCI0_SPI_TransmitReceive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 255      =6  
 256      =6  StatusTypeDef USCI0_SPI_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 257      =6  StatusTypeDef USCI0_SPI_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 258      =6  StatusTypeDef USCI0_SPI_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 259      =6  StatusTypeDef USCI0_SPI_TransmitReceive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 260      =6  
 261      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
 262      =6          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)\
 263      =6          || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
 264      =6  uint8_t USCI0_SPI_WriteFIFO(uint16_t* sbuf, uint8_t length);
 265      =6  void USCI0_SPIFIFO_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 266      =6  USCI0_StatusTypeDef USCI0_SPI_Receive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 267      =6  USCI0_StatusTypeDef USCI0_SPI_TransmitReceive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 268      =6  #endif
 269      =6  
 270      =6  
 271      =6  void USCI0_TWI_Slave_Init(uint8_t TWI_Address);
 272      =6  void USCI0_TWI_MasterCommunicationRate(USCI0_TWI_MasterCommunicationRate_TypeDef
 273      =6                                         TWI_MasterCommunicationRate);
 274      =6  void USCI0_TWI_Start(void);
 275      =6  void USCI0_TWI_MasterModeStop(void);
 276      =6  void USCI0_TWI_SendAddr(uint8_t Addr, USCI0_TWI_RWType RW);
 277      =6  void USCI0_TWI_SlaveClockExtension(FunctionalState NewState);
 278      =6  void USCI0_TWI_AcknowledgeConfig(FunctionalState NewState);
 279      =6  void USCI0_TWI_GeneralCallCmd(FunctionalState NewState);
 280      =6  FlagStatus USCI0_GetTWIStatus(USCI0_TWIState_TypeDef USCI0_TWIState);
 281      =6  void USCI0_TWI_Cmd(FunctionalState NewState);
 282      =6  void USCI0_TWI_SendData(uint8_t Data);
 283      =6  uint8_t USCI0_TWI_ReceiveData(void);
 284      =6  
 285      =6  StatusTypeDef USCI0_TWI_Master_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 286      =6  StatusTypeDef USCI0_TWI_Slave_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 287      =6  
 288      =6  StatusTypeDef USCI0_TWI_Master_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 289      =6  StatusTypeDef USCI0_TWI_Master_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 290      =6  
 291      =6  StatusTypeDef USCI0_TWI_Slave_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 292      =6  StatusTypeDef USCI0_TWI_Slave_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 293      =6  
 294      =6  StatusTypeDef USCI0_TWI_Master_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 295      =6  StatusTypeDef USCI0_TWI_Slave_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 296      =6  
 297      =6  StatusTypeDef USCI0_TWI_Master_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 298      =6  StatusTypeDef USCI0_TWI_Master_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 299      =6  
 300      =6  StatusTypeDef USCI0_TWI_Slave_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 301      =6  StatusTypeDef USCI0_TWI_Slave_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 302      =6  
 303      =6  
 304      =6  void USCI0_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI0_UART_Mode_TypeDef Mode,
 305      =6                       USCI0_UART_RX_TypeDef RxMode);
 306      =6  void USCI0_UART_SendData8(uint8_t Data);
 307      =6  uint8_t USCI0_UART_ReceiveData8(void);
 308      =6  void USCI0_UART_SendData9(uint16_t Data);
 309      =6  uint16_t USCI0_UART_ReceiveData9(void);
 310      =6  
 311      =6  StatusTypeDef USCI0_UART_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 312      =6  StatusTypeDef USCI0_UART_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 313      =6  StatusTypeDef USCI0_UART_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 314      =6  StatusTypeDef USCI0_UART_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 315      =6  StatusTypeDef USCI0_UART_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 316      =6  StatusTypeDef USCI0_UART_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 317      =6  
 318      =6  
 319      =6  void USCI0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 320      =6  FlagStatus USCI0_GetFlagStatus(USCI0_Flag_TypeDef USCI0_FLAG);
 321      =6  void USCI0_ClearFlag(USCI0_Flag_TypeDef USCI0_FLAG);
 322      =6  
 323      =6  
 324      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 339      =6  
 340      =6  #endif
 341      =6  
 342      =6  
  27      =5  #include "sc95f_usci1.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI1_H_
  12      =6  #define _sc95f_USCI1_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  #define USCI1_UART_BaudRate_FsysDIV12 0X00 
  18      =6  #define USCI1_UART_BaudRate_FsysDIV4 0X01  
  19      =6  
  20      =6  typedef enum
  21      =6  {
  22      =6    USCI1_Mode_SPI = (uint8_t)0x01, 
  23      =6    USCI1_Mode_TWI = (uint8_t)0x02, 
  24      =6    USCI1_Mode_UART = (uint8_t)0x03 
  25      =6  } USCI1_CommunicationMode_TypeDef;
  26      =6  
  27      =6  typedef enum
  28      =6  {
  29      =6    USCI1_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  30      =6    USCI1_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  31      =6  } USCI1_SPI_FirstBit_TypeDef;
  32      =6  
  33      =6  typedef enum
  34      =6  {
  35      =6    USCI1_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  36      =6    USCI1_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  37      =6    USCI1_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  38      =6    USCI1_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  39      =6    USCI1_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  40      =6    USCI1_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  41      =6    USCI1_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  42      =6    USCI1_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  43      =6  } USCI1_SPI_BaudRatePrescaler_TypeDef;
  44      =6  
  45      =6  typedef enum
  46      =6  {
  47      =6    USCI1_SPI_MODE_MASTER = (uint8_t)0x20, 
  48      =6    USCI1_SPI_MODE_SLAVE = (uint8_t)0x00   
  49      =6  } USCI1_SPI_Mode_TypeDef;
  50      =6  
  51      =6  typedef enum
  52      =6  {
  53      =6    USCI1_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  54      =6    USCI1_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  55      =6  } USCI1_SPI_ClockPolarity_TypeDef;
  56      =6  
  57      =6  typedef enum
  58      =6  {
  59      =6    USCI1_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  60      =6    USCI1_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  61      =6  } USCI1_SPI_ClockPhase_TypeDef;
  62      =6  
  63      =6  typedef enum
  64      =6  {
  65      =6    USCI1_SPI_TXE_DISINT = (uint8_t)0x00, 
  66      =6    USCI1_SPI_TXE_ENINT = (uint8_t)0x01   
  67      =6  } USCI1_SPI_TXE_INT_TypeDef;
  68      =6  
  69      =6  typedef enum
  70      =6  {
  71      =6    USCI1_SPI_DATA8 = (uint8_t)0x00, 
  72      =6    USCI1_SPI_DATA16 = (uint8_t)0x02 
  73      =6  } USCI1_TransmissionMode_TypeDef;
  74      =6  
  75      =6  typedef enum
  76      =6  {
  77      =6    USCI1_TWI_1024 = (uint8_t)0x00, 
  78      =6    USCI1_TWI_512 = (uint8_t)0x01,  
  79      =6    USCI1_TWI_256 = (uint8_t)0x02,  
  80      =6    USCI1_TWI_128 = (uint8_t)0x03,  
  81      =6    USCI1_TWI_64 = (uint8_t)0x04,   
  82      =6    USCI1_TWI_32 = (uint8_t)0x05,   
  83      =6    USCI1_TWI_16 = (uint8_t)0x06,   
  84      =6  } USCI1_TWI_MasterCommunicationRate_TypeDef;
  85      =6  
  86      =6  typedef enum
  87      =6  {
  88      =6    
  89      =6    USCI1_TWI_SlaveIdle = 0x00,           
  90      =6    USCI1_TWI_SlaveReceivedaAddress = 0x01,
  91      =6    USCI1_TWI_SlaveReceivedaData = 0x02,
  92      =6    USCI1_TWI_SlaveSendData = 0x03,
  93      =6    USCI1_TWI_SlaveReceivedaUACK = 0x04,
  94      =6    USCI1_TWI_SlaveDisableACK = 0x05,
  95      =6    USCI1_TWI_SlaveAddressError = 0x06,
  96      =6    
  97      =6    USCI1_TWI_MasterIdle = 0x00,          
  98      =6    USCI1_TWI_MasterSendAddress = 0x01,
  99      =6    USCI1_TWI_MasterSendData = 0x02,
 100      =6    USCI1_TWI_MasterReceivedaData = 0x03,
 101      =6    USCI1_TWI_MasterReceivedaUACK = 0x04,
 102      =6  } USCI1_TWIState_TypeDef;
 103      =6  
 104      =6  typedef enum
 105      =6  {
 106      =6    USCI1_UART_Mode_8B = 0X00,  
 107      =6    USCI1_UART_Mode_10B = 0X40, 
 108      =6    USCI1_UART_Mode_11B = 0X80  
 109      =6  } USCI1_UART_Mode_TypeDef;
 110      =6  
 111      =6  typedef enum
 112      =6  {
 113      =6    USCI1_UART_RX_ENABLE = 0X10, 
 114      =6    USCI1_UART_RX_DISABLE = 0X00 
 115      =6  } USCI1_UART_RX_TypeDef;
 116      =6  
 117      =6  typedef enum
 118      =6  {
 119      =6    USCI1_SPI_FLAG_SPIF = (uint8_t)0x80, 
 120      =6    USCI1_SPI_FLAG_WCOL = (uint8_t)0x40, 
 121      =6    USCI1_SPI_FLAG_TXE = (uint8_t)0x08,  
 122      =6    USCI1_TWI_FLAG_TWIF = (uint8_t)0x40, 
 123      =6    USCI1_TWI_FLAG_GCA = (uint8_t)0x10,  
 124      =6    USCI1_TWI_FLAG_MSTR = (uint8_t)0x20, 
 125      =6    USCI1_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 126      =6    USCI1_UART_FLAG_RI = (uint8_t)0x01, 
 127      =6    USCI1_UART_FLAG_TI = (uint8_t)0x02, 
 128      =6  } USCI1_Flag_TypeDef;
 129      =6  
 130      =6  typedef enum
 131      =6  {
 132      =6    USCI1_TWI_Write = 0x00, 
 133      =6    USCI1_TWI_Read = 0x01,  
 134      =6  } USCI1_TWI_RWType;
 135      =6  
 136      =6  typedef enum
 137      =6  {
 138      =6    USCI1_STATE_READY = 0x00,   
 139      =6    USCI1_STATE_BUSY = 0x01,    
 140      =6    USCI1_STATE_ERROR = 0x02,   
 141      =6    USCI1_STATE_TIMEOUT = 0x03,  
 142      =6          USCI1_STATE_WAIT = 0x04,   
 143      =6  } USCI1_StatusTypeDef;
 144      =6  
 145      =6  typedef struct __USCI1_HandleInfoDef
 146      =6  {
 147      =6    union 
 148      =6    {
 149      =6      uint8_t* Size_u8;              
 150      =6      uint16_t* Size_u16;           
 151      =6    }pTxBuffPtr;
 152      =6    uint8_t TxXferSize;              
 153      =6          uint8_t TxXferCount;            
 154      =6    union 
 155      =6    {
 156      =6      uint8_t* Size_u8;              
 157      =6      uint16_t* Size_u16;           
 158      =6    }pRxBuffPtr;
 159      =6    uint8_t RxXferSize;              
 160      =6          uint8_t RxXferCount;              
 161      =6    USCI1_StatusTypeDef TxState;      
 162      =6    USCI1_StatusTypeDef RxState;      
 163      =6  } USCI1_HandleInfoDef;
 164      =6  
 165      =6  
 166      =6  void USCI1_DeInit(void);
 167      =6  
 168      =6  
 169      =6  void USCI1_SPI_Init(USCI1_SPI_FirstBit_TypeDef FirstBit,
 170      =6                      USCI1_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI1_SPI_Mode_TypeDef Mode,
 171      =6                      USCI1_SPI_ClockPolarity_TypeDef ClockPolarity, USCI1_SPI_ClockPhase_TypeDef ClockPhase
             -,
 172      =6                      USCI1_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI1_TransmissionMode_TypeDef TransmissionMode
             -);
 173      =6  void USCI1_TransmissionMode(USCI1_TransmissionMode_TypeDef TransmissionMode);
 174      =6  void USCI1_SPI_Cmd(FunctionalState NewState);
 175      =6  void USCI1_SPI_SendData_8(uint8_t Data);
 176      =6  uint8_t USCI1_SPI_ReceiveData_8(void);
 177      =6  void USCI1_SPI_SendData_16(uint16_t Data);
 178      =6  uint16_t USCI1_SPI_ReceiveData_16(void);
 179      =6  
 180      =6  StatusTypeDef USCI1_SPI_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t 
             -Timeout);
 181      =6  StatusTypeDef USCI1_SPI_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 182      =6  StatusTypeDef USCI1_SPI_TransmitReceive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 183      =6  
 184      =6  StatusTypeDef USCI1_SPI_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 185      =6  StatusTypeDef USCI1_SPI_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 186      =6  StatusTypeDef USCI1_SPI_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 187      =6  StatusTypeDef USCI1_SPI_TransmitReceive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 188      =6  
 189      =6  
 190      =6  void USCI1_TWI_Slave_Init(uint8_t TWI_Address);
 191      =6  void USCI1_TWI_MasterCommunicationRate(USCI1_TWI_MasterCommunicationRate_TypeDef
 192      =6                                         TWI_MasterCommunicationRate);
 193      =6  void USCI1_TWI_Start(void);
 194      =6  void USCI1_TWI_MasterModeStop(void);
 195      =6  void USCI1_TWI_SendAddr(uint8_t Addr, USCI1_TWI_RWType RW);
 196      =6  void USCI1_TWI_SlaveClockExtension(FunctionalState NewState);
 197      =6  void USCI1_TWI_AcknowledgeConfig(FunctionalState NewState);
 198      =6  void USCI1_TWI_GeneralCallCmd(FunctionalState NewState);
 199      =6  FlagStatus USCI1_GetTWIStatus(USCI1_TWIState_TypeDef USCI1_TWIState);
 200      =6  void USCI1_TWI_Cmd(FunctionalState NewState);
 201      =6  void USCI1_TWI_SendData(uint8_t Data);
 202      =6  uint8_t USCI1_TWI_ReceiveData(void);
 203      =6  
 204      =6  StatusTypeDef USCI1_TWI_Master_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 205      =6  StatusTypeDef USCI1_TWI_Slave_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 206      =6  
 207      =6  StatusTypeDef USCI1_TWI_Master_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 208      =6  StatusTypeDef USCI1_TWI_Master_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 209      =6  
 210      =6  StatusTypeDef USCI1_TWI_Slave_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 211      =6  StatusTypeDef USCI1_TWI_Slave_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 212      =6  
 213      =6  StatusTypeDef USCI1_TWI_Master_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 214      =6  StatusTypeDef USCI1_TWI_Slave_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 215      =6  
 216      =6  StatusTypeDef USCI1_TWI_Master_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 217      =6  StatusTypeDef USCI1_TWI_Master_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 218      =6  
 219      =6  StatusTypeDef USCI1_TWI_Slave_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size);
 220      =6  StatusTypeDef USCI1_TWI_Slave_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 221      =6  
 222      =6  
 223      =6  void USCI1_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI1_UART_Mode_TypeDef Mode,
 224      =6                       USCI1_UART_RX_TypeDef RxMode);
 225      =6  void USCI1_UART_SendData8(uint8_t Data);
 226      =6  uint8_t USCI1_UART_ReceiveData8(void);
 227      =6  void USCI1_UART_SendData9(uint16_t Data);
 228      =6  uint16_t USCI1_UART_ReceiveData9(void);
 229      =6  
 230      =6  StatusTypeDef USCI1_UART_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_
             -t Timeout);
 231      =6  StatusTypeDef USCI1_UART_Transmit_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 232      =6  StatusTypeDef USCI1_UART_Transmit_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 233      =6  StatusTypeDef USCI1_UART_Receive(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 234      =6  StatusTypeDef USCI1_UART_Receive_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 235      =6  StatusTypeDef USCI1_UART_Receive_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 236      =6  
 237      =6  
 238      =6  void USCI1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 239      =6  FlagStatus USCI1_GetFlagStatus(USCI1_Flag_TypeDef USCI1_FLAG);
 240      =6  void USCI1_ClearFlag(USCI1_Flag_TypeDef USCI1_FLAG);
 241      =6  
 242      =6  #endif
 243      =6  
 244      =6  
  28      =5  #include "sc95f_usci2.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI2_H_
  12      =6  #define _sc95f_USCI2_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI2_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI2_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI2_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI2_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI2_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI2_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI2_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI2_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI2_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI2_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI2_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI2_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI2_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI2_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI2_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI2_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI2_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI2_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI2_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI2_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI2_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI2_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI2_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI2_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI2_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI2_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI2_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI2_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI2_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI2_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI2_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI2_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI2_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI2_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI2_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI2_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI2_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI2_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI2_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI2_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI2_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI2_TWI_SlaveIdle = 0x00,
  88      =6    USCI2_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI2_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI2_TWI_SlaveSendData = 0x03,
  91      =6    USCI2_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI2_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI2_TWI_SlaveAddressError = 0x06,
  94      =6    USCI2_TWI_MasterIdle = 0x00,
  95      =6    USCI2_TWI_MasterSendAddress = 0x01,
  96      =6    USCI2_TWI_MasterSendData = 0x02,
  97      =6    USCI2_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI2_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI2_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI2_UART_Mode_8B = 0X00,  
 104      =6    USCI2_UART_Mode_10B = 0X40, 
 105      =6    USCI2_UART_Mode_11B = 0X80  
 106      =6  } USCI2_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI2_UART_RX_ENABLE = 0X10, 
 111      =6    USCI2_UART_RX_DISABLE = 0X00 
 112      =6  } USCI2_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI2_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI2_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI2_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI2_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI2_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI2_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI2_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI2_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI2_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI2_Flag_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI2_TWI_Write = 0x00, 
 130      =6    USCI2_TWI_Read = 0x01,  
 131      =6  } USCI2_TWI_RWType;
 132      =6  
 133      =6  typedef enum
 134      =6  {
 135      =6    USCI2_STATE_READY = 0x00,   
 136      =6    USCI2_STATE_BUSY = 0x01,    
 137      =6    USCI2_STATE_ERROR = 0x02,   
 138      =6    USCI2_STATE_TIMEOUT = 0x03,  
 139      =6          USCI2_STATE_WAIT = 0x04,   
 140      =6  } USCI2_StatusTypeDef;
 141      =6  
 142      =6  typedef struct __USCI2_HandleInfoDef
 143      =6  {
 144      =6    union
 145      =6    {
 146      =6      uint8_t* Size_u8;              
 147      =6      uint16_t* Size_u16;           
 148      =6    } pTxBuffPtr;
 149      =6    uint8_t TxXferSize;              
 150      =6    uint8_t TxXferCount;            
 151      =6    union
 152      =6    {
 153      =6      uint8_t* Size_u8;              
 154      =6      uint16_t* Size_u16;           
 155      =6    } pRxBuffPtr;
 156      =6    uint8_t RxXferSize;              
 157      =6    uint8_t RxXferCount;              
 158      =6    USCI2_StatusTypeDef TxState;      
 159      =6    USCI2_StatusTypeDef RxState;      
 160      =6  } USCI2_HandleInfoDef;
 161      =6  
 162      =6  void USCI2_DeInit(void);
 163      =6  
 164      =6  void USCI2_SPI_Init(USCI2_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI2_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI2_SPI_Mode_TypeDef Mode,
 166      =6                      USCI2_SPI_ClockPolarity_TypeDef ClockPolarity, USCI2_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI2_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI2_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI2_TransmissionMode(USCI2_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI2_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI2_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI2_SPI_ReceiveData_8(void);
 172      =6  void USCI2_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI2_SPI_ReceiveData_16(void);
 174      =6  
 175      =6  StatusTypeDef USCI2_SPI_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =6  StatusTypeDef USCI2_SPI_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =6  StatusTypeDef USCI2_SPI_TransmitReceive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =6  
 179      =6  StatusTypeDef USCI2_SPI_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 180      =6  StatusTypeDef USCI2_SPI_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI2_SPI_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 182      =6  StatusTypeDef USCI2_SPI_TransmitReceive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =6  
 184      =6  
 185      =6  void USCI2_TWI_Slave_Init(uint8_t TWI_Address);
 186      =6  void USCI2_TWI_MasterCommunicationRate(USCI2_TWI_MasterCommunicationRate_TypeDef
 187      =6                                         TWI_MasterCommunicationRate);
 188      =6  void USCI2_TWI_Start(void);
 189      =6  void USCI2_TWI_MasterModeStop(void);
 190      =6  void USCI2_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =6  void USCI2_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =6  void USCI2_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =6  FlagStatus USCI2_GetTWIStatus(USCI2_TWIState_TypeDef USCI2_TWIState);
 194      =6  void USCI2_TWI_Cmd(FunctionalState NewState);
 195      =6  void USCI2_TWI_SendAddr(uint8_t Addr, USCI2_TWI_RWType RW);
 196      =6  void USCI2_TWI_SendData(uint8_t Data);
 197      =6  uint8_t USCI2_TWI_ReceiveData(void);
 198      =6  
 199      =6  StatusTypeDef USCI2_TWI_Master_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =6  StatusTypeDef USCI2_TWI_Slave_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =6  
 202      =6  StatusTypeDef USCI2_TWI_Master_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =6  StatusTypeDef USCI2_TWI_Master_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 204      =6  
 205      =6  StatusTypeDef USCI2_TWI_Slave_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =6  StatusTypeDef USCI2_TWI_Slave_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 207      =6  
 208      =6  StatusTypeDef USCI2_TWI_Master_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =6  StatusTypeDef USCI2_TWI_Slave_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =6  
 211      =6  StatusTypeDef USCI2_TWI_Master_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =6  StatusTypeDef USCI2_TWI_Master_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 213      =6  
 214      =6  StatusTypeDef USCI2_TWI_Slave_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 215      =6  StatusTypeDef USCI2_TWI_Slave_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 216      =6  
 217      =6  
 218      =6  void USCI2_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI2_UART_Mode_TypeDef Mode,
 219      =6                       USCI2_UART_RX_TypeDef RxMode);
 220      =6  void USCI2_UART_SendData8(uint8_t Data);
 221      =6  uint8_t USCI2_UART_ReceiveData8(void);
 222      =6  void USCI2_UART_SendData9(uint16_t Data);
 223      =6  uint16_t USCI2_UART_ReceiveData9(void);
 224      =6  
 225      =6  StatusTypeDef USCI2_UART_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =6  StatusTypeDef USCI2_UART_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 227      =6  StatusTypeDef USCI2_UART_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 228      =6  StatusTypeDef USCI2_UART_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =6  StatusTypeDef USCI2_UART_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 230      =6  StatusTypeDef USCI2_UART_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 231      =6  
 232      =6  
 233      =6  void USCI2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =6  FlagStatus USCI2_GetFlagStatus(USCI2_Flag_TypeDef USCI2_FLAG);
 235      =6  void USCI2_ClearFlag(USCI2_Flag_TypeDef USCI2_FLAG);
 236      =6  
 237      =6  #endif
 238      =6  
 239      =6  
  29      =5  #include "sc95f_usci3.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI3_H_
  12      =6  #define _sc95f_USCI3_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI3_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI3_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI3_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI3_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI3_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI3_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI3_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI3_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI3_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI3_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI3_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI3_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI3_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI3_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI3_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI3_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI3_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI3_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI3_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI3_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI3_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI3_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI3_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI3_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI3_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI3_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI3_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI3_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI3_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI3_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI3_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI3_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI3_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI3_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI3_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI3_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI3_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI3_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI3_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI3_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI3_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI3_TWI_SlaveIdle = 0x00,
  88      =6    USCI3_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI3_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI3_TWI_SlaveSendData = 0x03,
  91      =6    USCI3_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI3_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI3_TWI_SlaveAddressError = 0x06,
  94      =6    USCI3_TWI_MasterIdle = 0x00,
  95      =6    USCI3_TWI_MasterSendAddress = 0x01,
  96      =6    USCI3_TWI_MasterSendData = 0x02,
  97      =6    USCI3_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI3_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI3_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI3_UART_Mode_8B = 0X00,  
 104      =6    USCI3_UART_Mode_10B = 0X40, 
 105      =6    USCI3_UART_Mode_11B = 0X80  
 106      =6  } USCI3_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI3_UART_RX_ENABLE = 0X10, 
 111      =6    USCI3_UART_RX_DISABLE = 0X00 
 112      =6  } USCI3_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI3_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI3_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI3_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI3_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI3_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI3_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI3_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI3_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI3_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI3_Flag_TypeDef;
 126      =6  
 127      =6  
 128      =6  typedef enum
 129      =6  {
 130      =6    USCI3_STATE_READY = 0x00,   
 131      =6    USCI3_STATE_BUSY = 0x01,    
 132      =6    USCI3_STATE_ERROR = 0x02,   
 133      =6    USCI3_STATE_TIMEOUT = 0x03,  
 134      =6    USCI3_STATE_WAIT = 0x04,   
 135      =6  } USCI3_StatusTypeDef;
 136      =6  
 137      =6  typedef struct __USCI3_HandleInfoDef
 138      =6  {
 139      =6    union
 140      =6    {
 141      =6      uint8_t* Size_u8;              
 142      =6      uint16_t* Size_u16;           
 143      =6    } pTxBuffPtr;
 144      =6    uint8_t TxXferSize;              
 145      =6    uint8_t TxXferCount;            
 146      =6    union
 147      =6    {
 148      =6      uint8_t* Size_u8;              
 149      =6      uint16_t* Size_u16;           
 150      =6    } pRxBuffPtr;
 151      =6    uint8_t RxXferSize;              
 152      =6    uint8_t RxXferCount;              
 153      =6    USCI3_StatusTypeDef TxState;      
 154      =6    USCI3_StatusTypeDef RxState;      
 155      =6  } USCI3_HandleInfoDef;
 156      =6  typedef enum
 157      =6  {
 158      =6    USCI3_TWI_Write = 0x00, 
 159      =6    USCI3_TWI_Read = 0x01,  
 160      =6  } USCI3_TWI_RWType;
 161      =6  
 162      =6  void USCI3_DeInit(void);
 163      =6  
 164      =6  void USCI3_SPI_Init(USCI3_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI3_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI3_SPI_Mode_TypeDef Mode,
 166      =6                      USCI3_SPI_ClockPolarity_TypeDef ClockPolarity, USCI3_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI3_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI3_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI3_TransmissionMode(USCI3_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI3_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI3_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI3_SPI_ReceiveData_8(void);
 172      =6  void USCI3_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI3_SPI_ReceiveData_16(void);
 174      =6  StatusTypeDef USCI3_SPI_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =6  StatusTypeDef USCI3_SPI_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =6  StatusTypeDef USCI3_SPI_TransmitReceive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =6  
 178      =6  StatusTypeDef USCI3_SPI_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 179      =6  StatusTypeDef USCI3_SPI_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 180      =6  StatusTypeDef USCI3_SPI_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI3_SPI_TransmitReceive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =6  
 183      =6  
 184      =6  void USCI3_TWI_Slave_Init(uint8_t TWI_Address);
 185      =6  void USCI3_TWI_MasterCommunicationRate(USCI3_TWI_MasterCommunicationRate_TypeDef
 186      =6                                         TWI_MasterCommunicationRate);
 187      =6  void USCI3_TWI_Start(void);
 188      =6  void USCI3_TWI_MasterModeStop(void);
 189      =6  void USCI3_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =6  void USCI3_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =6  void USCI3_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =6  FlagStatus USCI3_GetTWIStatus(USCI3_TWIState_TypeDef USCI3_TWIState);
 193      =6  void USCI3_TWI_Cmd(FunctionalState NewState);
 194      =6  void USCI3_TWI_SendData(uint8_t Data);
 195      =6  uint8_t USCI3_TWI_ReceiveData(void);
 196      =6  
 197      =6  StatusTypeDef USCI3_TWI_Master_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 198      =6  StatusTypeDef USCI3_TWI_Slave_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 199      =6  
 200      =6  StatusTypeDef USCI3_TWI_Master_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 201      =6  StatusTypeDef USCI3_TWI_Master_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 202      =6  
 203      =6  StatusTypeDef USCI3_TWI_Slave_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 204      =6  StatusTypeDef USCI3_TWI_Slave_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 205      =6  
 206      =6  StatusTypeDef USCI3_TWI_Master_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 207      =6  StatusTypeDef USCI3_TWI_Slave_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 208      =6  
 209      =6  StatusTypeDef USCI3_TWI_Master_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 210      =6  StatusTypeDef USCI3_TWI_Master_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 211      =6  
 212      =6  StatusTypeDef USCI3_TWI_Slave_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 213      =6  StatusTypeDef USCI3_TWI_Slave_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 214      =6  
 215      =6  
 216      =6  void USCI3_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI3_UART_Mode_TypeDef Mode,
 217      =6                       USCI3_UART_RX_TypeDef RxMode);
 218      =6  void USCI3_UART_SendData8(uint8_t Data);
 219      =6  uint8_t USCI3_UART_ReceiveData8(void);
 220      =6  void USCI3_UART_SendData9(uint16_t Data);
 221      =6  uint16_t USCI3_UART_ReceiveData9(void);
 222      =6  uint16_t USCI3_UART_ReceiveData9(void);
 223      =6  
 224      =6  StatusTypeDef USCI3_UART_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 225      =6  StatusTypeDef USCI3_UART_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 226      =6  StatusTypeDef USCI3_UART_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 227      =6  StatusTypeDef USCI3_UART_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 228      =6  StatusTypeDef USCI3_UART_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 229      =6  StatusTypeDef USCI3_UART_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 230      =6  
 231      =6  void USCI3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 232      =6  FlagStatus USCI3_GetFlagStatus(USCI3_Flag_TypeDef USCI3_FLAG);
 233      =6  void USCI3_ClearFlag(USCI3_Flag_TypeDef USCI3_FLAG);
 234      =6  void USCI3_TWI_SendAddr(uint8_t Addr, USCI3_TWI_RWType RW);
 235      =6  
 236      =6  #endif
 237      =6  
 238      =6  
  30      =5  #include "sc95f_usci4.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI4_H_
  12      =6  #define _sc95f_USCI4_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI4_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI4_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI4_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI4_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI4_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI4_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI4_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI4_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI4_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI4_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI4_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI4_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI4_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI4_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI4_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI4_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI4_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI4_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI4_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI4_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI4_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI4_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI4_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI4_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI4_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI4_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI4_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI4_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI4_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI4_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI4_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI4_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI4_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI4_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI4_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI4_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI4_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI4_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI4_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI4_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI4_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI4_TWI_SlaveIdle = 0x00,
  88      =6    USCI4_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI4_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI4_TWI_SlaveSendData = 0x03,
  91      =6    USCI4_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI4_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI4_TWI_SlaveAddressError = 0x06,
  94      =6    USCI4_TWI_MasterIdle = 0x00,
  95      =6    USCI4_TWI_MasterSendAddress = 0x01,
  96      =6    USCI4_TWI_MasterSendData = 0x02,
  97      =6    USCI4_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI4_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI4_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI4_UART_Mode_8B = 0X00,  
 104      =6    USCI4_UART_Mode_10B = 0X40, 
 105      =6    USCI4_UART_Mode_11B = 0X80  
 106      =6  } USCI4_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI4_UART_RX_ENABLE = 0X10, 
 111      =6    USCI4_UART_RX_DISABLE = 0X00 
 112      =6  } USCI4_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI4_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI4_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI4_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI4_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI4_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI4_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI4_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI4_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI4_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI4_Flag_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI4_STATE_READY = 0x00,   
 130      =6    USCI4_STATE_BUSY = 0x01,    
 131      =6    USCI4_STATE_ERROR = 0x02,   
 132      =6    USCI4_STATE_TIMEOUT = 0x03,  
 133      =6    USCI4_STATE_WAIT = 0x04,   
 134      =6  } USCI4_StatusTypeDef;
 135      =6  
 136      =6  typedef struct __USCI4_HandleInfoDef
 137      =6  {
 138      =6    union
 139      =6    {
 140      =6      uint8_t* Size_u8;              
 141      =6      uint16_t* Size_u16;           
 142      =6    } pTxBuffPtr;
 143      =6    uint8_t TxXferSize;              
 144      =6    uint8_t TxXferCount;            
 145      =6    union
 146      =6    {
 147      =6      uint8_t* Size_u8;              
 148      =6      uint16_t* Size_u16;           
 149      =6    } pRxBuffPtr;
 150      =6    uint8_t RxXferSize;              
 151      =6    uint8_t RxXferCount;              
 152      =6    USCI4_StatusTypeDef TxState;      
 153      =6    USCI4_StatusTypeDef RxState;      
 154      =6  } USCI4_HandleInfoDef;
 155      =6  
 156      =6  typedef enum
 157      =6  {
 158      =6    USCI4_TWI_Write = 0x00, 
 159      =6    USCI4_TWI_Read = 0x01,  
 160      =6  } USCI4_TWI_RWType;
 161      =6  
 162      =6  void USCI4_DeInit(void);
 163      =6  
 164      =6  void USCI4_SPI_Init(USCI4_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI4_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI4_SPI_Mode_TypeDef Mode,
 166      =6                      USCI4_SPI_ClockPolarity_TypeDef ClockPolarity, USCI4_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI4_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI4_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI4_TransmissionMode(USCI4_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI4_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI4_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI4_SPI_ReceiveData_8(void);
 172      =6  void USCI4_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI4_SPI_ReceiveData_16(void);
 174      =6  
 175      =6  StatusTypeDef USCI4_SPI_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =6  StatusTypeDef USCI4_SPI_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =6  StatusTypeDef USCI4_SPI_TransmitReceive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =6  
 179      =6  StatusTypeDef USCI4_SPI_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 180      =6  StatusTypeDef USCI4_SPI_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI4_SPI_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 182      =6  StatusTypeDef USCI4_SPI_TransmitReceive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =6  
 184      =6  
 185      =6  void USCI4_TWI_Slave_Init(uint8_t TWI_Address);
 186      =6  void USCI4_TWI_MasterCommunicationRate(USCI4_TWI_MasterCommunicationRate_TypeDef
 187      =6                                         TWI_MasterCommunicationRate);
 188      =6  void USCI4_TWI_Start(void);
 189      =6  void USCI4_TWI_MasterModeStop(void);
 190      =6  void USCI4_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =6  void USCI4_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =6  void USCI4_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =6  FlagStatus USCI4_GetTWIStatus(USCI4_TWIState_TypeDef USCI4_TWIState);
 194      =6  void USCI4_TWI_Cmd(FunctionalState NewState);
 195      =6  void USCI4_TWI_SendAddr(uint8_t Addr, USCI4_TWI_RWType RW);
 196      =6  void USCI4_TWI_SendData(uint8_t Data);
 197      =6  uint8_t USCI4_TWI_ReceiveData(void);
 198      =6  
 199      =6  StatusTypeDef USCI4_TWI_Master_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =6  StatusTypeDef USCI4_TWI_Slave_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =6  
 202      =6  StatusTypeDef USCI4_TWI_Master_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =6  StatusTypeDef USCI4_TWI_Master_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 204      =6  
 205      =6  StatusTypeDef USCI4_TWI_Slave_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =6  StatusTypeDef USCI4_TWI_Slave_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 207      =6  
 208      =6  StatusTypeDef USCI4_TWI_Master_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =6  StatusTypeDef USCI4_TWI_Slave_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =6  
 211      =6  StatusTypeDef USCI4_TWI_Master_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =6  StatusTypeDef USCI4_TWI_Master_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 213      =6  
 214      =6  StatusTypeDef USCI4_TWI_Slave_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 215      =6  StatusTypeDef USCI4_TWI_Slave_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 216      =6  
 217      =6  
 218      =6  void USCI4_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI4_UART_Mode_TypeDef Mode,
 219      =6                       USCI4_UART_RX_TypeDef RxMode);
 220      =6  void USCI4_UART_SendData8(uint8_t Data);
 221      =6  uint8_t USCI4_UART_ReceiveData8(void);
 222      =6  void USCI4_UART_SendData9(uint16_t Data);
 223      =6  uint16_t USCI4_UART_ReceiveData9(void);
 224      =6  uint16_t USCI4_UART_ReceiveData9(void);
 225      =6  
 226      =6  StatusTypeDef USCI4_UART_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 227      =6  StatusTypeDef USCI4_UART_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 228      =6  StatusTypeDef USCI4_UART_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 229      =6  StatusTypeDef USCI4_UART_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 230      =6  StatusTypeDef USCI4_UART_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 231      =6  StatusTypeDef USCI4_UART_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 232      =6  
 233      =6  
 234      =6  void USCI4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 235      =6  FlagStatus USCI4_GetFlagStatus(USCI4_Flag_TypeDef USCI4_FLAG);
 236      =6  void USCI4_ClearFlag(USCI4_Flag_TypeDef USCI4_FLAG);
 237      =6  
 238      =6  #endif
 239      =6  
 240      =6  
  31      =5  #include "sc95f_usci5.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI5_H_
  12      =6  #define _sc95f_USCI5_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI5_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI5_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI5_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI5_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI5_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI5_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI5_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI5_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI5_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI5_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI5_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI5_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI5_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI5_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI5_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI5_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI5_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI5_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI5_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI5_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI5_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI5_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI5_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI5_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI5_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI5_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI5_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI5_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI5_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI5_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI5_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI5_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI5_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI5_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI5_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI5_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI5_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI5_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI5_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI5_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI5_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI5_TWI_SlaveIdle = 0x00,
  88      =6    USCI5_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI5_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI5_TWI_SlaveSendData = 0x03,
  91      =6    USCI5_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI5_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI5_TWI_SlaveAddressError = 0x06,
  94      =6    USCI5_TWI_MasterIdle = 0x00,
  95      =6    USCI5_TWI_MasterSendAddress = 0x01,
  96      =6    USCI5_TWI_MasterSendData = 0x02,
  97      =6    USCI5_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI5_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI5_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI5_UART_Mode_8B = 0X00,  
 104      =6    USCI5_UART_Mode_10B = 0X40, 
 105      =6    USCI5_UART_Mode_11B = 0X80  
 106      =6  } USCI5_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI5_UART_RX_ENABLE = 0X10, 
 111      =6    USCI5_UART_RX_DISABLE = 0X00 
 112      =6  } USCI5_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI5_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI5_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI5_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI5_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI5_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI5_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI5_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI5_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI5_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI5_Flag_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI5_TWI_Write = 0x00, 
 130      =6    USCI5_TWI_Read = 0x01,  
 131      =6  } USCI5_TWI_RWType;
 132      =6  
 133      =6  typedef enum
 134      =6  {
 135      =6    USCI5_STATE_READY = 0x00,   
 136      =6    USCI5_STATE_BUSY = 0x01,    
 137      =6    USCI5_STATE_ERROR = 0x02,   
 138      =6    USCI5_STATE_TIMEOUT = 0x03,  
 139      =6    USCI5_STATE_WAIT = 0x04,   
 140      =6  } USCI5_StatusTypeDef;
 141      =6  
 142      =6  typedef struct __USCI5_HandleInfoDef
 143      =6  {
 144      =6    union
 145      =6    {
 146      =6      uint8_t* Size_u8;              
 147      =6      uint16_t* Size_u16;           
 148      =6    } pTxBuffPtr;
 149      =6    uint8_t TxXferSize;              
 150      =6    uint8_t TxXferCount;            
 151      =6    union
 152      =6    {
 153      =6      uint8_t* Size_u8;              
 154      =6      uint16_t* Size_u16;           
 155      =6    } pRxBuffPtr;
 156      =6    uint8_t RxXferSize;              
 157      =6    uint8_t RxXferCount;              
 158      =6    USCI5_StatusTypeDef TxState;      
 159      =6    USCI5_StatusTypeDef RxState;      
 160      =6  } USCI5_HandleInfoDef;
 161      =6  
 162      =6  void USCI5_DeInit(void);
 163      =6  
 164      =6  void USCI5_SPI_Init(USCI5_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI5_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI5_SPI_Mode_TypeDef Mode,
 166      =6                      USCI5_SPI_ClockPolarity_TypeDef ClockPolarity, USCI5_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI5_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI5_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI5_TransmissionMode(USCI5_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI5_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI5_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI5_SPI_ReceiveData_8(void);
 172      =6  void USCI5_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI5_SPI_ReceiveData_16(void);
 174      =6  StatusTypeDef USCI5_SPI_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =6  StatusTypeDef USCI5_SPI_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =6  StatusTypeDef USCI5_SPI_TransmitReceive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =6  
 178      =6  StatusTypeDef USCI5_SPI_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 179      =6  StatusTypeDef USCI5_SPI_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 180      =6  StatusTypeDef USCI5_SPI_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI5_SPI_TransmitReceive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =6  
 183      =6  
 184      =6  void USCI5_TWI_Slave_Init(uint8_t TWI_Address);
 185      =6  void USCI5_TWI_MasterCommunicationRate(USCI5_TWI_MasterCommunicationRate_TypeDef
 186      =6                                         TWI_MasterCommunicationRate);
 187      =6  void USCI5_TWI_Start(void);
 188      =6  void USCI5_TWI_MasterModeStop(void);
 189      =6  void USCI5_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =6  void USCI5_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =6  void USCI5_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =6  FlagStatus USCI5_GetTWIStatus(USCI5_TWIState_TypeDef USCI5_TWIState);
 193      =6  void USCI5_TWI_Cmd(FunctionalState NewState);
 194      =6  void USCI5_TWI_SendAddr(uint8_t Addr, USCI5_TWI_RWType RW);
 195      =6  void USCI5_TWI_SendData(uint8_t Data);
 196      =6  uint8_t USCI5_TWI_ReceiveData(void);
 197      =6  
 198      =6  StatusTypeDef USCI5_TWI_Master_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 199      =6  StatusTypeDef USCI5_TWI_Slave_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 200      =6  
 201      =6  StatusTypeDef USCI5_TWI_Master_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 202      =6  StatusTypeDef USCI5_TWI_Master_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 203      =6  
 204      =6  StatusTypeDef USCI5_TWI_Slave_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 205      =6  StatusTypeDef USCI5_TWI_Slave_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 206      =6  
 207      =6  StatusTypeDef USCI5_TWI_Master_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 208      =6  StatusTypeDef USCI5_TWI_Slave_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 209      =6  
 210      =6  StatusTypeDef USCI5_TWI_Master_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 211      =6  StatusTypeDef USCI5_TWI_Master_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 212      =6  
 213      =6  StatusTypeDef USCI5_TWI_Slave_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 214      =6  StatusTypeDef USCI5_TWI_Slave_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 215      =6  
 216      =6  
 217      =6  void USCI5_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI5_UART_Mode_TypeDef Mode,
 218      =6                       USCI5_UART_RX_TypeDef RxMode);
 219      =6  void USCI5_UART_SendData8(uint8_t Data);
 220      =6  uint8_t USCI5_UART_ReceiveData8(void);
 221      =6  void USCI5_UART_SendData9(uint16_t Data);
 222      =6  uint16_t USCI5_UART_ReceiveData9(void);
 223      =6  uint16_t USCI5_UART_ReceiveData9(void);
 224      =6  
 225      =6  StatusTypeDef USCI5_UART_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =6  StatusTypeDef USCI5_UART_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 227      =6  StatusTypeDef USCI5_UART_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 228      =6  StatusTypeDef USCI5_UART_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =6  StatusTypeDef USCI5_UART_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 230      =6  StatusTypeDef USCI5_UART_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 231      =6  
 232      =6  
 233      =6  void USCI5_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =6  FlagStatus USCI5_GetFlagStatus(USCI5_Flag_TypeDef USCI5_FLAG);
 235      =6  void USCI5_ClearFlag(USCI5_Flag_TypeDef USCI5_FLAG);
 236      =6  
 237      =6  #endif
 238      =6  
 239      =6  
  32      =5  #include "sc95f_crc.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_CRC_H_
  12      =6  #define _sc95f_CRC_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  uint32_t CRC_All(void); 
  17      =6  uint32_t CRC_Frame(uint8_t *buff,
  18      =6                     uint8_t Length); 
  19      =6  
  20      =6  #endif
  21      =6  
  22      =6  
  33      =5  #include "sc95f_iap.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_IAP_H_
  12      =6  #define _sc95f_IAP_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  #include "intrins.h"
   1      =7  
   8      =7  
   9      =7  #ifndef __INTRINS_H__
  10      =7  #define __INTRINS_H__
  11      =7  
  12      =7  #pragma SAVE
  13      =7  
  14      =7  #if defined (__CX2__)
  18      =7  
  19      =7  extern void          _nop_     (void);
  20      =7  extern bit           _testbit_ (bit);
  21      =7  extern unsigned char _cror_    (unsigned char, unsigned char);
  22      =7  extern unsigned int  _iror_    (unsigned int,  unsigned char);
  23      =7  extern unsigned long _lror_    (unsigned long, unsigned char);
  24      =7  extern unsigned char _crol_    (unsigned char, unsigned char);
  25      =7  extern unsigned int  _irol_    (unsigned int,  unsigned char);
  26      =7  extern unsigned long _lrol_    (unsigned long, unsigned char);
  27      =7  extern unsigned char _chkfloat_(float);
  28      =7  #if defined (__CX2__)
  32      =7  #if !defined (__CX2__)
  33      =7  extern void          _push_    (unsigned char _sfr);
  34      =7  extern void          _pop_     (unsigned char _sfr);
  35      =7  #endif
  36      =7  
  37      =7  #pragma RESTORE
  38      =7  
  39      =7  #endif
  40      =7  
  16      =6  
  17      =6  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (
             -SC95F8x1xB) || defined (SC95F7x1xB)\
  18      =6          || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (
             -SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)\
  19      =6          || defined (SC95R503)
  20      =6  
  21      =6  typedef enum
  22      =6  {
  23      =6    IAP_MEMTYPE_ROM = (uint8_t)0x00, 
  24      =6    IAP_MEMTYPE_UID = (uint8_t)0x01, 
  25      =6    IAP_MEMTYPE_EEPROM = (uint8_t)0x02,   
  26      =6    IAP_MEMTYPE_LDROM = (uint8_t)0x03,    
  27      =6  } IAP_MemType_TypeDef;
  28      =6  #else
  36      =6  
  37      =6  
  38      =6  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  45      =6  typedef enum
  46      =6  {
  47      =6    IAP_BTLDType_APPROM = (uint8_t)0x00, 
  48      =6    IAP_BTLDType_LDROM = (uint8_t)0x01,  
  49      =6  } IAP_BTLDType_TypeDef;
  50      =6  #endif
  51      =6  
  52      =6  void IAP_DeInit(void);
  53      =6  ErrorStatus IAP_ProgramByte(uint32_t Address, uint8_t Data, IAP_MemType_TypeDef IAP_MemType,
  54      =6                              uint8_t WriteTimeLimit);
  55      =6  uint8_t IAP_ProgramByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef 
             -IAP_MemType,
  56      =6                               uint8_t WriteTimeLimit);
  57      =6  uint8_t IAP_ReadByte(uint32_t Address, IAP_MemType_TypeDef IAP_MemType);
  58      =6  uint8_t IAP_ReadByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef IAP
             -_MemType);
  59      =6  void IAP_SectorErase(IAP_MemType_TypeDef IAP_MemType, uint32_t IAP_SectorEraseAddress,
  60      =6                       uint8_t WriteTimeLimit);
  61      =6  void IAP_BootLoaderControl(IAP_BTLDType_TypeDef IAP_BTLDType);
  62      =6  
  63      =6  #endif
  64      =6  
  65      =6  
  34      =5  #include "sc95f_option.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_OPTION_H_
  35      =5  #include "sc95f_wdt.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_WDT_H_
  12      =6  #define _sc95f_WDT_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    WDT_OverflowTime_500MS = (uint8_t)0x00,   
  19      =6    WDT_OverflowTime_250MS = (uint8_t)0x01,   
  20      =6    WDT_OverflowTime_125MS = (uint8_t)0x02,   
  21      =6    WDT_OverflowTime_62_5MS = (uint8_t)0x03,  
  22      =6    WDT_OverflowTime_31_5MS = (uint8_t)0x04,  
  23      =6    WDT_OverflowTime_15_75MS = (uint8_t)0x05, 
  24      =6    WDT_OverflowTime_7_88MS = (uint8_t)0x06,  
  25      =6    WDT_OverflowTime_3_94MS = (uint8_t)0x07   
  26      =6  } WDT_OverflowTime_TypeDef;
  27      =6  
  28      =6  
  29      =6  
  35      =6  #define WDT_SetReload() SET_BIT(WDTCON,0x10)
  36      =6  
  37      =6  
  38      =6  void WDT_DeInit(void);
  39      =6  void WDT_Init(WDT_OverflowTime_TypeDef OverflowTime);
  40      =6  void WDT_Cmd(FunctionalState NewState);
  41      =6  
  42      =6  #endif
  43      =6  
  44      =6  
  36      =5  #include "sc95f_pwr.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_PWR_H_
  12      =6  #define _sc95f_PWR_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  #include <intrins.h>
   1      =7  
   8      =7  
   9      =7  #ifndef __INTRINS_H__
  40      =7  
  16      =6  
  17      =6  void PWR_DeInit(void);
  18      =6  void PWR_EnterSTOPMode(void);
  19      =6  void PWR_EnterIDLEMode(void);
  20      =6  void PWR_SoftwareReset(void);
  21      =6  
  22      =6  #endif
  23      =6  
  24      =6  
  37      =5  #include "sc95f_ddic.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  #ifndef _sc95f_DDIC_H_
  11      =6  #define _sc95f_DDIC_H_
  12      =6  
  13      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  14      =6  
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    DDIC_PIN_X0 = ((uint8_t)0x01), 
  19      =6    DDIC_PIN_X1 = ((uint8_t)0x02), 
  20      =6    DDIC_PIN_X2 = ((uint8_t)0x04), 
  21      =6    DDIC_PIN_X3 = ((uint8_t)0x08), 
  22      =6    DDIC_PIN_X4 = ((uint8_t)0x10), 
  23      =6    DDIC_PIN_X5 = ((uint8_t)0x20), 
  24      =6    DDIC_PIN_X6 = ((uint8_t)0x40), 
  25      =6    DDIC_PIN_X7 = ((uint8_t)0x80), 
  26      =6  } DDIC_Pin_TypeDef;
  27      =6  
  28      =6  
  29      =6  typedef enum
  30      =6  {
  31      =6    DDIC_DUTYCYCLE_D8 = (uint8_t)0x00, 
  32      =6    DDIC_DUTYCYCLE_D6 = (uint8_t)0x10, 
  33      =6    DDIC_DUTYCYCLE_D5 = (uint8_t)0x20, 
  34      =6    DDIC_DUTYCYCLE_D4 = (uint8_t)0x30  
  35      =6  } DDIC_DutyCycle_TypeDef;
  36      =6  
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6    DDIC_ResSel_100K = (uint8_t)0X00, 
  41      =6    DDIC_ResSel_200K = (uint8_t)0X04, 
  42      =6    DDIC_ResSel_400K = (uint8_t)0X08, 
  43      =6    DDIC_ResSel_800K = (uint8_t)0X0C  
  44      =6  } DDIC_ResSel_Typedef;
  45      =6  
  46      =6  
  47      =6  typedef enum
  48      =6  {
  49      =6    DDIC_BIAS_D3 = 0X01, 
  50      =6    DDIC_BIAS_D4 = 0X00  
  51      =6  } DDIC_BiasVoltage_Typedef;
  52      =6  
  53      =6  
  54      =6  typedef enum
  55      =6  {
  56      =6    SEG0_27COM4_7 = (uint8_t)0x00, 
  57      =6    SEG4_27COM0_3 = (uint8_t)0x01  
  58      =6  } DDIC_OutputPin_TypeDef;
  59      =6  
  60      =6  
  61      =6  typedef enum
  62      =6  {
  63      =6    DMOD_LCD = (uint8_t)0x00, 
  64      =6    DMOD_LED = (uint8_t)0x01  
  65      =6  } DDIC_DMOD_TypeDef;
  66      =6  
  67      =6  #if defined (SC95R751)
 112      =6  typedef enum
 113      =6  {
 114      =6    DDIC_SEG0 = (uint8_t)0,   
 115      =6    DDIC_SEG1 = (uint8_t)1,   
 116      =6    DDIC_SEG2 = (uint8_t)2,   
 117      =6    DDIC_SEG3 = (uint8_t)3,   
 118      =6    DDIC_SEG4 = (uint8_t)4,   
 119      =6    DDIC_SEG5 = (uint8_t)5,   
 120      =6    DDIC_SEG6 = (uint8_t)6,   
 121      =6    DDIC_SEG7 = (uint8_t)7,   
 122      =6    DDIC_SEG8 = (uint8_t)8,   
 123      =6    DDIC_SEG9 = (uint8_t)9,   
 124      =6    DDIC_SEG10 = (uint8_t)10, 
 125      =6    DDIC_SEG11 = (uint8_t)11, 
 126      =6    DDIC_SEG12 = (uint8_t)12, 
 127      =6    DDIC_SEG13 = (uint8_t)13, 
 128      =6    DDIC_SEG14 = (uint8_t)14, 
 129      =6    DDIC_SEG15 = (uint8_t)15, 
 130      =6    DDIC_SEG16 = (uint8_t)16, 
 131      =6    DDIC_SEG17 = (uint8_t)17, 
 132      =6    DDIC_SEG18 = (uint8_t)18, 
 133      =6    DDIC_SEG19 = (uint8_t)19, 
 134      =6    DDIC_SEG20 = (uint8_t)20, 
 135      =6    DDIC_SEG21 = (uint8_t)21, 
 136      =6    DDIC_SEG22 = (uint8_t)22, 
 137      =6    DDIC_SEG23 = (uint8_t)23, 
 138      =6    DDIC_SEG24 = (uint8_t)24, 
 139      =6    DDIC_SEG25 = (uint8_t)25, 
 140      =6    DDIC_SEG26 = (uint8_t)26, 
 141      =6    DDIC_SEG27 = (uint8_t)27, 
 142      =6  } DDIC_Control_SEG_TypeDef;
 143      =6  #endif
 144      =6  
 145      =6  
 146      =6  typedef enum
 147      =6  {
 148      =6    DDIC_COM0 = (uint8_t)0x01, 
 149      =6    DDIC_COM1 = (uint8_t)0x02, 
 150      =6    DDIC_COM2 = (uint8_t)0x04, 
 151      =6    DDIC_COM3 = (uint8_t)0x08, 
 152      =6    DDIC_COM4 = (uint8_t)0x10, 
 153      =6    DDIC_COM5 = (uint8_t)0x20, 
 154      =6    DDIC_COM6 = (uint8_t)0x40, 
 155      =6    DDIC_COM7 = (uint8_t)0x80  
 156      =6  } DDIC_Control_COM_TypeDef;
 157      =6  
 158      =6  
 159      =6  typedef enum
 160      =6  {
 161      =6    DDIC_Control_ON = (uint8_t)0x01, 
 162      =6    DDIC_Control_OFF = (uint8_t)0x00 
 163      =6  } DDIC_Control_Status;
 164      =6  
 165      =6  void DDIC_DeInit(void);
 166      =6  void DDIC_Init(DDIC_DutyCycle_TypeDef DDIC_DutyCylce, uint8_t P0OutputPin, uint8_t P1OutputPin,
 167      =6                 uint8_t P2OutputPin, uint8_t P3OutputPin);
 168      =6  void DDIC_LEDConfig(void);
 169      =6  void DDIC_LCDConfig(uint8_t LCDVoltage, DDIC_ResSel_Typedef DDIC_ResSel,
 170      =6                      DDIC_BiasVoltage_Typedef DDIC_BiasVoltage);
 171      =6  void DDIC_Cmd(FunctionalState NewState);
 172      =6  void DDIC_OutputPinOfDutycycleD4(DDIC_OutputPin_TypeDef DDIC_OutputPin);
 173      =6  void DDIC_DMOD_Selcet(DDIC_DMOD_TypeDef DDIC_DMOD);
 174      =6  void DDIC_Control(DDIC_Control_SEG_TypeDef DDIC_Seg, uint8_t DDIC_Com,
 175      =6                    DDIC_Control_Status DDIC_Contr);
 176      =6  
 177      =6  #endif
 178      =6  
 179      =6  
  38      =5  #include "sc95f_acmp.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_ACMP_H_
  12      =6  #define _sc95f_ACMP_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  typedef enum
  18      =6  {
  19      =6    ACMP_VREF_EXTERNAL = (uint8_t)0X00, 
  20      =6    ACMP_VREF_1D16VDD = (uint8_t)0X01,  
  21      =6    ACMP_VREF_2D16VDD = (uint8_t)0X02,  
  22      =6    ACMP_VREF_3D16VDD = (uint8_t)0X03,  
  23      =6    ACMP_VREF_4D16VDD = (uint8_t)0X04,  
  24      =6    ACMP_VREF_5D16VDD = (uint8_t)0X05,  
  25      =6    ACMP_VREF_6D16VDD = (uint8_t)0X06,  
  26      =6    ACMP_VREF_7D16VDD = (uint8_t)0X07,  
  27      =6    ACMP_VREF_8D16VDD = (uint8_t)0X08,  
  28      =6    ACMP_VREF_9D16VDD = (uint8_t)0X09,  
  29      =6    ACMP_VREF_10D16VDD = (uint8_t)0X0A, 
  30      =6    ACMP_VREF_11D16VDD = (uint8_t)0X0B, 
  31      =6    ACMP_VREF_12D16VDD = (uint8_t)0X0C, 
  32      =6    ACMP_VREF_13D16VDD = (uint8_t)0X0D, 
  33      =6    ACMP_VREF_14D16VDD = (uint8_t)0X0E, 
  34      =6    ACMP_VREF_15D16VDD = (uint8_t)0X0F  
  35      =6  } ACMP_Vref_Typedef;
  36      =6  
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6          #if !defined(SC95R751)
  41      =6    ACMP_CHANNEL_0 = (uint8_t)0x00, 
  42      =6          #endif
  43      =6    ACMP_CHANNEL_1 = (uint8_t)0x01, 
  44      =6    ACMP_CHANNEL_2 = (uint8_t)0x02, 
  45      =6    ACMP_CHANNEL_3 = (uint8_t)0x03, 
  46      =6          #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)|| defined (SC9
             -5F8x1xB) || defined (SC95F7x1xB)\
  47      =6                   || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined
             - (SC95R605)
  48      =6          ACMP_CHANNEL_P = (uint8_t)0x10, 
  49      =6          #endif
  50      =6  } ACMP_Channel_TypeDef;
  51      =6  
  52      =6  
  53      =6  typedef enum
  54      =6  {
  55      =6    ACMP_TRIGGER_NO = (uint8_t)0x00,        
  56      =6    ACMP_TRIGGER_RISE_ONLY = (uint8_t)0x04, 
  57      =6    ACMP_TRIGGER_FALL_ONLY = (uint8_t)0x08, 
  58      =6    ACMP_TRIGGER_RISE_FALL = (uint8_t)0x0C  
  59      =6  } ACMP_TriggerMode_Typedef;
  60      =6  
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    ACMP_FLAG_CMPIF = (uint8_t)0x40, 
  65      =6    ACMP_FLAG_CMPSTA = (uint8_t)0x20 
  66      =6  } ACMP_Flag_TypeDef;
  67      =6  
  68      =6  void ACMP_DeInit(void);
  69      =6  void ACMP_Init(ACMP_Vref_Typedef ACMP_Vref, ACMP_Channel_TypeDef ACMP_Channel);
  70      =6  void ACMP_SetTriggerMode(ACMP_TriggerMode_Typedef ACMP_TriggerMode);
  71      =6  void ACMP_Cmd(FunctionalState NewState);
  72      =6  void ACMP_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  73      =6  FlagStatus ACMP_GetFlagStatus(ACMP_Flag_TypeDef ACMP_Flag);
  74      =6  void ACMP_ClearFlag(void);
  75      =6  
  76      =6  #endif
  77      =6  
  78      =6  
  39      =5  #include "sc95f_mdu.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_MDU_H_
  12      =6  #define _sc95f_MDU_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef struct
  17      =6  {
  18      =6    uint8_t MDU_EXA3Reg; 
  19      =6    uint8_t MDU_EXA2Reg; 
  20      =6    uint8_t MDU_EXA1Reg; 
  21      =6    uint8_t MDU_EXA0Reg; 
  22      =6  } MDU_EXAxReg_Typedef;
  23      =6  
  24      =6  typedef union
  25      =6  {
  26      =6    MDU_EXAxReg_Typedef MDU_EXAxReg;
  27      =6    uint32_t MDU_Temp;
  28      =6  } MDU_Temp_Union;
  29      =6  
  30      =6  void MDU_DeInit(void);
  31      =6  void MDU_MultiplicationConfig(uint16_t Multiplicand, uint16_t Multiplier);
  32      =6  void MDU_DivisionConfig(uint32_t Dividend, uint16_t Divisor);
  33      =6  void MDU_StartOperation(void);
  34      =6  uint32_t MDU_GetProduct(void);
  35      =6  uint32_t MDU_GetQuotient(void);
  36      =6  uint16_t MDU_GetRemainder(void);
  37      =6  
  38      =6  #endif
  39      =6  
  40      =6  
  40      =5  
  41      =5  #endif
  12      =4  #include "sc95f_iap.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_IAP_H_
  64      =5  
  65      =5  
  13      =4  #include "IAP_Option_EW.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  
  12      =5  #ifndef _IAP_OPTION_EW_H_
  13      =5  #define _IAP_OPTION_EW_H_
  14      =5  
  15      =5  
  16      =5  
  25      =5  void IAP_CodeProgramByteOption(unsigned long Add,unsigned char Data);
  26      =5  
  27      =5  
  35      =5  void IAP_CodeSectorEraseOption(unsigned long Add);
  36      =5  
  37      =5  
  46      =5  void IAP_EEPROMProgramByteOption(unsigned int Add,unsigned char Data);
  47      =5  
  48      =5  
  56      =5  void IAP_EEPROMSectorEraseOption(unsigned int Add);
  57      =5  
  58      =5  #endif
  14      =4  
  15      =4  #define Chanel_IO1 P33
  16      =4  #define Chanel_IO2 P35
  17      =4  
  18      =4  #define led1_io       P37
  19      =4  #define led2_io       P34
  20      =4  #define led3_io       P32
  21      =4  #define led4_io       P31
  22      =4  
  23      =4  #define Redled_io     P10
  24      =4  #define Blueled_io    P12
  25      =4  
  26      =4  #define JinShuiFa_io  P42
  27      =4  #define Pump_io       P40
  28      =4  
  29      =4  #define FeiShuiFa_IO  P41
  30      =4  #define KongShuiFa_IO P43
  31      =4  #define HuiLiuFa_io   P53
  32      =4  
  33      =4  #define InputKey_io  P05   
  34      =4  #define DLy_8616B() _nop_();\
  35      =4                                          _nop_();\
  36      =4                                          _nop_();\
  37      =4                                          _nop_();\
  38      =4                                          _nop_();\
  39      =4                                          _nop_();\
  40      =4                                          _nop_();\
  41      =4                                          _nop_();\
  42      =4                                          _nop_();\
  43      =4                                          _nop_()
  44      =4  #endif
  45      =4  
  46      =4  #endif
   8      =3  #include "..\Apps\globe.h"
   8      =3  
   8      =3  #ifndef INCLUDEALL_H
   8      =3  #define INCLUDEALL_H
   8      =3  
   8      =3  
   8      =3  
   8      =3  #include "..\Apps\ioConfig.h"
   8      =3  #include "..\Apps\globe.h"
   9      =3  #include "..\Apps\config.h"
   1      =4  #ifndef CONGIG_H
   2      =4  #define CONGIG_H
   3      =4  
   4      =4  #include  "..\Apps\globe.h"
   4      =3  #ifndef CONGIG_H
   4      =3  #define CONGIG_H
   4      =3  
   4      =3  #include  "..\Apps\globe.h"
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  
  12      =3  
  13      =3  
  14      =3  #define  TEMP_SET_VALUE   (50+TemprertureTab[6].CompensationValue)
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3      evReceivecmp = 0,
  19      =3      evReceiveBMS,
  20      =3      evReceiveDisplay,
  21      =3      evReceiveZhuoDu,
  22      =3      evSysRest = 10,
  23      =3      evNoKeyProcess,
  24      =3      evKeyPower,
  25      =3      evCleanMode,
  26      =3      evVoiceSwitch,
  27      =3      evKeyLackWater,
  28      =3      evAuto,
  29      =3      evAuto3,
  30      =3      evAuto4,
  31      =3                  ev3MS,
  32      =3      ev5MS,
  33      =3      ev20MS,
  34      =3      ev50MS ,
  35      =3      ev100MS,
  36      =3      ev1S,
  37      =3  }Evnt_t;
  38      =3  
  39      =3  
  40      =3  
  41      =3  
  42      =3  
  43      =3  
  44      =3  #define  CINGIG_SYSLOCK 0
  45      =3  
  46      =3  #define COOLTEMPMin  TemprertureTab[0].CompensationValue
  47      =3  #define COOLTEMPMax  TemprertureTab[1].CompensationValue
  48      =3  
  49      =3  #define HEATEMPMin  TemprertureTab[2].CompensationValue
  50      =3  #define HEATEMPMax  TemprertureTab[3].CompensationValue
  51      =3  
  52      =3  #define KEY_CHOU_TI_DealyTime     32
  53      =3  #define KEY_CHOU_TI_DealyTime_2   300
  54      =3  
  55      =3  #define  KeyRestFlag                                                                                                      gbFlagData[0].Bit.b0
  56      =3  #define  KeySelecetFlag                                 gbFlagData[0].Bit.b1 
  57      =3  #define  NoKeyPressFalg                                 gbFlagData[0].Bit.b2
  58      =3  #define  KeySwitchFlag1                                 gbFlagData[0].Bit.b3 
  59      =3  #define  KeySwitchFlag                                                          gbFlagData[0].Bit.b4
  60      =3  #define  TouchKeyMixFlag                            gbFlagData[0].Bit.b5  
  61      =3  #define  EvRecvFlag                                     gbFlagData[0].Bit.b6 
  62      =3  #define  SysRunFlag                                             gbFlagData[0].Bit.b7
  63      =3  
  64      =3  #define  ALLTempSenseErrowFlag                                                            gbFlagData[1].Bit.b0  
  65      =3  #define  OzoneRunFlag                                                   gbFlagData[1].Bit.b1 
  66      =3  #define  ChouTiOutputHoldFlag                   gbFlagData[1].Bit.b2 
  67      =3  #define  ChouTiFlag                                                                                                     gbFlagData[1].Bit.b3 
  68      =3  #define  HeatFlag                                                                                                               gbFlagData[1].Bit.b4 
  69      =3  #define  CoolFlag                                                                                                                               gbFlagData[1].Bit.b5 
  70      =3  #define  RecveFlag                              gbFlagData[1].Bit.b6 
  71      =3  #define  OzoneFlag                              gbFlagData[1].Bit.b7 
  72      =3  
  73      =3  
  74      =3  #define  HisBuzzerFlag                            gbFlagData[2].Bit.b0 
  75      =3  #define  BuzzerFlag                                                                                                                             gbFlagData[2].Bit.b1
  76      =3  #define  MakeWaterFlag                              gbFlagData[2].Bit.b2 
  77      =3  #define  JinShuiFaFlag                                                                                                          gbFlagData[2].Bit.b3 
  78      =3  #define  FeiShuiFaFalg                                                          gbFlagData[2].Bit.b4
  79      =3  #define  KongShuiFaFlag                                                                                                         gbFlagData[2].Bit.b5 
  80      =3  #define  FirstPownOnFlag                                                                                                        gbFlagData[2].Bit.b6
  81      =3  
  82      =3  
  83      =3   
  84      =3  #define  LED1_R                                         gbFlagData[3].Bit.b0 
  85      =3  #define  LED2_R           gbFlagData[3].Bit.b1 
  86      =3  #define  LED3_R                                         gbFlagData[3].Bit.b2 
  87      =3  #define  LED4_R           gbFlagData[3].Bit.b3 
  88      =3  #define  LED1_L                                         gbFlagData[3].Bit.b4 
  89      =3  #define  LED2_L           gbFlagData[3].Bit.b5 
  90      =3  #define  LED3_L                                         gbFlagData[3].Bit.b6 
  91      =3  #define  LED4_L                                         gbFlagData[3].Bit.b7
  92      =3  
  93      =3  #define  SysOffDelayFlag                                                                gbFlagData[4].Bit.b0 
  94      =3  #define  ParameterRecoverFlag                                           gbFlagData[4].Bit.b1 
  95      =3  #define  AbnormalPowerFlag                                                      gbFlagData[4].Bit.b2 
  96      =3  #define  AiKaiOzneTestFlag                                                      gbFlagData[4].Bit.b3
  97      =3  #define  RedLedtFlag                                                                            gbFlagData[4].Bit.b4
  98      =3  #define  BlueLedFlag                    gbFlagData[4].Bit.b5 
  99      =3  #define  PunpFlag                                                                                               gbFlagData[4].Bit.b6 
 100      =3  
 101      =3  
 102      =3  #define  Buzzer1Flag                            gbFlagData[5].Bit.b0 
 103      =3  #define  Buzzer2Flag                            gbFlagData[5].Bit.b1 
 104      =3  #define  Buzzer3Flag                            gbFlagData[5].Bit.b2 
 105      =3  #define  Buzzer4Flag                            gbFlagData[5].Bit.b3 
 106      =3  #define  Buzzer5Flag                            gbFlagData[5].Bit.b4 
 107      =3  #define  Buzzer6Flag                            gbFlagData[5].Bit.b5 
 108      =3  #define  BuzzerPowerOnFlag                      gbFlagData[5].Bit.b6 
 109      =3  #define  BuzzerPowerOffFlag                     gbFlagData[5].Bit.b7 
 110      =3  
 111      =3  
 112      =3  
 113      =3  #define  Temp1SenseErrowFlag                                                                    gbFlagData[6].Bit.b0 
 114      =3  #define  Temp2SenseErrowFlag                                                                            gbFlagData[6].Bit.b1 
 115      =3  #define  DoorErrowFlag                          gbFlagData[6].Bit.b2 
 116      =3  #define  sysLock                                        gbFlagData[6].Bit.b3 
 117      =3  #define  CoolErrowFlag                                  gbFlagData[6].Bit.b4  
 118      =3  #define  OzneErrowFlag                          gbFlagData[6].Bit.b5 
 119      =3  #define  LedErrowFlag                           gbFlagData[6].Bit.b6 
 120      =3  #define  ManelErrowFlag                         gbFlagData[6].Bit.b7 
 121      =3  
 122      =3  
 123      =3  
 124      =3  
 125      =3  #define  HuoErIO_Flag                           gbFlagData[7].Bit.b0 
 126      =3  #define  Pause_Flag                               gbFlagData[7].Bit.b1 
 127      =3  #define  AKFactoryTestFlag                      gbFlagData[7].Bit.b2 
 128      =3  #define  AKFinishTestFlag                       gbFlagData[7].Bit.b3 
 129      =3  #define  VoiceSetFlag                                   gbFlagData[7].Bit.b4
 130      =3  #define  LMDConfigFlag                          gbFlagData[7].Bit.b7 
 131      =3  
 132      =3  
 133      =3  #define  PanelLostFlag                          gbFlagData[8].Bit.b0
 134      =3  #define  RDFactoryModeFlag                      gbFlagData[8].Bit.b1 
 135      =3  #define  RDFactoryUartFlag                      gbFlagData[8].Bit.b2 
 136      =3  #define  CANTestFlag                            gbFlagData[8].Bit.b3 
 137      =3  #define  LinMingDuFlag                          gbFlagData[8].Bit.b4 
 138      =3  #define  CoolFlag_FromEEprom                                                                            gbFlagData[8].Bit.b5 
 139      =3  #define  HisVCU_VIBPwrOff                       gbFlagData[8].Bit.b5 
 140      =3  
 141      =3  #define  Ev100MSFlag                            gbFlagData[9].Bit.b0 
 142      =3  #define  Ev20MSFlag                             gbFlagData[9].Bit.b1 
 143      =3  #define  Ev50MSFlag                             gbFlagData[9].Bit.b2 
 144      =3  #define  Ev1SFlag                               gbFlagData[9].Bit.b3 
 145      =3  #define  Ev5MSFlag                              gbFlagData[9].Bit.b4
 146      =3  #define  Ev3MSFlag                              gbFlagData[9].Bit.b5
 147      =3  
 148      =3  
 149      =3  #define  LED1_DisplayFlag                           gSendData[0].Bit.b0 
 150      =3  #define  LED2_DisplayFlag                           gSendData[0].Bit.b1 
 151      =3  #define  LED9_DisplayFlag                           gSendData[0].Bit.b2 
 152      =3  #define  LED10_DisplayFlag                          gSendData[0].Bit.b3 
 153      =3  #define  LED11_DisplayFlag                          gSendData[0].Bit.b4 
 154      =3  #define  LED12_DisplayFlag                          gSendData[0].Bit.b5 
 155      =3  #define  LED13_DisplayFlag                          gSendData[0].Bit.b6 
 156      =3  #define  LED14_DisplayFlag                          gSendData[0].Bit.b7 
 157      =3  
 158      =3  #define  LED15_DisplayFlag                               gSendData[1].Bit.b0 
 159      =3  #define  LED16_DisplayFlag                               gSendData[1].Bit.b1 
 160      =3  #define  SysRun_DisplayFlag                              gSendData[1].Bit.b2 
 161      =3  #define  ErrowCodeFlag                             gSendData[1].Bit.b3
 162      =3  #define  HeatSuReDisplayFlag                       gSendData[1].Bit.b4
 163      =3  #define  CoolSuDongDisplayFlag                     gSendData[1].Bit.b5
 164      =3  
 165      =3  #define  CANRLostFlag                                                    gSendData[1].Bit.b6
 166      =3  #define  DisplayPanelLostFlag                      gSendData[1].Bit.b7
 167      =3  #define  HEX_DISPLAY ErrowCodeFlag 
 168      =3  #define  ChouTiMotorTime                                                                                                         8
 169      =3  
 170      =3  #define LED_ON  0
 171      =3  #define LED_OFF 1
 172      =3  
 173      =3  
 174      =3  #if 1 
 175      =3    #define OpenYaSuoJi OpenYaSuoJi_1()                   
 176      =3  #else
 191      =3                                          
 192      =3  #define CloseYaSuoJi OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTA,13,0),PINS_DRV_WritePin(PTC,6,0)
 193      =3  
 194      =3  
 195      =3                                  
 196      =3  
 197      =3  #define OpenYaSuoJi_T2  OpenYaSuoJiFlag =1; OpenHeatFlag =0; PINS_DRV_WritePin(PTC,6,1),PINS_DRV_WritePin(
             -PTA,13,0)
 198      =3  #define CloseYaSuoJi_T2 OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTC,6,0)
 199      =3  
 200      =3  #define OpenHeat     OpenHeatFlag =1;  OpenYaSuoJiFlag =0;       
 201      =3  #define OpenAuxHeat     OpenAuxHeatFlag =1;  OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTB,0,1)
 202      =3  #define CloseHeat       OpenHeatFlag =0;    PINS_DRV_WritePin(PTA,0,0)
 203      =3  #define CloseAuxHeat    OpenAuxHeatFlag =0;    PINS_DRV_WritePin(PTB,0,0)
 204      =3  #define GetActiveSignal_YAJ               ((PINS_DRV_ReadPins(PTC)&0X80U))  
 205      =3  #define TestPointTringer_1                      (PINS_DRV_ReadPins(PTA)&0X80U)
 206      =3  #define TestPointTringer_2                      (PINS_DRV_ReadPins(PTC)&0X0200U)
 207      =3  #define  ChouTiMotor_set     PINS_DRV_WritePin(PTA,1,1)
 208      =3  #define  ChouTiMotor_clr     PINS_DRV_WritePin(PTA,1,0)
 209      =3  #define  OpenOzne_IO         PINS_DRV_WritePin(PTB,1,1)
 210      =3  #define  CloseOzne_IO        PINS_DRV_WritePin(PTB,1,0)
 211      =3  #define  EEPROM_REDY                     gHeatCoolTemp.Bit.EEpromRun =1;
 212      =3  
 213      =3  #define SRC_Config                          0x80
 214      =3  #define Display_config                      0x40
 215      =3  
 216      =3  #define ADMAX 1010
 217      =3  #define ADMIN 18
 218      =3  
 219      =3  
 220      =3  #define Led_Orange_(x)  ;
 221      =3  #define Led_Blue_(x)    ;
 222      =3  
 223      =3  #define Led_RED4_(x)    ;
 224      =3  #define Led_RED5_(x)    ;
 225      =3  #define Led_RED6_(x)    ;
 226      =3  #define Led_RED7_(x)    ;
 227      =3  
 228      =3  
 229      =3  #endif
   9      =4  
   9      =4  #ifndef INCLUDEALL_H
   9      =4  #define INCLUDEALL_H
   9      =4  
   9      =4  
   9      =4  
   9      =4  #include "..\Apps\ioConfig.h"
   9      =4  #include "..\Apps\globe.h"
   9      =4  #include "..\Apps\config.h"
  10      =4  
  11      =4  #include "..\Apps\bsp_Led.h"
   1      =5  
   7      =5  
   8      =5  #ifndef BSP_LED_H
   9      =5  #define BSP_LED_H
  10      =5  
  11      =5  #include "..\Apps\globe.h"
  11      =3  
  11      =3  
  11      =3  #ifndef BSP_LED_H
  11      =3  #define BSP_LED_H
  11      =3  
  11      =3  #include "..\Apps\globe.h"
  12      =3  #include "..\Apps\config.h"
   1      =4  #ifndef CONGIG_H
  13      =3  
  14      =3  #ifdef  __cplusplus
  17      =3  
  18      =3  void LED_sCan(void);    
  19      =3  void LED_Process(void);
  20      =3  void LED_ForceOutput(u8 v);
  21      =3  void FactoryErrowDisplay(u8 v);
  22      =3  #ifdef  __cplusplus
  25      =3  
  26      =3  #endif  
  27      =3  
  11      =4  
  11      =4  #ifndef INCLUDEALL_H
  11      =4  #define INCLUDEALL_H
  11      =4  
  11      =4  
  11      =4  
  11      =4  #include "..\Apps\ioConfig.h"
  11      =4  #include "..\Apps\globe.h"
  11      =4  #include "..\Apps\config.h"
  11      =4  
  11      =4  #include "..\Apps\bsp_Led.h"
  12      =4  #include "..\Apps\buzzer.h"
   1      =5  
   7      =5  
   8      =5  #ifndef BUZZER_H
   9      =5  #define BUZZER_H
  10      =5  
  11      =5  #include "globe.h"
  11      =3  
  11      =3  
  11      =3  #ifndef BUZZER_H
  11      =3  #define BUZZER_H
  11      =3  
  11      =3  #include "globe.h"
  12      =3  
  13      =3  void BuzzerProcess(void);
  14      =3  
  15      =3  
  16      =3  #ifdef  __cplusplus
  19      =3  
  20      =3  
  21      =3  
  22      =3  #ifdef  __cplusplus
  25      =3  
  26      =3  #endif  
  27      =3  
  12      =4  
  12      =4  #ifndef INCLUDEALL_H
  12      =4  #define INCLUDEALL_H
  12      =4  
  12      =4  
  12      =4  
  12      =4  #include "..\Apps\ioConfig.h"
  12      =4  #include "..\Apps\globe.h"
  12      =4  #include "..\Apps\config.h"
  12      =4  
  12      =4  #include "..\Apps\bsp_Led.h"
  12      =4  #include "..\Apps\buzzer.h"
  13      =4  #include "..\Apps\bsp_eeprom.h"
   1      =5  
   2      =5  
  24      =5  
  25      =5  
  44      =5  
  45      =5  #ifndef BSP_EEPROM_H
  46      =5  #define BSP_EEPROM_H
  47      =5  
  48      =5  
  49      =5  #include "includeall.h"   
  17      =4      
  49      =5  
  49      =5  
  49      =5  
  49      =5  
  49      =5  
  49      =5  #ifndef BSP_EEPROM_H
  49      =5  #define BSP_EEPROM_H
  49      =5  
  49      =5  
  49      =5  #include "includeall.h"   
  50      =5  
  51      =5  void EEpromInit(void );
  52      =5  
  53      =5  
  54      =5  #endif 
  55      =5  
  56      =5  
  57      =5  
   1      =3  #ifndef CONGIG_H
   5      =1  
   6      =1  void KeyProcess(void);
   7      =1  void KeyGaoYaSwitch(void);
   8      =1  void KeyRest(void);
   9      =1  void KeySelect(void);
  10      =1  
  11      =1  #endif
   3          
   4          #include "includeall.h"
   1      =1  
   2      =1  #ifndef INCLUDEALL_H
  17      =1      
   5          
   6          
   7          
   8          extern unsigned char    xdata           SOCAPI_TouchKeyStatus;                                  
             -完成
   9          
  10          static u8 sKeyValue = 0;
  11          static u8 sKeySelectCnt=0;
  12          static u8 sKeyReskCnt=0;
  13          
  14          
  15          
  23          void KeyRest(void)
  24          {       
  25   1                      if(NoKeyPressFalg)
  26   1                      {
  27   2                              if(sKeyReskCnt >0 && sKeyReskCnt < 10 )
  28   2                              {
  29   3                              
  30   3                              }
  31   2                              sKeyReskCnt = 0;
  32   2                              KeyRestFlag = 0;
  33   2                      }
  34   1                      
  35   1                      
  36   1                      if(KeyRestFlag)
  37   1                      {
  38   2                              sKeyReskCnt++;
  39   2                      }
  40   1                              
  41   1                              
  42   1                      else if(sKeyReskCnt > _10S_Per50MS || !KeyRestFlag)
  43   1                      {
  44   2                                      return;
  45   2                      }
  46   1                                      
  47   1                      
  48   1                      if(sKeyReskCnt == _3S_Per50MS)
  49   1                      {
  50   2                                              Buzzer2Flag = 1;
  51   2                                              #if 1
  52   2                                              LED1_R = 0;
  53   2                                              LED2_R = 0;
  54   2                                              LED3_R = 0;
  55   2                                              LED4_R = 0;
  56   2                                              LED1_L = 1;
  57   2                                              LED2_L = 1;
  58   2                                              LED3_L = 1;
  59   2                                              LED4_L = 1;
  60   2                                              #endif
  61   2                      }
  62   1                      else if(sKeyReskCnt == _5S_Per50MS)
  63   1                      {
  64   2                                              Buzzer3Flag = 1;
  65   2                                              #if 1
  66   2                                              LED1_R = 1;
  67   2                                              LED2_R = 1;
  68   2                                              LED3_R = 1;
  69   2                                              LED4_R = 1;
  70   2                                              LED1_L = 0;
  71   2                                              LED2_L = 0;
  72   2                                              LED3_L = 0;
  73   2                                              LED4_L = 0;
  74   2                                              #endif
  75   2                      }
  76   1                              
  77   1      }
  78          
  79          void KeyGaoYaSwitch(void)
  80          {
  81   1                      if(InputKey_io == 0 && !KeySwitchFlag1)
  82   1                      {
  83   2                                      KeySwitchFlag1 = 1;
  84   2                      }
  85   1                      else if(InputKey_io == 0 && KeySwitchFlag1)
  86   1                      {
  87   2                      
  88   2                              DLy_8616B();
  89   2                                      
  90   2                              if(InputKey_io == 0)
  91   2                              {
  92   3                                      KeySwitchFlag  = 1;
  93   3                              }
  94   2                                      
  95   2                              else
  96   2                              {
  97   3                                      KeySwitchFlag1 = 0;
  98   3                              }
  99   2                                       
 100   2                      }
 101   1                      else
 102   1                      {
 103   2                                      KeySwitchFlag = 0;
 104   2                                      KeySwitchFlag1= 0;
 105   2                      }
 106   1                      
 107   1      }
 108          
 109          
 110          
 111          
 118          void KeySelect(void)
 119          {
 120   1                      
 121   1                      if(NoKeyPressFalg)
 122   1                      {
 123   2                              if(sKeySelectCnt >0 && sKeySelectCnt < 10 )
 124   2                              {
 125   3                              
 126   3                                              if(RedLedtFlag && BlueLedFlag)
 127   3                                              {
 128   4                                                                      BlueLedFlag = 0;
 129   4                                                                      RedLedtFlag = 0;
 130   4                                              }
 131   3                                              
 132   3                                              else if(BlueLedFlag && !RedLedtFlag)    
 133   3                                              {
 134   4                                                      
 135   4                                                              BlueLedFlag = 0;
 136   4                                                              RedLedtFlag = 1;
 137   4                                              }
 138   3                                              
 139   3                                              else if(RedLedtFlag && !BlueLedFlag)
 140   3                                              {
 141   4                                                                      BlueLedFlag = 1;
 142   4                                                                      RedLedtFlag = 1;
 143   4                                              }
 144   3                                              
 145   3                                              
 146   3                                              else
 147   3                                              {
 148   4                                                              BlueLedFlag = 1;
 149   4                                                              RedLedtFlag = 0;
 150   4                                              }
 151   3                              }
 152   2                              sKeySelectCnt = 0;
 153   2                              KeySelecetFlag = 0;
 154   2                      }
 155   1                              
 156   1                      if(KeySelecetFlag)
 157   1                      {
 158   2                              sKeySelectCnt++;
 159   2                      }
 160   1                              
 161   1                      else if(sKeySelectCnt > _10S_Per50MS || !KeySelecetFlag)
 162   1                      {
 163   2                                      return;
 164   2                      }
 165   1                      
 166   1              
 167   1                      
 168   1                      
 169   1              
 170   1                      
 171   1                      
 172   1                      
 173   1      }
 174          
 181          void NoKeyProcess(void)
 182          { 
 183   1              static u8 sNoKeytCnt=0; 
 184   1              if(NoKeyPressFalg)
 185   1              {
 186   2                      sNoKeytCnt++;
 187   2              }
 188   1              
 189   1      }
 190          
ASSEMBLY LISTING OF GENERATED OBJECT CODE
             ; FUNCTION KeyRest (BEGIN)
                                           ; SOURCE LINE # 23
                                           ; SOURCE LINE # 24
                                           ; SOURCE LINE # 25
0000 900000      E     MOV     DPTR,#gbFlagData
0003 E0                MOVX    A,@DPTR
0004 30E20C            JNB     ACC.2,?C0001
                                           ; SOURCE LINE # 26
                                           ; SOURCE LINE # 27
                                           ; SOURCE LINE # 28
                                           ; SOURCE LINE # 30
                                           ; SOURCE LINE # 31
0007 E4                CLR     A
0008 900000      R     MOV     DPTR,#sKeyReskCnt
000B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 32
000C 900000      E     MOV     DPTR,#gbFlagData
000F E0                MOVX    A,@DPTR
0010 54FE              ANL     A,#0FEH
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 33
0013         ?C0001:
                                           ; SOURCE LINE # 36
0013 900000      E     MOV     DPTR,#gbFlagData
0016 E0                MOVX    A,@DPTR
0017 30E008            JNB     ACC.0,?C0003
                                           ; SOURCE LINE # 37
                                           ; SOURCE LINE # 38
001A 900000      R     MOV     DPTR,#sKeyReskCnt
001D E0                MOVX    A,@DPTR
001E 04                INC     A
001F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 39
0020 8014              SJMP    ?C0004
0022         ?C0003:
                                           ; SOURCE LINE # 42
0022 900000      R     MOV     DPTR,#sKeyReskCnt
0025 E0                MOVX    A,@DPTR
0026 D3                SETB    C
0027 94C8              SUBB    A,#0C8H
0029 7480              MOV     A,#080H
002B 9480              SUBB    A,#080H
002D 506D              JNC     ?C0007
002F 900000      E     MOV     DPTR,#gbFlagData
0032 E0                MOVX    A,@DPTR
0033 30E066            JNB     ACC.0,?C0007
                                           ; SOURCE LINE # 43
                                           ; SOURCE LINE # 45
0036         ?C0004:
                                           ; SOURCE LINE # 48
0036 900000      R     MOV     DPTR,#sKeyReskCnt
0039 E0                MOVX    A,@DPTR
003A FD                MOV     R5,A
003B 7C00              MOV     R4,#00H
003D 643C              XRL     A,#03CH
003F 702B              JNZ     ?C0008
                                           ; SOURCE LINE # 49
                                           ; SOURCE LINE # 50
0041 900000      E     MOV     DPTR,#gbFlagData+05H
0044 E0                MOVX    A,@DPTR
0045 4402              ORL     A,#02H
0047 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 52
0048 900000      E     MOV     DPTR,#gbFlagData+03H
004B E0                MOVX    A,@DPTR
004C 54FE              ANL     A,#0FEH
004E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 53
004F E0                MOVX    A,@DPTR
0050 54FD              ANL     A,#0FDH
0052 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 54
0053 E0                MOVX    A,@DPTR
0054 54FB              ANL     A,#0FBH
0056 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 55
0057 E0                MOVX    A,@DPTR
0058 54F7              ANL     A,#0F7H
005A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 56
005B E0                MOVX    A,@DPTR
005C 4410              ORL     A,#010H
005E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 57
005F E0                MOVX    A,@DPTR
0060 4420              ORL     A,#020H
0062 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 58
0063 E0                MOVX    A,@DPTR
0064 4440              ORL     A,#040H
0066 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 59
0067 E0                MOVX    A,@DPTR
0068 4480              ORL     A,#080H
006A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 61
006B 22                RET     
006C         ?C0008:
                                           ; SOURCE LINE # 62
006C ED                MOV     A,R5
006D 6464              XRL     A,#064H
006F 4C                ORL     A,R4
0070 702A              JNZ     ?C0007
                                           ; SOURCE LINE # 63
                                           ; SOURCE LINE # 64
0072 900000      E     MOV     DPTR,#gbFlagData+05H
0075 E0                MOVX    A,@DPTR
0076 4404              ORL     A,#04H
0078 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 66
0079 900000      E     MOV     DPTR,#gbFlagData+03H
007C E0                MOVX    A,@DPTR
007D 4401              ORL     A,#01H
007F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 67
0080 E0                MOVX    A,@DPTR
0081 4402              ORL     A,#02H
0083 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 68
0084 E0                MOVX    A,@DPTR
0085 4404              ORL     A,#04H
0087 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 69
0088 E0                MOVX    A,@DPTR
0089 4408              ORL     A,#08H
008B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 70
008C E0                MOVX    A,@DPTR
008D 54EF              ANL     A,#0EFH
008F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 71
0090 E0                MOVX    A,@DPTR
0091 54DF              ANL     A,#0DFH
0093 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 72
0094 E0                MOVX    A,@DPTR
0095 54BF              ANL     A,#0BFH
0097 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 73
0098 E0                MOVX    A,@DPTR
0099 547F              ANL     A,#07FH
009B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 75
                                           ; SOURCE LINE # 77
009C         ?C0007:
009C 22                RET     
             ; FUNCTION KeyRest (END)
             ; FUNCTION KeyGaoYaSwitch (BEGIN)
                                           ; SOURCE LINE # 79
                                           ; SOURCE LINE # 80
                                           ; SOURCE LINE # 81
0000 20850C            JB      P05,?C0011
0003 900000      E     MOV     DPTR,#gbFlagData
0006 E0                MOVX    A,@DPTR
0007 20E305            JB      ACC.3,?C0011
                                           ; SOURCE LINE # 82
                                           ; SOURCE LINE # 83
000A E0                MOVX    A,@DPTR
000B 4408              ORL     A,#08H
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 84
000E 22                RET     
000F         ?C0011:
                                           ; SOURCE LINE # 85
000F 20851E            JB      P05,?C0013
0012 900000      E     MOV     DPTR,#gbFlagData
0015 E0                MOVX    A,@DPTR
0016 30E317            JNB     ACC.3,?C0013
                                           ; SOURCE LINE # 86
                                           ; SOURCE LINE # 88
0019 00                NOP     
001A 00                NOP     
001B 00                NOP     
001C 00                NOP     
001D 00                NOP     
001E 00                NOP     
001F 00                NOP     
0020 00                NOP     
0021 00                NOP     
0022 00                NOP     
                                           ; SOURCE LINE # 90
0023 208505            JB      P05,?C0014
                                           ; SOURCE LINE # 91
                                           ; SOURCE LINE # 92
0026 E0                MOVX    A,@DPTR
0027 4410              ORL     A,#010H
0029 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 93
002A 22                RET     
002B         ?C0014:
                                           ; SOURCE LINE # 96
                                           ; SOURCE LINE # 97
002B 900000      E     MOV     DPTR,#gbFlagData
                                           ; SOURCE LINE # 98
                                           ; SOURCE LINE # 100
002E 8007              SJMP    ?C0033
0030         ?C0013:
                                           ; SOURCE LINE # 102
                                           ; SOURCE LINE # 103
0030 900000      E     MOV     DPTR,#gbFlagData
0033 E0                MOVX    A,@DPTR
0034 54EF              ANL     A,#0EFH
0036 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 104
0037         ?C0033:
0037 E0                MOVX    A,@DPTR
0038 54F7              ANL     A,#0F7H
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 105
                                           ; SOURCE LINE # 107
003B         ?C0017:
003B 22                RET     
             ; FUNCTION KeyGaoYaSwitch (END)
             ; FUNCTION KeySelect (BEGIN)
                                           ; SOURCE LINE # 118
                                           ; SOURCE LINE # 119
                                           ; SOURCE LINE # 121
0000 900000      E     MOV     DPTR,#gbFlagData
0003 E0                MOVX    A,@DPTR
0004 30E263            JNB     ACC.2,?C0018
                                           ; SOURCE LINE # 122
                                           ; SOURCE LINE # 123
0007 900000      R     MOV     DPTR,#sKeySelectCnt
000A E0                MOVX    A,@DPTR
000B FF                MOV     R7,A
000C D3                SETB    C
000D 9400              SUBB    A,#00H
000F 7480              MOV     A,#080H
0011 9480              SUBB    A,#080H
0013 4049              JC      ?C0019
0015 EF                MOV     A,R7
0016 940A              SUBB    A,#0AH
0018 7480              MOV     A,#080H
001A 9480              SUBB    A,#080H
001C 5040              JNC     ?C0019
                                           ; SOURCE LINE # 124
                                           ; SOURCE LINE # 126
001E 900000      E     MOV     DPTR,#gbFlagData+04H
0021 E0                MOVX    A,@DPTR
0022 30E409            JNB     ACC.4,?C0020
0025 E0                MOVX    A,@DPTR
0026 30E505            JNB     ACC.5,?C0020
                                           ; SOURCE LINE # 127
                                           ; SOURCE LINE # 128
0029 E0                MOVX    A,@DPTR
002A 54DF              ANL     A,#0DFH
                                           ; SOURCE LINE # 129
                                           ; SOURCE LINE # 130
002C 802B              SJMP    ?C0034
002E         ?C0020:
                                           ; SOURCE LINE # 132
002E 900000      E     MOV     DPTR,#gbFlagData+04H
0031 E0                MOVX    A,@DPTR
0032 30E509            JNB     ACC.5,?C0022
0035 E0                MOVX    A,@DPTR
0036 20E405            JB      ACC.4,?C0022
                                           ; SOURCE LINE # 133
                                           ; SOURCE LINE # 135
0039 E0                MOVX    A,@DPTR
003A 54DF              ANL     A,#0DFH
                                           ; SOURCE LINE # 136
                                           ; SOURCE LINE # 137
003C 800E              SJMP    ?C0035
003E         ?C0022:
                                           ; SOURCE LINE # 139
003E 900000      E     MOV     DPTR,#gbFlagData+04H
0041 E0                MOVX    A,@DPTR
0042 30E40E            JNB     ACC.4,?C0024
0045 E0                MOVX    A,@DPTR
0046 20E50A            JB      ACC.5,?C0024
                                           ; SOURCE LINE # 140
                                           ; SOURCE LINE # 141
0049 E0                MOVX    A,@DPTR
004A 4420              ORL     A,#020H
004C         ?C0035:
004C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 142
004D E0                MOVX    A,@DPTR
004E 4410              ORL     A,#010H
0050 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
0051 800B              SJMP    ?C0019
0053         ?C0024:
                                           ; SOURCE LINE # 147
                                           ; SOURCE LINE # 148
0053 900000      E     MOV     DPTR,#gbFlagData+04H
0056 E0                MOVX    A,@DPTR
0057 4420              ORL     A,#020H
0059         ?C0034:
0059 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 149
005A E0                MOVX    A,@DPTR
005B 54EF              ANL     A,#0EFH
005D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 150
                                           ; SOURCE LINE # 151
005E         ?C0019:
                                           ; SOURCE LINE # 152
005E E4                CLR     A
005F 900000      R     MOV     DPTR,#sKeySelectCnt
0062 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 153
0063 900000      E     MOV     DPTR,#gbFlagData
0066 E0                MOVX    A,@DPTR
0067 54FD              ANL     A,#0FDH
0069 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 154
006A         ?C0018:
                                           ; SOURCE LINE # 156
006A 900000      E     MOV     DPTR,#gbFlagData
006D E0                MOVX    A,@DPTR
006E 30E107            JNB     ACC.1,?C0026
                                           ; SOURCE LINE # 157
                                           ; SOURCE LINE # 158
0071 900000      R     MOV     DPTR,#sKeySelectCnt
0074 E0                MOVX    A,@DPTR
0075 04                INC     A
0076 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 159
0077 22                RET     
0078         ?C0026:
                                           ; SOURCE LINE # 161
0078 900000      R     MOV     DPTR,#sKeySelectCnt
007B E0                MOVX    A,@DPTR
007C D3                SETB    C
007D 94C8              SUBB    A,#0C8H
007F 7480              MOV     A,#080H
0081 9480              SUBB    A,#080H
0083 5004              JNC     ?C0030
0085 900000      E     MOV     DPTR,#gbFlagData
0088 E0                MOVX    A,@DPTR
                                           ; SOURCE LINE # 162
                                           ; SOURCE LINE # 164
                                           ; SOURCE LINE # 173
0089         ?C0030:
0089 22                RET     
             ; FUNCTION KeySelect (END)
             ; FUNCTION NoKeyProcess (BEGIN)
                                           ; SOURCE LINE # 181
                                           ; SOURCE LINE # 182
                                           ; SOURCE LINE # 184
0000 900000      E     MOV     DPTR,#gbFlagData
0003 E0                MOVX    A,@DPTR
0004 30E206            JNB     ACC.2,?C0032
                                           ; SOURCE LINE # 185
                                           ; SOURCE LINE # 186
0007 900000      R     MOV     DPTR,#sNoKeytCnt
000A E0                MOVX    A,@DPTR
000B 04                INC     A
000C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 187
                                           ; SOURCE LINE # 189
000D         ?C0032:
000D 22                RET     
             ; FUNCTION NoKeyProcess (END)
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_EXTERNAL . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_32CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TRX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
OPREG. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
evReceiveDisplay . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_LNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
STDisplayCode. . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  dis1 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  dis2 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  dis3 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  CurMode. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Flag_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_16CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
SEG4_27COM0_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P2 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A0H  1
USCI5_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_ENABLE. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Immediate_Mode. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D2 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_OK. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EUART. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
TMCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008EH  1
P3 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
USCI3_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P4 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
STFactory. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  step . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  sFactoryTime . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  FactoryCnt . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  step1. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
ACMP_VREF_10D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_BiasVoltage_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_ResSel_100K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM3_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D4 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FlagStatus . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RESET. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
P5 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
ST_Beep. . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
ACMP_VREF_11D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SEG0_27COM4_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_200K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputState_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_high. . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
RCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CDH  1
ACMP_VREF_12D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
PWMCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
BSP_USART0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evReceiveZhuoDu. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evReceiveBMS . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_13D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_400K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
PWMCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
BSP_USART1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_14D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D4. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_FALL_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_INVERT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D8 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_10. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
BSP_USART2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_15D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D5. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_16us. . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_Timebase_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_11. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXENX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
BSP_USART3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D6. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_EEPROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_12. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evKeyLackWater . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_800K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Aligned_Mode_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_13. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ERROR. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D8. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_14. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_4 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG8. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_15. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_5 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
TXMOD. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C9H  1
TXCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
IE . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
DPH1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0085H  1
KeySelect. . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
ST_MakeWater . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  FaultCnt . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  ErrorCodeDisplayData . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  ErrorToNomalCnt. . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  ErrorCodeData. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  YSJErrowCnt. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  LowLevelTimeCnt. . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  HighLevelTimeCnt . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  ErrowCnt . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0007H  2
ev100MS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_CHANNEL_0 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG9. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_6 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E9H  1
ACMP_CHANNEL_1 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Type_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_EightTimes. . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_FLAG_EXF2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_7 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OPINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FEH  1
EXA1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EAH  1
ACMP_CHANNEL_2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_62_5MS. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
EXA2 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EBH  1
LightByte. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
AD_ChunShui. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_CHANNEL_3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_FLAG_EXF3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
GPIO_MODE_OUT_PP . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA3 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ECH  1
DPL1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0084H  1
USCI5_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
Status_TIMEOUT . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CP . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
USXCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C4H  1
USCI2_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_FLAG_EXF4 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C5H  1
ACMP_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
PWM_ComplementaryOutputPin_TypeDef . .  TYPEDEF  -----  U_CHAR   -----  1
SYSCLK_PresSel_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C6H  1
USCI4_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ErrorStatus. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C7H  1
IAP_MemType_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_Low . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OperateRange_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
evKeyPower . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_NO. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_OFF . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
OPERCON. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
P0PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009BH  1
IP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
ACMP_TriggerMode_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_Cycle_Null . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0092H  1
AD_JieShui . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INTx_Typedef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
P2PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A2H  1
USCI5_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT0 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SUCCESS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
P3PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B2H  1
USCI5_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_VDD . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__ALL_CODEREGION . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
TXINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CEH  1
P4PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C2H  1
IAP_BTLDType_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
INT2 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
P5PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DAH  1
sKeyValue. . . . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0001H  1
USCI5_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
FunctionalState. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IPT1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
USCI5_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
AD_YuanShui. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_HI. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
HIGH . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_UID. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
USCI5_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_DISABLE. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
USCI5_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM0_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ITStatus . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADE . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F4H  1
P0VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009CH  1
USCI4_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
DDIC_DutyCycle_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P2VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A3H  1
EXBH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EEH  1
USCI5_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_500MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ENABLE . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BitStatus. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F3H  1
P3VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B3H  1
sKeySelectCnt. . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0002H  1
evNoKeyProcess . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputPin_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ADH  1
evAuto3. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_32S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_250MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
s8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
evAuto4. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_125MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TX . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
EXBL . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EDH  1
ADMax. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM3_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00PWM01 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_16S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_BUSY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
BSP_ADChangeEnum . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_Mode_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_CHANNEL_P . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_ROM. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_Typedef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ev3MS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_RISE_FALL . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_8B. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P00. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0080H  1
ST_AM901 . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Run. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  stFilter . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
DDIC_DMOD_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM02PWM03 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P10. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P01. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0081H  1
SBUF . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
ev5MS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_COM_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_SEG_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_Cycle_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P20. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A0H  1
P11. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
P02. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0082H  1
CMPCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
AD_LouShui . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_ALL . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P30. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B0H  1
P21. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A1H  1
P12. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
P03. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0083H  1
MainCircuit_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P40. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
P31. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B1H  1
P22. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A2H  1
P13. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
P04. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0084H  1
SCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
USCI4_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04PWM05 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_0. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_PU. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P50. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
P41. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
P32. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B2H  1
P23. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A3H  1
P14. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
P05. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0085H  1
IAPDAT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
byte . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
USCI5_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_1. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P51. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
P42. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
P33. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B3H  1
P24. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A4H  1
P15. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
P06. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0086H  1
IPINT0 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
DDIC_SEG10 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_31_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P52. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
P43. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
P34. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B4H  1
P25. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A5H  1
P16. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
P07. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0087H  1
IPINT1 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
DDIC_SEG20 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG11 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P53. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
P44. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
P35. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B5H  1
P26. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A6H  1
P17. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
CRCREG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FDH  1
DDIC_SEG21 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG12 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM06PWM07 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_CHANNEL_4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P54. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DCH  1
P45. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C5H  1
P36. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B6H  1
P27. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A7H  1
DDIC_SEG22 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG13 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_BTLDType_APPROM. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI4_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_5. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_FourTimes . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P55. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DDH  1
P46. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C6H  1
P37. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B7H  1
DDIC_SEG23 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG14 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_62_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI5_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_DISABLE. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_6. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P47. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C7H  1
DDIC_SEG24 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG15 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_1_024V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXFX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CEH  1
DDRCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0093H  1
DDIC_SEG25 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG16 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_VDD_D4 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_CHANNEL_8. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evSysRest. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG26 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG17 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_3_94MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_9. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
StatusTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_TRIGGER_FALL_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG27 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG18 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_31_25MS . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPCTL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F6H  1
IE1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A9H  1
DDIC_SEG19 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_LDROM. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D1 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IE2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AAH  1
USCI0_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D2 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TRUE . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
B. . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F0H  1
USCI1_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Dowm. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
CMPCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
gbFlagData . . . . . . . . . . . . . .  EXTERN   XDATA  ARRAY    -----  10
sysTick_t. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  14
  tickCnt. . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  tickCnt1 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  tickCnt2 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  tickCnt3 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  tickCnt4 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  tickCnt5 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  parameter. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  pTickCBFunc. . . . . . . . . . . . .  MEMBER   -----  PTR      0008H  3
  pTickEvent . . . . . . . . . . . . .  MEMBER   -----  PTR      000BH  3
USCI2_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_VREF_2_048V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D4 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_Status. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_SC. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_TenTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_7_88MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Polarity_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LVR_Config_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPKEY . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F1H  1
BTMCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FBH  1
DDIC_PIN_X0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_FLAG_TF2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_TypeDef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWMCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D1H  1
DDIC_PIN_X1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D8 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACC. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E0H  1
DDIC_PIN_X2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_FLAG_TF3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RCAPXH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
ACMP_FLAG_CMPSTA . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
CRCINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FCH  1
evCleanMode. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_OutputPin_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X4. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_FLAG_TF4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
ADCCFG0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ABH  1
IP1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B9H  1
KeyRest. . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
BSP_UART_MAX . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X5. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT0x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
ET2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
ADCCFG1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ACH  1
IP2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BAH  1
ROMBNK . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DFH  1
evVoiceSwitch. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_Temp_Union . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  MDU_EXAxReg. . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
  MDU_Temp . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
DDIC_PIN_X6. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT1x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_3CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1
ADCCFG2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B5H  1
RCAPXL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
NoKeyProcess . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  sNoKeytCnt . . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0000H  1
DDIC_PIN_X7. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
INT2x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT10. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionVoltageSelect_TypeDef TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
ACMP_Vref_Typedef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
INT20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT11. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_IOH_Grade_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
USCI4_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI1_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
INT21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT12. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_6CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
USCI5_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_DISABLE . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT22. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT13. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
USCI4_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER1 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT23. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT14. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_SixTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
WDTCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CFH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
WDT_OverflowTime_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER2 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT15. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_0us . . . . . .  E_CONST  -----  U_CHAR   -----  1
SM2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
PWMDFR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D6H  1
PWMPDH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D5H  1
ACMP_TRIGGER_RISE_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_500MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT16. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_1us . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_1D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT17. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Vref_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_0K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM0_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
STHeatCoolTemp . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
ACMP_VREF_2D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_250MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_NON_INVERT. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_1K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM1_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
ACMP_Channel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_VREF_3D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_125MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_4us . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM01. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_2K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM2_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
PWMPDL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D4H  1
ACMP_VREF_4D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_ENABLE . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM02. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_0 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008EH  1
IPUART . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
STAD_Collect . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  16
  YuanShui . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0000H  4
  ChunShui . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0004H  4
  LouShui. . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0008H  4
  JieShui. . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    000CH  4
ACMP_VREF_5D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_Center_Alignment_Mode . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM30. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM03. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_1 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
s32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
ACMP_VREF_6D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_ON. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LCD . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_10B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM40. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM31. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_2 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
STLingMin. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  KeyNum . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Value. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
ACMP_VREF_7D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_11B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM41. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_3 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ADC_VREF_2_4V. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
s16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ST_PushPop . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  WriteEventCount. . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  ReadEventCount . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
ACMP_VREF_8D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LED . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_4 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ACMP_VREF_9D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Latch_Mode. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_5 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
u16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
PWMFLT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D7H  1
DPH. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0083H  1
sKeyReskCnt. . . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0003H  1
USCI5_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_EAIN_TypeDef . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ADC_EAIN_6 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
PWM_DutyChange_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_7 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ev20MS . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_8 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
LVR_INVALID. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BSP_UART_Port_t. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ev1S . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_9 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO0. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DPL. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0082H  1
USCI2_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO1. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT0. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
P0CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009AH  1
ev50MS . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO2. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT1. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IPADC. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BEH  1
INT0F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B4H  1
P1CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0091H  1
USCI4_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TriggerMode_Typedef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO3. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BCH  1
P2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A1H  1
USCI5_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionWaveFilteringTime_Ty  TYPEDEF  -----  U_CHAR   -----  1
GPIO4. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT2F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BEH  1
P3CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B1H  1
USCI5_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_RI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO5. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
REN. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
P4CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
evReceivecmp . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_10 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P5CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D9H  1
USCI4_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_TI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_11 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCVH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AFH  1
DPS. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0086H  1
STSetTempCompensation. . . . . . . . .  TYPEDEF  -----  STRUCT   -----  5
  PowerOnTimer . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  RecoverTimer . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Run. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0002H  1
  mode . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  value. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
IAP_BTLDType_LDROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_12 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
STSetVaue. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  DisplayMode. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  CompensationValue. . . . . . . . . .  MEMBER   -----  CHAR     0001H  1
USCI5_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_13 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_14 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US0CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
USCI5_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_15 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A4H  1
US0CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009DH  1
ADCVL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AEH  1
EXADH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F7H  1
BSP_BrshMotor. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SET. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FALSE. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
US0CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009EH  1
DDIC_BIAS_D3 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A6H  1
US0CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009FH  1
DDIC_BIAS_D4 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Up. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
INT0R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BBH  1
ACMP_FLAG_CMPIF. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BDH  1
WDT_OverflowTime_15_75MS . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PriorityStatus . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT2R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BFH  1
BSP_WaterPump. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ST_Filter. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  buf. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  2
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
  Mix_DayCnt . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  RO_DayCnt. . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0008H  4
  Mix_FlowRate . . . . . . . . . . . .  MEMBER   -----  U_LONG   000CH  4
  RO_FlowRateCnt . . . . . . . . . . .  MEMBER   -----  U_LONG   0010H  4
USCI3_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USXINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DCH  1
USCI4_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_4_3V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LOW. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TFX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
IOHCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0096H  1
Evnt_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Clock_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IOHCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0097H  1
USCI5_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
Status_ERROR . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
THX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CDH  1
KeyGaoYaSwitch . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
BSP_WaterAbsorption. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_EXAxReg_Typedef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  MDU_EXA3Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  MDU_EXA2Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  MDU_EXA1Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  MDU_EXA0Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
LVR_3_7V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_1_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
USCI3_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI1_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_1S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_2_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DISABLE. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
evAuto . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI2_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_2S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_15_625MS. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI3_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TLX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CCH  1
USCI5_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI4_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_FALL. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_4S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__USCI5_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
USCI4_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_HNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Channel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
DDIC_ResSel_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__UART0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
PWM0_Edge_Aligned_Mode . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_8S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    369    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =      4    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
