OpenROAD v2.0-23696-g199d0fad55 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/tmp/cts/cts-slowest.lib
read_liberty -corner Typical /home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/tmp/cts/cts.lib
read_liberty -corner Fastest /home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/tmp/cts/cts-fastest.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/placement/top.odb'…
Reading design constraints file at '/home/divya/RISCV-iot-crypto-SoC/openlane/top/top.sdc'…
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 129 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 129.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(33845, 31340), (153375, 161900)].
[INFO CTS-0024]  Normalized sink region: [(2.4886, 2.30441), (11.2776, 11.9044)].
[INFO CTS-0025]     Width:  8.7890.
[INFO CTS-0026]     Height: 9.6000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 65
    Sub-region size: 8.7890 X 4.8000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 33
    Sub-region size: 4.3945 X 4.8000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 4.3945 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 2.1972 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 129.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:3, 8:4, 9:5, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 143
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 266.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 14
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 5094um.
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/cts/top.odb'…
Writing layout to '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/cts/top.def'…
Writing timing constraints to '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/cts/top.sdc'…
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement        196.7 u
average displacement        0.1 u
max displacement            8.2 u
original HPWL           49378.2 u
legalized HPWL          50077.3 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 328 instances
[INFO DPL-0021] HPWL before           50077.3 u
[INFO DPL-0022] HPWL after            49431.7 u
[INFO DPL-0023] HPWL delta               -1.3 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/cts/top.odb'…
Writing layout to '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/cts/top.def'…
Writing timing constraints to '/home/divya/RISCV-iot-crypto-SoC/openlane/top/runs/full_run/results/cts/top.sdc'…
cts_report
Total number of Clock Roots: 1.
Total number of Buffers Inserted: 17.
Total number of Clock Subnets: 17.
Total number of Sinks: 129.
Cells used:
  sky130_fd_sc_hd__clkbuf_8: 16
  sky130_fd_sc_hd__clkbuf_16: 1
Dummys used:
  sky130_fd_sc_hd__bufinv_16: 1
  sky130_fd_sc_hd__clkbuf_4: 5
  sky130_fd_sc_hd__clkinv_1: 4
  sky130_fd_sc_hd__clkinv_2: 3
  sky130_fd_sc_hd__clkinvlp_4: 1
cts_report_end
