--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sram2.twx sram2.ncd -o sram2.twr sram2.pcf

Design file:              sram2.ncd
Physical constraint file: sram2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
address<0>  |    1.095(F)|      FAST  |    0.069(F)|      SLOW  |clk_BUFGP         |   0.000|
address<1>  |    0.576(F)|      FAST  |    0.697(F)|      SLOW  |clk_BUFGP         |   0.000|
address<2>  |    0.868(F)|      FAST  |    0.205(F)|      SLOW  |clk_BUFGP         |   0.000|
cs          |    1.229(F)|      SLOW  |   -0.135(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |    0.497(F)|      FAST  |    0.313(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |    0.583(F)|      FAST  |    0.151(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |    0.514(F)|      FAST  |    0.247(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |    0.391(F)|      FAST  |    0.425(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |    0.670(F)|      FAST  |    0.175(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |    0.658(F)|      FAST  |    0.260(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |    0.545(F)|      FAST  |    0.451(F)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |    0.475(F)|      FAST  |    0.521(F)|      SLOW  |clk_BUFGP         |   0.000|
we          |    1.066(F)|      SLOW  |    0.020(F)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         6.949(F)|      SLOW  |         3.569(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         6.978(F)|      SLOW  |         3.592(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         6.785(F)|      SLOW  |         3.528(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         6.618(F)|      SLOW  |         3.399(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         7.064(F)|      SLOW  |         3.646(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |         6.929(F)|      SLOW  |         3.556(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         6.932(F)|      SLOW  |         3.580(F)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         7.099(F)|      SLOW  |         3.709(F)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
oe             |data_out<0>    |    5.715|
oe             |data_out<1>    |    5.715|
oe             |data_out<2>    |    6.215|
oe             |data_out<3>    |    6.215|
oe             |data_out<4>    |    5.908|
oe             |data_out<5>    |    5.908|
oe             |data_out<6>    |    5.786|
oe             |data_out<7>    |    5.786|
we             |data_out<0>    |    5.833|
we             |data_out<1>    |    5.833|
we             |data_out<2>    |    6.333|
we             |data_out<3>    |    6.333|
we             |data_out<4>    |    6.026|
we             |data_out<5>    |    6.026|
we             |data_out<6>    |    5.904|
we             |data_out<7>    |    5.904|
---------------+---------------+---------+


Analysis completed Sat Oct 17 16:35:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



