// Seed: 3874871133
module module_0 ();
  id_1(
      id_2, id_2 ^ 1, id_2, this
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply0 id_0
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    output tri1 id_10
);
  id_12(
      1
  );
endmodule
module module_4 (
    output tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    input uwire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri0 id_13,
    input supply0 id_14,
    output wand id_15,
    output wor id_16,
    input wire id_17,
    input tri id_18,
    input wand id_19,
    output supply1 id_20,
    input tri id_21,
    input wire id_22,
    input tri1 id_23,
    input uwire id_24,
    input supply1 id_25,
    input tri1 id_26
);
  wire id_28;
  assign id_15 = -1;
  module_3 modCall_1 (
      id_3,
      id_25,
      id_25,
      id_1,
      id_6,
      id_21,
      id_3,
      id_1,
      id_18,
      id_16,
      id_16
  );
  assign modCall_1.type_13 = 0;
  assign id_0 = -1'd0;
  and primCall (
      id_16,
      id_17,
      id_7,
      id_24,
      id_3,
      id_9,
      id_14,
      id_21,
      id_11,
      id_25,
      id_22,
      id_26,
      id_19,
      id_28,
      id_10,
      id_23,
      id_12,
      id_18,
      id_2,
      id_1,
      id_13,
      id_6
  );
endmodule
