# Day1 : Introduction to Verilog RTL Design and synthesis

## Simulator 
RTL design is checked for adherence to the spec by simulating the design.
Simulator tool is used for simulating design 
we use iverilog simulator. 
