<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="single_cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Inst_Rom.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Inst_Rom.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Inst_Rom.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Inst_Rom.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_Rom.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Inst_Rom.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Inst_Rom.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Inst_Rom.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Inst_Rom_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Inst_Rom_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_Rom_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Inst_Rom_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Keypad_Anvyl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Keypad_Anvyl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Keypad_Anvyl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Keypad_Anvyl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Keypad_Anvyl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Keypad_Anvyl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Keypad_Anvyl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Keypad_Anvyl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Keypad_Anvyl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Keypad_Anvyl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Keypad_Anvyl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Keypad_Anvyl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Keypad_Anvyl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Keypad_Anvyl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Keypad_Anvyl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Keypad_Anvyl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Keypad_Anvyl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Keypad_Anvyl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Keypad_Anvyl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Keypad_Anvyl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Keypad_Anvyl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Keypad_Anvyl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Keypad_Anvyl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Keypad_Anvyl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Keypad_Anvyl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Keypad_Anvyl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Keypad_Anvyl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Keypad_Anvyl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Keypad_Anvyl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Keypad_Anvyl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Keypad_Anvyl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Keypad_Anvyl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Keypad_Anvyl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Keypad_Anvyl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Keypad_Anvyl_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="OneSevenSegs_Anvyl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OneSevenSegs_Anvyl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OneSevenSegs_Anvyl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OneSevenSegs_Anvyl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OneSevenSegs_Anvyl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="OneSevenSegs_Anvyl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OneSevenSegs_Anvyl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="OneSevenSegs_Anvyl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="OneSevenSegs_Anvyl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="OneSevenSegs_Anvyl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OneSevenSegs_Anvyl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="OneSevenSegs_Anvyl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OneSevenSegs_Anvyl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OneSevenSegs_Anvyl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="OneSevenSegs_Anvyl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="OneSevenSegs_Anvyl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="OneSevenSegs_Anvyl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="OneSevenSegs_Anvyl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="OneSevenSegs_Anvyl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OneSevenSegs_Anvyl.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="OneSevenSegs_Anvyl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OneSevenSegs_Anvyl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OneSevenSegs_Anvyl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OneSevenSegs_Anvyl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="OneSevenSegs_Anvyl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OneSevenSegs_Anvyl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OneSevenSegs_Anvyl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="OneSevenSegs_Anvyl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="OneSevenSegs_Anvyl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OneSevenSegs_Anvyl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OneSevenSegs_Anvyl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="OneSevenSegs_Anvyl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="OneSevenSegs_Anvyl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OneSevenSegs_Anvyl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Pc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Pc_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Single_Cpu_board.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Single_Cpu_board.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Single_Cpu_board.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cpu_board.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Single_Cpu_board.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Single_Cpu_board.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Single_Cpu_board.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Single_Cpu_board.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Single_Cpu_board.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Single_Cpu_board.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cpu_board.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Single_Cpu_board.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Single_Cpu_board.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Single_Cpu_board.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Single_Cpu_board.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Single_Cpu_board.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Single_Cpu_board.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Single_Cpu_board.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Single_Cpu_board.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Single_Cpu_board.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cpu_board_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cpu_board_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Single_Cpu_board_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Single_Cpu_board_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Single_Cpu_board_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Single_Cpu_board_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cpu_board_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cpu_board_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Single_Cpu_board_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Single_Cpu_board_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cpu_board_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cpu_board_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Single_Cpu_board_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cpu_board_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cpu_board_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Single_Cpu_board_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cpu_board_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cpu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cpu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Single_Cpu_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cpu_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SixSevenSegs_Anvyl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SixSevenSegs_Anvyl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SixSevenSegs_Anvyl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SixSevenSegs_Anvyl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SixSevenSegs_Anvyl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SixSevenSegs_Anvyl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SixSevenSegs_Anvyl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SixSevenSegs_Anvyl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SixSevenSegs_Anvyl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SixSevenSegs_Anvyl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SixSevenSegs_Anvyl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SixSevenSegs_Anvyl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SixSevenSegs_Anvyl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SixSevenSegs_Anvyl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SixSevenSegs_Anvyl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SixSevenSegs_Anvyl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SixSevenSegs_Anvyl.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SixSevenSegs_Anvyl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SixSevenSegs_Anvyl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SixSevenSegs_Anvyl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SixSevenSegs_Anvyl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SixSevenSegs_Anvyl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SixSevenSegs_Anvyl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SixSevenSegs_Anvyl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SixSevenSegs_Anvyl_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SixSevenSegs_Anvyl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="keypad_anvyl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="keypad_anvyl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="keypad_anvyl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="onesevensegs_anvyl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="onesevensegs_anvyl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="onesevensegs_anvyl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="single_cpu_board.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="single_cpu_board.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="single_cpu_board.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sixsevensegs_anvyl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sixsevensegs_anvyl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sixsevensegs_anvyl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1623647171" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1623647171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732141" xil_pn:in_ck="-886345419142516137" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623732141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="ClockDivider.v"/>
      <outfile xil_pn:name="ClockDividerBoard.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="Expand.v"/>
      <outfile xil_pn:name="Inst_Rom.v"/>
      <outfile xil_pn:name="Inst_Rom_tb.v"/>
      <outfile xil_pn:name="Keypad.v"/>
      <outfile xil_pn:name="Keypad_Anvyl.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="OneSevenSegs_Anvyl.v"/>
      <outfile xil_pn:name="Pc.v"/>
      <outfile xil_pn:name="Pc_tb.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="SevenSegs.v"/>
      <outfile xil_pn:name="SevenSegsController.v"/>
      <outfile xil_pn:name="Single_Cpu.v"/>
      <outfile xil_pn:name="Single_Cpu_board.v"/>
      <outfile xil_pn:name="Single_Cpu_board_tb.v"/>
      <outfile xil_pn:name="Single_Cpu_tb.v"/>
      <outfile xil_pn:name="SixSevenSegs_Anvyl.v"/>
      <outfile xil_pn:name="Stage_1.v"/>
      <outfile xil_pn:name="Stage_2.v"/>
      <outfile xil_pn:name="Stage_3.v"/>
      <outfile xil_pn:name="Stage_4.v"/>
      <outfile xil_pn:name="Stage_5.v"/>
    </transform>
    <transform xil_pn:end_ts="1623666466" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5761777367572869483" xil_pn:start_ts="1623666466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623666466" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9200262500139552685" xil_pn:start_ts="1623666466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623663560" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5516369212096392739" xil_pn:start_ts="1623663560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732141" xil_pn:in_ck="-886345419142516137" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623732141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="ClockDivider.v"/>
      <outfile xil_pn:name="ClockDividerBoard.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="Expand.v"/>
      <outfile xil_pn:name="Inst_Rom.v"/>
      <outfile xil_pn:name="Inst_Rom_tb.v"/>
      <outfile xil_pn:name="Keypad.v"/>
      <outfile xil_pn:name="Keypad_Anvyl.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="OneSevenSegs_Anvyl.v"/>
      <outfile xil_pn:name="Pc.v"/>
      <outfile xil_pn:name="Pc_tb.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="SevenSegs.v"/>
      <outfile xil_pn:name="SevenSegsController.v"/>
      <outfile xil_pn:name="Single_Cpu.v"/>
      <outfile xil_pn:name="Single_Cpu_board.v"/>
      <outfile xil_pn:name="Single_Cpu_board_tb.v"/>
      <outfile xil_pn:name="Single_Cpu_tb.v"/>
      <outfile xil_pn:name="SixSevenSegs_Anvyl.v"/>
      <outfile xil_pn:name="Stage_1.v"/>
      <outfile xil_pn:name="Stage_2.v"/>
      <outfile xil_pn:name="Stage_3.v"/>
      <outfile xil_pn:name="Stage_4.v"/>
      <outfile xil_pn:name="Stage_5.v"/>
    </transform>
    <transform xil_pn:end_ts="1623732144" xil_pn:in_ck="-886345419142516137" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8537644063786075433" xil_pn:start_ts="1623732141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Single_Cpu_tb_beh.prj"/>
      <outfile xil_pn:name="Single_Cpu_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623732144" xil_pn:in_ck="5110331276581252624" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="670598589758980732" xil_pn:start_ts="1623732144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Single_Cpu_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1623681686" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1623681686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732219" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9010018802402940197" xil_pn:start_ts="1623732219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732219" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5516369212096392739" xil_pn:start_ts="1623732219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732219" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1623732219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732219" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7976289291153512743" xil_pn:start_ts="1623732219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732219" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1623732219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732219" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3734432634567350503" xil_pn:start_ts="1623732219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732345" xil_pn:in_ck="-5310921085396232292" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6305322785600718988" xil_pn:start_ts="1623732312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Inst_Rom.ngr"/>
      <outfile xil_pn:name="Single_Cpu_board.lso"/>
      <outfile xil_pn:name="Single_Cpu_board.ngc"/>
      <outfile xil_pn:name="Single_Cpu_board.ngr"/>
      <outfile xil_pn:name="Single_Cpu_board.prj"/>
      <outfile xil_pn:name="Single_Cpu_board.stx"/>
      <outfile xil_pn:name="Single_Cpu_board.syr"/>
      <outfile xil_pn:name="Single_Cpu_board.xst"/>
      <outfile xil_pn:name="Single_Cpu_board_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Single_Cpu_board_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1623732345" xil_pn:in_ck="7469011276330316401" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7723223396934310226" xil_pn:start_ts="1623732345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623732352" xil_pn:in_ck="-5873462670865308110" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1638088152340289858" xil_pn:start_ts="1623732345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cpu_board.bld"/>
      <outfile xil_pn:name="Single_Cpu_board.ngd"/>
      <outfile xil_pn:name="Single_Cpu_board_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1623732377" xil_pn:in_ck="-7495314364487347932" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-8453867640889462296" xil_pn:start_ts="1623732352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cpu_board.pcf"/>
      <outfile xil_pn:name="Single_Cpu_board_map.map"/>
      <outfile xil_pn:name="Single_Cpu_board_map.mrp"/>
      <outfile xil_pn:name="Single_Cpu_board_map.ncd"/>
      <outfile xil_pn:name="Single_Cpu_board_map.ngm"/>
      <outfile xil_pn:name="Single_Cpu_board_map.xrpt"/>
      <outfile xil_pn:name="Single_Cpu_board_summary.xml"/>
      <outfile xil_pn:name="Single_Cpu_board_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1623732414" xil_pn:in_ck="-308784257273856561" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1623732377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cpu_board.ncd"/>
      <outfile xil_pn:name="Single_Cpu_board.pad"/>
      <outfile xil_pn:name="Single_Cpu_board.par"/>
      <outfile xil_pn:name="Single_Cpu_board.ptwx"/>
      <outfile xil_pn:name="Single_Cpu_board.unroutes"/>
      <outfile xil_pn:name="Single_Cpu_board.xpi"/>
      <outfile xil_pn:name="Single_Cpu_board_pad.csv"/>
      <outfile xil_pn:name="Single_Cpu_board_pad.txt"/>
      <outfile xil_pn:name="Single_Cpu_board_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1623732434" xil_pn:in_ck="5550690177168153415" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1623732414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cpu_board.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="single_cpu_board.bgn"/>
      <outfile xil_pn:name="single_cpu_board.bit"/>
      <outfile xil_pn:name="single_cpu_board.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1623732414" xil_pn:in_ck="-1455485700044201448" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1623732404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cpu_board.twr"/>
      <outfile xil_pn:name="Single_Cpu_board.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
