# TPU-_on_FPGA
In this research, we create a TPU with vector processing capabilities on an FPGA to study possible design bottlenecks.


#References
[1] TPU_V4 (https://arxiv.org/abs/2304.01433) 

[2] RISC_V_ISA Samsung Research (https://research.samsung.com/blog/RISC-V-and-Vectorization) 

[3] RISC_V Vectors (https://blog.timhutt.co.uk/riscv-vector/) (https://blog.timhutt.co.uk/riscv-vector/visualiser.html) 

[4] QEMU Emulator (https://www.qemu.org/) (https://www.qemu.org/docs/master/) 

[5] RISC V ISA Manual (https://riscv-specs.timhutt.co.uk/spec/riscv-isa-release-7ea3b58-2025-05-06/riscv-unprivileged.html#_vector_vector_add_example) 

[6] https://ieeexplore.ieee.org/document/10631150 

[7] https://arxiv.org/abs/2210.08882

[8] https://ieeexplore.ieee.org/document/9885953

[9] https://dl.acm.org/doi/full/10.1145/3575861 
