
SW_Controller_DI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7f8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  0800aa98  0800aa98  0000ba98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b2c8  0800b2c8  0000c2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b2d0  0800b2d0  0000c2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b2d4  0800b2d4  0000c2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  0800b2d8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ee4  2400007c  0800b354  0000d07c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000f60  0800b354  0000df60  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019dd1  00000000  00000000  0000d0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002eab  00000000  00000000  00026e7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000012f8  00000000  00000000  00029d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e9b  00000000  00000000  0002b020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a959  00000000  00000000  0002bebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017f6e  00000000  00000000  00066814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017a007  00000000  00000000  0007e782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f8789  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005700  00000000  00000000  001f87cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000052  00000000  00000000  001fdecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800aa80 	.word	0x0800aa80

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	0800aa80 	.word	0x0800aa80

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <Debug_Init+0x18>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 80006b6:	4904      	ldr	r1, [pc, #16]	@ (80006c8 <Debug_Init+0x1c>)
 80006b8:	2002      	movs	r0, #2
 80006ba:	f000 f807 	bl	80006cc <Debug_Print>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	24000000 	.word	0x24000000
 80006c8:	0800aac0 	.word	0x0800aac0

080006cc <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 80006cc:	b40e      	push	{r1, r2, r3}
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	4603      	mov	r3, r0
 80006d6:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <Debug_Print+0xc4>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	79fa      	ldrb	r2, [r7, #7]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d84f      	bhi.n	8000782 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 80006e8:	f002 f82a 	bl	8002740 <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a29      	ldr	r2, [pc, #164]	@ (8000794 <Debug_Print+0xc8>)
 80006f0:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <Debug_Print+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a27      	ldr	r2, [pc, #156]	@ (8000798 <Debug_Print+0xcc>)
 80006fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000700:	4826      	ldr	r0, [pc, #152]	@ (800079c <Debug_Print+0xd0>)
 8000702:	f009 fccd 	bl	800a0a0 <sniprintf>
 8000706:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <Debug_Print+0xd0>)
 800070c:	1898      	adds	r0, r3, r2
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000714:	4619      	mov	r1, r3
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4a21      	ldr	r2, [pc, #132]	@ (80007a0 <Debug_Print+0xd4>)
 800071a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071e:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <Debug_Print+0xd8>)
 8000720:	f009 fcbe 	bl	800a0a0 <sniprintf>
 8000724:	4602      	mov	r2, r0
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <Debug_Print+0xd0>)
 8000730:	1898      	adds	r0, r3, r2
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000738:	4619      	mov	r1, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	69fa      	ldr	r2, [r7, #28]
 800073e:	f009 fd13 	bl	800a168 <vsniprintf>
 8000742:	4602      	mov	r2, r0
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4413      	add	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2bfd      	cmp	r3, #253	@ 0xfd
 800074e:	dc10      	bgt.n	8000772 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	60fa      	str	r2, [r7, #12]
 8000756:	4a11      	ldr	r2, [pc, #68]	@ (800079c <Debug_Print+0xd0>)
 8000758:	210d      	movs	r1, #13
 800075a:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	60fa      	str	r2, [r7, #12]
 8000762:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <Debug_Print+0xd0>)
 8000764:	210a      	movs	r1, #10
 8000766:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000768:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <Debug_Print+0xd0>)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	b29a      	uxth	r2, r3
 8000776:	2364      	movs	r3, #100	@ 0x64
 8000778:	4908      	ldr	r1, [pc, #32]	@ (800079c <Debug_Print+0xd0>)
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <Debug_Print+0xdc>)
 800077c:	f007 fcd2 	bl	8008124 <HAL_UART_Transmit>
 8000780:	e000      	b.n	8000784 <Debug_Print+0xb8>
        return;
 8000782:	bf00      	nop
}
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800078c:	b003      	add	sp, #12
 800078e:	4770      	bx	lr
 8000790:	24000000 	.word	0x24000000
 8000794:	24000198 	.word	0x24000198
 8000798:	0800aad8 	.word	0x0800aad8
 800079c:	24000098 	.word	0x24000098
 80007a0:	24000004 	.word	0x24000004
 80007a4:	0800aae0 	.word	0x0800aae0
 80007a8:	24000578 	.word	0x24000578

080007ac <DigitalInput_Init>:
/**
 * @brief  Initialize digital input handler
 * @retval None
 */
void DigitalInput_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
    memset(digitalInputs, 0, sizeof(digitalInputs));
 80007b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80007b6:	2100      	movs	r1, #0
 80007b8:	482a      	ldr	r0, [pc, #168]	@ (8000864 <DigitalInput_Init+0xb8>)
 80007ba:	f009 fce3 	bl	800a184 <memset>
    memset(inputStates, 0, sizeof(inputStates));
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	2100      	movs	r1, #0
 80007c2:	4829      	ldr	r0, [pc, #164]	@ (8000868 <DigitalInput_Init+0xbc>)
 80007c4:	f009 fcde 	bl	800a184 <memset>
    
    /* Configure input structures */
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	e03b      	b.n	8000846 <DigitalInput_Init+0x9a>
        digitalInputs[i].port = inputPinMap[i].port;
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	79fa      	ldrb	r2, [r7, #7]
 80007d2:	4926      	ldr	r1, [pc, #152]	@ (800086c <DigitalInput_Init+0xc0>)
 80007d4:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
 80007d8:	4822      	ldr	r0, [pc, #136]	@ (8000864 <DigitalInput_Init+0xb8>)
 80007da:	4613      	mov	r3, r2
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	4413      	add	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4403      	add	r3, r0
 80007e4:	6019      	str	r1, [r3, #0]
        digitalInputs[i].pin = inputPinMap[i].pin;
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	79fa      	ldrb	r2, [r7, #7]
 80007ea:	4920      	ldr	r1, [pc, #128]	@ (800086c <DigitalInput_Init+0xc0>)
 80007ec:	00db      	lsls	r3, r3, #3
 80007ee:	440b      	add	r3, r1
 80007f0:	8898      	ldrh	r0, [r3, #4]
 80007f2:	491c      	ldr	r1, [pc, #112]	@ (8000864 <DigitalInput_Init+0xb8>)
 80007f4:	4613      	mov	r3, r2
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	4413      	add	r3, r2
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	440b      	add	r3, r1
 80007fe:	3304      	adds	r3, #4
 8000800:	4602      	mov	r2, r0
 8000802:	801a      	strh	r2, [r3, #0]
        digitalInputs[i].currentState = 0;
 8000804:	79fa      	ldrb	r2, [r7, #7]
 8000806:	4917      	ldr	r1, [pc, #92]	@ (8000864 <DigitalInput_Init+0xb8>)
 8000808:	4613      	mov	r3, r2
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	4413      	add	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	440b      	add	r3, r1
 8000812:	3306      	adds	r3, #6
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
        digitalInputs[i].previousState = 0;
 8000818:	79fa      	ldrb	r2, [r7, #7]
 800081a:	4912      	ldr	r1, [pc, #72]	@ (8000864 <DigitalInput_Init+0xb8>)
 800081c:	4613      	mov	r3, r2
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	4413      	add	r3, r2
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	440b      	add	r3, r1
 8000826:	3307      	adds	r3, #7
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
        digitalInputs[i].lastChangeTime = 0;
 800082c:	79fa      	ldrb	r2, [r7, #7]
 800082e:	490d      	ldr	r1, [pc, #52]	@ (8000864 <DigitalInput_Init+0xb8>)
 8000830:	4613      	mov	r3, r2
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	4413      	add	r3, r2
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	440b      	add	r3, r1
 800083a:	3308      	adds	r3, #8
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	3301      	adds	r3, #1
 8000844:	71fb      	strb	r3, [r7, #7]
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b37      	cmp	r3, #55	@ 0x37
 800084a:	d802      	bhi.n	8000852 <DigitalInput_Init+0xa6>
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	2b37      	cmp	r3, #55	@ 0x37
 8000850:	d9bd      	bls.n	80007ce <DigitalInput_Init+0x22>
    }
    
    DEBUG_INFO("Digital Input Handler initialized, %d inputs", NUM_INPUT_PINS);
 8000852:	2238      	movs	r2, #56	@ 0x38
 8000854:	4906      	ldr	r1, [pc, #24]	@ (8000870 <DigitalInput_Init+0xc4>)
 8000856:	2002      	movs	r0, #2
 8000858:	f7ff ff38 	bl	80006cc <Debug_Print>
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2400019c 	.word	0x2400019c
 8000868:	2400043c 	.word	0x2400043c
 800086c:	0800b09c 	.word	0x0800b09c
 8000870:	0800ab04 	.word	0x0800ab04

08000874 <DigitalInput_Update>:
/**
 * @brief  Update digital inputs (call periodically)
 * @retval None
 */
void DigitalInput_Update(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
    uint32_t currentTime = HAL_GetTick();
 800087a:	f001 ff61 	bl	8002740 <HAL_GetTick>
 800087e:	60b8      	str	r0, [r7, #8]
    
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 8000880:	2300      	movs	r3, #0
 8000882:	73fb      	strb	r3, [r7, #15]
 8000884:	e06d      	b.n	8000962 <DigitalInput_Update+0xee>
        if (digitalInputs[i].port != NULL) {
 8000886:	7bfa      	ldrb	r2, [r7, #15]
 8000888:	493b      	ldr	r1, [pc, #236]	@ (8000978 <DigitalInput_Update+0x104>)
 800088a:	4613      	mov	r3, r2
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	4413      	add	r3, r2
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	440b      	add	r3, r1
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d060      	beq.n	800095c <DigitalInput_Update+0xe8>
            /* Read GPIO pin */
            GPIO_PinState pinState = HAL_GPIO_ReadPin(digitalInputs[i].port, 
 800089a:	7bfa      	ldrb	r2, [r7, #15]
 800089c:	4936      	ldr	r1, [pc, #216]	@ (8000978 <DigitalInput_Update+0x104>)
 800089e:	4613      	mov	r3, r2
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	4413      	add	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	440b      	add	r3, r1
 80008a8:	6818      	ldr	r0, [r3, #0]
 80008aa:	7bfa      	ldrb	r2, [r7, #15]
 80008ac:	4932      	ldr	r1, [pc, #200]	@ (8000978 <DigitalInput_Update+0x104>)
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	440b      	add	r3, r1
 80008b8:	3304      	adds	r3, #4
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	4619      	mov	r1, r3
 80008be:	f003 fe77 	bl	80045b0 <HAL_GPIO_ReadPin>
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
                                                      digitalInputs[i].pin);
            
            uint8_t newState = (pinState == GPIO_PIN_SET) ? 1 : 0;
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	bf0c      	ite	eq
 80008cc:	2301      	moveq	r3, #1
 80008ce:	2300      	movne	r3, #0
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	71bb      	strb	r3, [r7, #6]
            
            /* Debounce logic */
            if (newState != digitalInputs[i].currentState) {
 80008d4:	7bfa      	ldrb	r2, [r7, #15]
 80008d6:	4928      	ldr	r1, [pc, #160]	@ (8000978 <DigitalInput_Update+0x104>)
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	440b      	add	r3, r1
 80008e2:	3306      	adds	r3, #6
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	79ba      	ldrb	r2, [r7, #6]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d037      	beq.n	800095c <DigitalInput_Update+0xe8>
                if ((currentTime - digitalInputs[i].lastChangeTime) >= DEBOUNCE_TIME_MS) {
 80008ec:	7bfa      	ldrb	r2, [r7, #15]
 80008ee:	4922      	ldr	r1, [pc, #136]	@ (8000978 <DigitalInput_Update+0x104>)
 80008f0:	4613      	mov	r3, r2
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	4413      	add	r3, r2
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	3308      	adds	r3, #8
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	2b13      	cmp	r3, #19
 8000904:	d92a      	bls.n	800095c <DigitalInput_Update+0xe8>
                    digitalInputs[i].previousState = digitalInputs[i].currentState;
 8000906:	7bf9      	ldrb	r1, [r7, #15]
 8000908:	7bfa      	ldrb	r2, [r7, #15]
 800090a:	481b      	ldr	r0, [pc, #108]	@ (8000978 <DigitalInput_Update+0x104>)
 800090c:	460b      	mov	r3, r1
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	440b      	add	r3, r1
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	4403      	add	r3, r0
 8000916:	3306      	adds	r3, #6
 8000918:	7818      	ldrb	r0, [r3, #0]
 800091a:	4917      	ldr	r1, [pc, #92]	@ (8000978 <DigitalInput_Update+0x104>)
 800091c:	4613      	mov	r3, r2
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	4413      	add	r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	440b      	add	r3, r1
 8000926:	3307      	adds	r3, #7
 8000928:	4602      	mov	r2, r0
 800092a:	701a      	strb	r2, [r3, #0]
                    digitalInputs[i].currentState = newState;
 800092c:	7bfa      	ldrb	r2, [r7, #15]
 800092e:	4912      	ldr	r1, [pc, #72]	@ (8000978 <DigitalInput_Update+0x104>)
 8000930:	4613      	mov	r3, r2
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	4413      	add	r3, r2
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	440b      	add	r3, r1
 800093a:	3306      	adds	r3, #6
 800093c:	79ba      	ldrb	r2, [r7, #6]
 800093e:	701a      	strb	r2, [r3, #0]
                    digitalInputs[i].lastChangeTime = currentTime;
 8000940:	7bfa      	ldrb	r2, [r7, #15]
 8000942:	490d      	ldr	r1, [pc, #52]	@ (8000978 <DigitalInput_Update+0x104>)
 8000944:	4613      	mov	r3, r2
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	4413      	add	r3, r2
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	440b      	add	r3, r1
 800094e:	3308      	adds	r3, #8
 8000950:	68ba      	ldr	r2, [r7, #8]
 8000952:	601a      	str	r2, [r3, #0]
                    
                    inputStates[i] = newState;
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	4909      	ldr	r1, [pc, #36]	@ (800097c <DigitalInput_Update+0x108>)
 8000958:	79ba      	ldrb	r2, [r7, #6]
 800095a:	54ca      	strb	r2, [r1, r3]
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	3301      	adds	r3, #1
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	2b37      	cmp	r3, #55	@ 0x37
 8000966:	d802      	bhi.n	800096e <DigitalInput_Update+0xfa>
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	2b37      	cmp	r3, #55	@ 0x37
 800096c:	d98b      	bls.n	8000886 <DigitalInput_Update+0x12>
                }
            }
        }
    }
}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2400019c 	.word	0x2400019c
 800097c:	2400043c 	.word	0x2400043c

08000980 <DigitalInput_GetAll>:
 * @param  buffer: Buffer to store input states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalInput_GetAll(uint8_t* buffer, uint16_t bufferSize)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = 7;  // 56 inputs = 7 bytes
 800098c:	2307      	movs	r3, #7
 800098e:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 8000990:	89fa      	ldrh	r2, [r7, #14]
 8000992:	887b      	ldrh	r3, [r7, #2]
 8000994:	429a      	cmp	r2, r3
 8000996:	d901      	bls.n	800099c <DigitalInput_GetAll+0x1c>
        numBytes = bufferSize;
 8000998:	887b      	ldrh	r3, [r7, #2]
 800099a:	81fb      	strh	r3, [r7, #14]
    }
    
    memset(buffer, 0, numBytes);
 800099c:	89fb      	ldrh	r3, [r7, #14]
 800099e:	461a      	mov	r2, r3
 80009a0:	2100      	movs	r1, #0
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f009 fbee 	bl	800a184 <memset>
    
    /* Pack bits into bytes (56 inputs) */
    for (uint16_t i = 0; i < NUM_DIGITAL_INPUTS && i < (numBytes * 8); i++) {
 80009a8:	2300      	movs	r3, #0
 80009aa:	81bb      	strh	r3, [r7, #12]
 80009ac:	e01d      	b.n	80009ea <DigitalInput_GetAll+0x6a>
        if (inputStates[i]) {
 80009ae:	89bb      	ldrh	r3, [r7, #12]
 80009b0:	4a14      	ldr	r2, [pc, #80]	@ (8000a04 <DigitalInput_GetAll+0x84>)
 80009b2:	5cd3      	ldrb	r3, [r2, r3]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d015      	beq.n	80009e4 <DigitalInput_GetAll+0x64>
            buffer[i / 8] |= (1 << (i % 8));
 80009b8:	89bb      	ldrh	r3, [r7, #12]
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	b298      	uxth	r0, r3
 80009be:	4602      	mov	r2, r0
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	b25a      	sxtb	r2, r3
 80009c8:	89bb      	ldrh	r3, [r7, #12]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	2101      	movs	r1, #1
 80009d0:	fa01 f303 	lsl.w	r3, r1, r3
 80009d4:	b25b      	sxtb	r3, r3
 80009d6:	4313      	orrs	r3, r2
 80009d8:	b25a      	sxtb	r2, r3
 80009da:	4601      	mov	r1, r0
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	440b      	add	r3, r1
 80009e0:	b2d2      	uxtb	r2, r2
 80009e2:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < NUM_DIGITAL_INPUTS && i < (numBytes * 8); i++) {
 80009e4:	89bb      	ldrh	r3, [r7, #12]
 80009e6:	3301      	adds	r3, #1
 80009e8:	81bb      	strh	r3, [r7, #12]
 80009ea:	89bb      	ldrh	r3, [r7, #12]
 80009ec:	2b37      	cmp	r3, #55	@ 0x37
 80009ee:	d804      	bhi.n	80009fa <DigitalInput_GetAll+0x7a>
 80009f0:	89ba      	ldrh	r2, [r7, #12]
 80009f2:	89fb      	ldrh	r3, [r7, #14]
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	429a      	cmp	r2, r3
 80009f8:	dbd9      	blt.n	80009ae <DigitalInput_GetAll+0x2e>
        }
    }
}
 80009fa:	bf00      	nop
 80009fc:	3710      	adds	r7, #16
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	2400043c 	.word	0x2400043c

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b087      	sub	sp, #28
 8000a0c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000a0e:	f000 fbb9 	bl	8001184 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a12:	f001 fe0f 	bl	8002634 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a16:	f000 f89f 	bl	8000b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a1a:	f000 fa91 	bl	8000f40 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a1e:	f000 f911 	bl	8000c44 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8000a22:	f000 f98b 	bl	8000d3c <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8000a26:	f000 f9ed 	bl	8000e04 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000a2a:	f000 fa37 	bl	8000e9c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 8000a2e:	f7ff fe3d 	bl	80006ac <Debug_Init>
  
  /* Print startup banner */
  Version_GetString(versionString, VERSION_STRING_SIZE);
 8000a32:	2140      	movs	r1, #64	@ 0x40
 8000a34:	483d      	ldr	r0, [pc, #244]	@ (8000b2c <main+0x124>)
 8000a36:	f001 fda9 	bl	800258c <Version_GetString>
  DEBUG_INFO("===========================================");
 8000a3a:	493d      	ldr	r1, [pc, #244]	@ (8000b30 <main+0x128>)
 8000a3c:	2002      	movs	r0, #2
 8000a3e:	f7ff fe45 	bl	80006cc <Debug_Print>
  DEBUG_INFO("  %s", versionString);
 8000a42:	4a3a      	ldr	r2, [pc, #232]	@ (8000b2c <main+0x124>)
 8000a44:	493b      	ldr	r1, [pc, #236]	@ (8000b34 <main+0x12c>)
 8000a46:	2002      	movs	r0, #2
 8000a48:	f7ff fe40 	bl	80006cc <Debug_Print>
  DEBUG_INFO("===========================================");
 8000a4c:	4938      	ldr	r1, [pc, #224]	@ (8000b30 <main+0x128>)
 8000a4e:	2002      	movs	r0, #2
 8000a50:	f7ff fe3c 	bl	80006cc <Debug_Print>
  
  /* Initialize digital input handler */
  DigitalInput_Init();
 8000a54:	f7ff feaa 	bl	80007ac <DigitalInput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_DIO);
 8000a58:	2002      	movs	r0, #2
 8000a5a:	f000 fbc5 	bl	80011e8 <RS485_Init>
  
  /* Register digital input command handler */
  RS485_RegisterCommandHandler(CMD_READ_DI, HandleReadDI);
 8000a5e:	4936      	ldr	r1, [pc, #216]	@ (8000b38 <main+0x130>)
 8000a60:	2020      	movs	r0, #32
 8000a62:	f000 fefb 	bl	800185c <RS485_RegisterCommandHandler>
  
  DEBUG_INFO("System initialization complete");
 8000a66:	4935      	ldr	r1, [pc, #212]	@ (8000b3c <main+0x134>)
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f7ff fe2f 	bl	80006cc <Debug_Print>
  DEBUG_INFO("Entering main loop...");
 8000a6e:	4934      	ldr	r1, [pc, #208]	@ (8000b40 <main+0x138>)
 8000a70:	2002      	movs	r0, #2
 8000a72:	f7ff fe2b 	bl	80006cc <Debug_Print>
  
  heartbeatTimer = HAL_GetTick();
 8000a76:	f001 fe63 	bl	8002740 <HAL_GetTick>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	4a31      	ldr	r2, [pc, #196]	@ (8000b44 <main+0x13c>)
 8000a7e:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000a80:	f001 fe5e 	bl	8002740 <HAL_GetTick>
 8000a84:	4603      	mov	r3, r0
 8000a86:	4a30      	ldr	r2, [pc, #192]	@ (8000b48 <main+0x140>)
 8000a88:	6013      	str	r3, [r2, #0]
  inputUpdateTimer = HAL_GetTick();
 8000a8a:	f001 fe59 	bl	8002740 <HAL_GetTick>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4a2e      	ldr	r2, [pc, #184]	@ (8000b4c <main+0x144>)
 8000a92:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000a94:	f000 fbfa 	bl	800128c <RS485_Process>
    
    /* Update digital inputs every 10ms */
    if (HAL_GetTick() - inputUpdateTimer >= 10) {
 8000a98:	f001 fe52 	bl	8002740 <HAL_GetTick>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b4c <main+0x144>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	2b09      	cmp	r3, #9
 8000aa6:	d906      	bls.n	8000ab6 <main+0xae>
      inputUpdateTimer = HAL_GetTick();
 8000aa8:	f001 fe4a 	bl	8002740 <HAL_GetTick>
 8000aac:	4603      	mov	r3, r0
 8000aae:	4a27      	ldr	r2, [pc, #156]	@ (8000b4c <main+0x144>)
 8000ab0:	6013      	str	r3, [r2, #0]
      DigitalInput_Update();
 8000ab2:	f7ff fedf 	bl	8000874 <DigitalInput_Update>
    }
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000ab6:	f001 fe43 	bl	8002740 <HAL_GetTick>
 8000aba:	4602      	mov	r2, r0
 8000abc:	4b22      	ldr	r3, [pc, #136]	@ (8000b48 <main+0x140>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ac6:	d308      	bcc.n	8000ada <main+0xd2>
      statusLedTimer = HAL_GetTick();
 8000ac8:	f001 fe3a 	bl	8002740 <HAL_GetTick>
 8000acc:	4603      	mov	r3, r0
 8000ace:	4a1e      	ldr	r2, [pc, #120]	@ (8000b48 <main+0x140>)
 8000ad0:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000ad2:	2102      	movs	r1, #2
 8000ad4:	481e      	ldr	r0, [pc, #120]	@ (8000b50 <main+0x148>)
 8000ad6:	f003 fd9c 	bl	8004612 <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat logging (every 10 seconds) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000ada:	f001 fe31 	bl	8002740 <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	4b18      	ldr	r3, [pc, #96]	@ (8000b44 <main+0x13c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d91a      	bls.n	8000b24 <main+0x11c>
      heartbeatTimer = HAL_GetTick();
 8000aee:	f001 fe27 	bl	8002740 <HAL_GetTick>
 8000af2:	4603      	mov	r3, r0
 8000af4:	4a13      	ldr	r2, [pc, #76]	@ (8000b44 <main+0x13c>)
 8000af6:	6013      	str	r3, [r2, #0]
      RS485_Status_t* status = RS485_GetStatus();
 8000af8:	f000 fec4 	bl	8001884 <RS485_GetStatus>
 8000afc:	6078      	str	r0, [r7, #4]
      DEBUG_INFO("Heartbeat: Uptime=%lu RX=%lu TX=%lu Err=%lu Health=%d%%", 
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6858      	ldr	r0, [r3, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68dc      	ldr	r4, [r3, #12]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	691b      	ldr	r3, [r3, #16]
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	6892      	ldr	r2, [r2, #8]
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	7849      	ldrb	r1, [r1, #1]
 8000b12:	9102      	str	r1, [sp, #8]
 8000b14:	9201      	str	r2, [sp, #4]
 8000b16:	9300      	str	r3, [sp, #0]
 8000b18:	4623      	mov	r3, r4
 8000b1a:	4602      	mov	r2, r0
 8000b1c:	490d      	ldr	r1, [pc, #52]	@ (8000b54 <main+0x14c>)
 8000b1e:	2002      	movs	r0, #2
 8000b20:	f7ff fdd4 	bl	80006cc <Debug_Print>
                 status->uptime, status->rxPacketCount, 
                 status->txPacketCount, status->errorCount, status->health);
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000b24:	2001      	movs	r0, #1
 8000b26:	f001 fe17 	bl	8002758 <HAL_Delay>
    RS485_Process();
 8000b2a:	e7b3      	b.n	8000a94 <main+0x8c>
 8000b2c:	240006ac 	.word	0x240006ac
 8000b30:	0800ab34 	.word	0x0800ab34
 8000b34:	0800ab60 	.word	0x0800ab60
 8000b38:	0800114d 	.word	0x0800114d
 8000b3c:	0800ab68 	.word	0x0800ab68
 8000b40:	0800ab88 	.word	0x0800ab88
 8000b44:	240006a0 	.word	0x240006a0
 8000b48:	240006a4 	.word	0x240006a4
 8000b4c:	240006a8 	.word	0x240006a8
 8000b50:	58020c00 	.word	0x58020c00
 8000b54:	0800aba0 	.word	0x0800aba0

08000b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b09c      	sub	sp, #112	@ 0x70
 8000b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b62:	224c      	movs	r2, #76	@ 0x4c
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f009 fb0c 	bl	800a184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b6c:	1d3b      	adds	r3, r7, #4
 8000b6e:	2220      	movs	r2, #32
 8000b70:	2100      	movs	r1, #0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f009 fb06 	bl	800a184 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b78:	2002      	movs	r0, #2
 8000b7a:	f003 fd65 	bl	8004648 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b7e:	2300      	movs	r3, #0
 8000b80:	603b      	str	r3, [r7, #0]
 8000b82:	4b2d      	ldr	r3, [pc, #180]	@ (8000c38 <SystemClock_Config+0xe0>)
 8000b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b86:	4a2c      	ldr	r2, [pc, #176]	@ (8000c38 <SystemClock_Config+0xe0>)
 8000b88:	f023 0301 	bic.w	r3, r3, #1
 8000b8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c38 <SystemClock_Config+0xe0>)
 8000b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	4b28      	ldr	r3, [pc, #160]	@ (8000c3c <SystemClock_Config+0xe4>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ba0:	4a26      	ldr	r2, [pc, #152]	@ (8000c3c <SystemClock_Config+0xe4>)
 8000ba2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b24      	ldr	r3, [pc, #144]	@ (8000c3c <SystemClock_Config+0xe4>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000bb4:	bf00      	nop
 8000bb6:	4b21      	ldr	r3, [pc, #132]	@ (8000c3c <SystemClock_Config+0xe4>)
 8000bb8:	699b      	ldr	r3, [r3, #24]
 8000bba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000bc2:	d1f8      	bne.n	8000bb6 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <SystemClock_Config+0xe8>)
 8000bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c40 <SystemClock_Config+0xe8>)
 8000bca:	f023 0303 	bic.w	r3, r3, #3
 8000bce:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bde:	2340      	movs	r3, #64	@ 0x40
 8000be0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bea:	4618      	mov	r0, r3
 8000bec:	f003 fd66 	bl	80046bc <HAL_RCC_OscConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000bf6:	f000 faf1 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfa:	233f      	movs	r3, #63	@ 0x3f
 8000bfc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000c0e:	2340      	movs	r3, #64	@ 0x40
 8000c10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c16:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000c18:	2340      	movs	r3, #64	@ 0x40
 8000c1a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	2101      	movs	r1, #1
 8000c20:	4618      	mov	r0, r3
 8000c22:	f004 f9a5 	bl	8004f70 <HAL_RCC_ClockConfig>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000c2c:	f000 fad6 	bl	80011dc <Error_Handler>
  }
}
 8000c30:	bf00      	nop
 8000c32:	3770      	adds	r7, #112	@ 0x70
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	58000400 	.word	0x58000400
 8000c3c:	58024800 	.word	0x58024800
 8000c40:	58024400 	.word	0x58024400

08000c44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b08a      	sub	sp, #40	@ 0x28
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c56:	463b      	mov	r3, r7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
 8000c64:	615a      	str	r2, [r3, #20]
 8000c66:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c68:	4b31      	ldr	r3, [pc, #196]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c6a:	4a32      	ldr	r2, [pc, #200]	@ (8000d34 <MX_ADC1_Init+0xf0>)
 8000c6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000c6e:	4b30      	ldr	r3, [pc, #192]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c70:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c74:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000c76:	4b2e      	ldr	r3, [pc, #184]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c82:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c84:	2204      	movs	r2, #4
 8000c86:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c88:	4b29      	ldr	r3, [pc, #164]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c8e:	4b28      	ldr	r3, [pc, #160]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000c94:	4b26      	ldr	r3, [pc, #152]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c9a:	4b25      	ldr	r3, [pc, #148]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca0:	4b23      	ldr	r3, [pc, #140]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca6:	4b22      	ldr	r3, [pc, #136]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000cac:	4b20      	ldr	r3, [pc, #128]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ccc:	4818      	ldr	r0, [pc, #96]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000cce:	f001 ff31 	bl	8002b34 <HAL_ADC_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000cd8:	f000 fa80 	bl	80011dc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce0:	f107 031c 	add.w	r3, r7, #28
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4812      	ldr	r0, [pc, #72]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000ce8:	f002 fce8 	bl	80036bc <HAL_ADCEx_MultiModeConfigChannel>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000cf2:	f000 fa73 	bl	80011dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cf6:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <MX_ADC1_Init+0xf4>)
 8000cf8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cfa:	2306      	movs	r3, #6
 8000cfc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d02:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d06:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d08:	2304      	movs	r3, #4
 8000d0a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d14:	463b      	mov	r3, r7
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	@ (8000d30 <MX_ADC1_Init+0xec>)
 8000d1a:	f002 f8ad 	bl	8002e78 <HAL_ADC_ConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000d24:	f000 fa5a 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	3728      	adds	r7, #40	@ 0x28
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	24000474 	.word	0x24000474
 8000d34:	40022000 	.word	0x40022000
 8000d38:	08600004 	.word	0x08600004

08000d3c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000d40:	4b2e      	ldr	r3, [pc, #184]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d42:	4a2f      	ldr	r2, [pc, #188]	@ (8000e00 <MX_FDCAN1_Init+0xc4>)
 8000d44:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000d46:	4b2d      	ldr	r3, [pc, #180]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000d52:	4b2a      	ldr	r3, [pc, #168]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d58:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000d5e:	4b27      	ldr	r3, [pc, #156]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000d64:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d66:	2210      	movs	r2, #16
 8000d68:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000d6a:	4b24      	ldr	r3, [pc, #144]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000d76:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d82:	4b1e      	ldr	r3, [pc, #120]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000d88:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000d94:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d9a:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000da0:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000da6:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000dac:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dae:	2204      	movs	r2, #4
 8000db0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000db2:	4b12      	ldr	r3, [pc, #72]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000db8:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dba:	2204      	movs	r2, #4
 8000dbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dc6:	2204      	movs	r2, #4
 8000dc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000dca:	4b0c      	ldr	r3, [pc, #48]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000dd6:	4b09      	ldr	r3, [pc, #36]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ddc:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000de2:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000de4:	2204      	movs	r2, #4
 8000de6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000de8:	4804      	ldr	r0, [pc, #16]	@ (8000dfc <MX_FDCAN1_Init+0xc0>)
 8000dea:	f002 fecd 	bl	8003b88 <HAL_FDCAN_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000df4:	f000 f9f2 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000df8:	bf00      	nop
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	240004d8 	.word	0x240004d8
 8000e00:	4000a000 	.word	0x4000a000

08000e04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e08:	4b22      	ldr	r3, [pc, #136]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e0a:	4a23      	ldr	r2, [pc, #140]	@ (8000e98 <MX_USART1_UART_Init+0x94>)
 8000e0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e0e:	4b21      	ldr	r3, [pc, #132]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e16:	4b1f      	ldr	r3, [pc, #124]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e22:	4b1c      	ldr	r3, [pc, #112]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e28:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e2a:	220c      	movs	r2, #12
 8000e2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e2e:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e34:	4b17      	ldr	r3, [pc, #92]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3a:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e40:	4b14      	ldr	r3, [pc, #80]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e46:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e4c:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e4e:	f007 f919 	bl	8008084 <HAL_UART_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e58:	f000 f9c0 	bl	80011dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	480d      	ldr	r0, [pc, #52]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e60:	f009 f853 	bl	8009f0a <HAL_UARTEx_SetTxFifoThreshold>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e6a:	f000 f9b7 	bl	80011dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4808      	ldr	r0, [pc, #32]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e72:	f009 f888 	bl	8009f86 <HAL_UARTEx_SetRxFifoThreshold>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e7c:	f000 f9ae 	bl	80011dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e80:	4804      	ldr	r0, [pc, #16]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e82:	f009 f809 	bl	8009e98 <HAL_UARTEx_DisableFifoMode>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e8c:	f000 f9a6 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	24000578 	.word	0x24000578
 8000e98:	40011000 	.word	0x40011000

08000e9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ea0:	4b24      	ldr	r3, [pc, #144]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ea2:	4a25      	ldr	r2, [pc, #148]	@ (8000f38 <MX_USART2_UART_Init+0x9c>)
 8000ea4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ea6:	4b23      	ldr	r3, [pc, #140]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ea8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eae:	4b21      	ldr	r3, [pc, #132]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eb4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eba:	4b1e      	ldr	r3, [pc, #120]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ec0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ec2:	220c      	movs	r2, #12
 8000ec4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ecc:	4b19      	ldr	r3, [pc, #100]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ed2:	4b18      	ldr	r3, [pc, #96]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ed8:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ede:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ee4:	4813      	ldr	r0, [pc, #76]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ee6:	f007 f8cd 	bl	8008084 <HAL_UART_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ef0:	f000 f974 	bl	80011dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	480f      	ldr	r0, [pc, #60]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000ef8:	f009 f807 	bl	8009f0a <HAL_UARTEx_SetTxFifoThreshold>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000f02:	f000 f96b 	bl	80011dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f06:	2100      	movs	r1, #0
 8000f08:	480a      	ldr	r0, [pc, #40]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000f0a:	f009 f83c 	bl	8009f86 <HAL_UARTEx_SetRxFifoThreshold>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000f14:	f000 f962 	bl	80011dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000f18:	4806      	ldr	r0, [pc, #24]	@ (8000f34 <MX_USART2_UART_Init+0x98>)
 8000f1a:	f008 ffbd 	bl	8009e98 <HAL_UARTEx_DisableFifoMode>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000f24:	f000 f95a 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  DEBUG_INFO("UART2 (RS485) initialized with FIFO enabled");
 8000f28:	4904      	ldr	r1, [pc, #16]	@ (8000f3c <MX_USART2_UART_Init+0xa0>)
 8000f2a:	2002      	movs	r0, #2
 8000f2c:	f7ff fbce 	bl	80006cc <Debug_Print>
  /* USER CODE END USART2_Init 2 */

}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	2400060c 	.word	0x2400060c
 8000f38:	40004400 	.word	0x40004400
 8000f3c:	0800abd8 	.word	0x0800abd8

08000f40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08e      	sub	sp, #56	@ 0x38
 8000f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f56:	4b75      	ldr	r3, [pc, #468]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5c:	4a73      	ldr	r2, [pc, #460]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f5e:	f043 0304 	orr.w	r3, r3, #4
 8000f62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f66:	4b71      	ldr	r3, [pc, #452]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	623b      	str	r3, [r7, #32]
 8000f72:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f74:	4b6d      	ldr	r3, [pc, #436]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7a:	4a6c      	ldr	r2, [pc, #432]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f84:	4b69      	ldr	r3, [pc, #420]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f8e:	61fb      	str	r3, [r7, #28]
 8000f90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	4b66      	ldr	r3, [pc, #408]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f98:	4a64      	ldr	r2, [pc, #400]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa2:	4b62      	ldr	r3, [pc, #392]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	4b5e      	ldr	r3, [pc, #376]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb6:	4a5d      	ldr	r2, [pc, #372]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fb8:	f043 0302 	orr.w	r3, r3, #2
 8000fbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fc0:	4b5a      	ldr	r3, [pc, #360]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fce:	4b57      	ldr	r3, [pc, #348]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd4:	4a55      	ldr	r2, [pc, #340]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fd6:	f043 0320 	orr.w	r3, r3, #32
 8000fda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fde:	4b53      	ldr	r3, [pc, #332]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe4:	f003 0320 	and.w	r3, r3, #32
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fec:	4b4f      	ldr	r3, [pc, #316]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff2:	4a4e      	ldr	r2, [pc, #312]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ff8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ffc:	4b4b      	ldr	r3, [pc, #300]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8000ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800100a:	4b48      	ldr	r3, [pc, #288]	@ (800112c <MX_GPIO_Init+0x1ec>)
 800100c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001010:	4a46      	ldr	r2, [pc, #280]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8001012:	f043 0310 	orr.w	r3, r3, #16
 8001016:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800101a:	4b44      	ldr	r3, [pc, #272]	@ (800112c <MX_GPIO_Init+0x1ec>)
 800101c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001020:	f003 0310 	and.w	r3, r3, #16
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001028:	4b40      	ldr	r3, [pc, #256]	@ (800112c <MX_GPIO_Init+0x1ec>)
 800102a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102e:	4a3f      	ldr	r2, [pc, #252]	@ (800112c <MX_GPIO_Init+0x1ec>)
 8001030:	f043 0308 	orr.w	r3, r3, #8
 8001034:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001038:	4b3c      	ldr	r3, [pc, #240]	@ (800112c <MX_GPIO_Init+0x1ec>)
 800103a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103e:	f003 0308 	and.w	r3, r3, #8
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_RUN_DIO_Pin|LED_ERR_DIO_Pin|RS485_DI_COM_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	2116      	movs	r1, #22
 800104a:	4839      	ldr	r0, [pc, #228]	@ (8001130 <MX_GPIO_Init+0x1f0>)
 800104c:	f003 fac8 	bl	80045e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_DI0_Pin MCU_DI1_Pin MCU_DI2_Pin MCU_DI3_Pin */
  GPIO_InitStruct.Pin = MCU_DI0_Pin|MCU_DI1_Pin|MCU_DI2_Pin|MCU_DI3_Pin;
 8001050:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001056:	2300      	movs	r3, #0
 8001058:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800105e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001062:	4619      	mov	r1, r3
 8001064:	4833      	ldr	r0, [pc, #204]	@ (8001134 <MX_GPIO_Init+0x1f4>)
 8001066:	f003 f8f3 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI4_Pin MCU_DI5_Pin MCU_DI27_Pin MCU_DI28_Pin
                           MCU_DI29_Pin MCU_DI30_Pin MCU_DI31_Pin MCU_DI32_Pin
                           MCU_DI33_Pin MCU_DI47_Pin MCU_DI48_Pin MCU_DI49_Pin
                           MCU_DI50_Pin MCU_DI51_Pin MCU_DI52_Pin MCU_DI53_Pin */
  GPIO_InitStruct.Pin = MCU_DI4_Pin|MCU_DI5_Pin|MCU_DI27_Pin|MCU_DI28_Pin
 800106a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI29_Pin|MCU_DI30_Pin|MCU_DI31_Pin|MCU_DI32_Pin
                          |MCU_DI33_Pin|MCU_DI47_Pin|MCU_DI48_Pin|MCU_DI49_Pin
                          |MCU_DI50_Pin|MCU_DI51_Pin|MCU_DI52_Pin|MCU_DI53_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001070:	2300      	movs	r3, #0
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001078:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107c:	4619      	mov	r1, r3
 800107e:	482e      	ldr	r0, [pc, #184]	@ (8001138 <MX_GPIO_Init+0x1f8>)
 8001080:	f003 f8e6 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI6_Pin MCU_DI7_Pin MCU_DI8_Pin MCU_DI9_Pin
                           MCU_DI10_Pin MCU_DI11_Pin MCU_DI12_Pin MCU_DI13_Pin
                           MCU_DI14_Pin */
  GPIO_InitStruct.Pin = MCU_DI6_Pin|MCU_DI7_Pin|MCU_DI8_Pin|MCU_DI9_Pin
 8001084:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI10_Pin|MCU_DI11_Pin|MCU_DI12_Pin|MCU_DI13_Pin
                          |MCU_DI14_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108a:	2300      	movs	r3, #0
 800108c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001096:	4619      	mov	r1, r3
 8001098:	4828      	ldr	r0, [pc, #160]	@ (800113c <MX_GPIO_Init+0x1fc>)
 800109a:	f003 f8d9 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI15_Pin MCU_DI16_Pin MCU_DI17_Pin MCU_DI18_Pin
                           MCU_DI54_Pin MCU_DI55_Pin */
  GPIO_InitStruct.Pin = MCU_DI15_Pin|MCU_DI16_Pin|MCU_DI17_Pin|MCU_DI18_Pin
 800109e:	f643 4318 	movw	r3, #15384	@ 0x3c18
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI54_Pin|MCU_DI55_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a4:	2300      	movs	r3, #0
 80010a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b0:	4619      	mov	r1, r3
 80010b2:	4823      	ldr	r0, [pc, #140]	@ (8001140 <MX_GPIO_Init+0x200>)
 80010b4:	f003 f8cc 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI19_Pin MCU_DI20_Pin MCU_DI21_Pin MCU_DI22_Pin
                           MCU_DI23_Pin MCU_DI24_Pin MCU_DI25_Pin MCU_DI26_Pin
                           MCU_DI44_Pin MCU_DI45_Pin MCU_DI46_Pin */
  GPIO_InitStruct.Pin = MCU_DI19_Pin|MCU_DI20_Pin|MCU_DI21_Pin|MCU_DI22_Pin
 80010b8:	f64f 7389 	movw	r3, #65417	@ 0xff89
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI23_Pin|MCU_DI24_Pin|MCU_DI25_Pin|MCU_DI26_Pin
                          |MCU_DI44_Pin|MCU_DI45_Pin|MCU_DI46_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010be:	2300      	movs	r3, #0
 80010c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ca:	4619      	mov	r1, r3
 80010cc:	4818      	ldr	r0, [pc, #96]	@ (8001130 <MX_GPIO_Init+0x1f0>)
 80010ce:	f003 f8bf 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI34_Pin MCU_DI35_Pin MCU_DI36_Pin MCU_DI37_Pin
                           MCU_DI41_Pin MCU_DI42_Pin MCU_DI43_Pin */
  GPIO_InitStruct.Pin = MCU_DI34_Pin|MCU_DI35_Pin|MCU_DI36_Pin|MCU_DI37_Pin
 80010d2:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI41_Pin|MCU_DI42_Pin|MCU_DI43_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d8:	2300      	movs	r3, #0
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e4:	4619      	mov	r1, r3
 80010e6:	4817      	ldr	r0, [pc, #92]	@ (8001144 <MX_GPIO_Init+0x204>)
 80010e8:	f003 f8b2 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI38_Pin MCU_DI39_Pin MCU_DI40_Pin */
  GPIO_InitStruct.Pin = MCU_DI38_Pin|MCU_DI39_Pin|MCU_DI40_Pin;
 80010ec:	f44f 4303 	mov.w	r3, #33536	@ 0x8300
 80010f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f2:	2300      	movs	r3, #0
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fe:	4619      	mov	r1, r3
 8001100:	4811      	ldr	r0, [pc, #68]	@ (8001148 <MX_GPIO_Init+0x208>)
 8001102:	f003 f8a5 	bl	8004250 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RUN_DIO_Pin LED_ERR_DIO_Pin RS485_DI_COM_Pin */
  GPIO_InitStruct.Pin = LED_RUN_DIO_Pin|LED_ERR_DIO_Pin|RS485_DI_COM_Pin;
 8001106:	2316      	movs	r3, #22
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111a:	4619      	mov	r1, r3
 800111c:	4804      	ldr	r0, [pc, #16]	@ (8001130 <MX_GPIO_Init+0x1f0>)
 800111e:	f003 f897 	bl	8004250 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001122:	bf00      	nop
 8001124:	3738      	adds	r7, #56	@ 0x38
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	58024400 	.word	0x58024400
 8001130:	58020c00 	.word	0x58020c00
 8001134:	58021400 	.word	0x58021400
 8001138:	58021800 	.word	0x58021800
 800113c:	58021000 	.word	0x58021000
 8001140:	58020400 	.word	0x58020400
 8001144:	58020800 	.word	0x58020800
 8001148:	58020000 	.word	0x58020000

0800114c <HandleReadDI>:
 * @brief  Handle Read Digital Input command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadDI(const RS485_Packet_t* packet)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
    uint8_t inputData[7]; // 56 inputs = 7 bytes
    DigitalInput_GetAll(inputData, sizeof(inputData));
 8001154:	f107 0308 	add.w	r3, r7, #8
 8001158:	2107      	movs	r1, #7
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fc10 	bl	8000980 <DigitalInput_GetAll>
    
    RS485_SendResponse(packet->srcAddr, CMD_DI_RESPONSE, inputData, sizeof(inputData));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	7898      	ldrb	r0, [r3, #2]
 8001164:	f107 0208 	add.w	r2, r7, #8
 8001168:	2307      	movs	r3, #7
 800116a:	2121      	movs	r1, #33	@ 0x21
 800116c:	f000 fb44 	bl	80017f8 <RS485_SendResponse>
    
    DEBUG_DEBUG("Digital inputs read and sent (56 channels)");
 8001170:	4903      	ldr	r1, [pc, #12]	@ (8001180 <HandleReadDI+0x34>)
 8001172:	2003      	movs	r0, #3
 8001174:	f7ff faaa 	bl	80006cc <Debug_Print>
}
 8001178:	bf00      	nop
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	0800ac04 	.word	0x0800ac04

08001184 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800118a:	463b      	mov	r3, r7
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001196:	f002 fc7f 	bl	8003a98 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800119a:	2301      	movs	r3, #1
 800119c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800119e:	2300      	movs	r3, #0
 80011a0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80011a6:	231f      	movs	r3, #31
 80011a8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80011aa:	2387      	movs	r3, #135	@ 0x87
 80011ac:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80011b2:	2300      	movs	r3, #0
 80011b4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80011b6:	2301      	movs	r3, #1
 80011b8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80011ba:	2301      	movs	r3, #1
 80011bc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011c6:	463b      	mov	r3, r7
 80011c8:	4618      	mov	r0, r3
 80011ca:	f002 fc9d 	bl	8003b08 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80011ce:	2004      	movs	r0, #4
 80011d0:	f002 fc7a 	bl	8003ac8 <HAL_MPU_Enable>

}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <Error_Handler+0x8>

080011e8 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 80011f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001260 <RS485_Init+0x78>)
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001264 <RS485_Init+0x7c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 80011fe:	2214      	movs	r2, #20
 8001200:	2100      	movs	r1, #0
 8001202:	4819      	ldr	r0, [pc, #100]	@ (8001268 <RS485_Init+0x80>)
 8001204:	f008 ffbe 	bl	800a184 <memset>
    
    status.mcuId = myAddress;
 8001208:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <RS485_Init+0x78>)
 800120a:	781a      	ldrb	r2, [r3, #0]
 800120c:	4b16      	ldr	r3, [pc, #88]	@ (8001268 <RS485_Init+0x80>)
 800120e:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 8001210:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <RS485_Init+0x80>)
 8001212:	2264      	movs	r2, #100	@ 0x64
 8001214:	705a      	strb	r2, [r3, #1]
    
    /* Initialize RS485 direction pin (PD4) to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin, GPIO_PIN_RESET);
 8001216:	2200      	movs	r2, #0
 8001218:	2110      	movs	r1, #16
 800121a:	4814      	ldr	r0, [pc, #80]	@ (800126c <RS485_Init+0x84>)
 800121c:	f003 f9e0 	bl	80045e0 <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 8001220:	4913      	ldr	r1, [pc, #76]	@ (8001270 <RS485_Init+0x88>)
 8001222:	2001      	movs	r0, #1
 8001224:	f000 fb1a 	bl	800185c <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 8001228:	4912      	ldr	r1, [pc, #72]	@ (8001274 <RS485_Init+0x8c>)
 800122a:	2003      	movs	r0, #3
 800122c:	f000 fb16 	bl	800185c <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 8001230:	4911      	ldr	r1, [pc, #68]	@ (8001278 <RS485_Init+0x90>)
 8001232:	2005      	movs	r0, #5
 8001234:	f000 fb12 	bl	800185c <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 8001238:	4910      	ldr	r1, [pc, #64]	@ (800127c <RS485_Init+0x94>)
 800123a:	2010      	movs	r0, #16
 800123c:	f000 fb0e 	bl	800185c <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001240:	2201      	movs	r2, #1
 8001242:	490f      	ldr	r1, [pc, #60]	@ (8001280 <RS485_Init+0x98>)
 8001244:	480f      	ldr	r0, [pc, #60]	@ (8001284 <RS485_Init+0x9c>)
 8001246:	f006 fffb 	bl	8008240 <HAL_UART_Receive_IT>
    
    DEBUG_INFO("RS485 Protocol initialized, Address: 0x%02X", myAddress);
 800124a:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <RS485_Init+0x78>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	490d      	ldr	r1, [pc, #52]	@ (8001288 <RS485_Init+0xa0>)
 8001252:	2002      	movs	r0, #2
 8001254:	f7ff fa3a 	bl	80006cc <Debug_Print>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	24000018 	.word	0x24000018
 8001264:	240008ec 	.word	0x240008ec
 8001268:	240008f0 	.word	0x240008f0
 800126c:	58020c00 	.word	0x58020c00
 8001270:	08001c11 	.word	0x08001c11
 8001274:	08001c75 	.word	0x08001c75
 8001278:	08001cbd 	.word	0x08001cbd
 800127c:	08001cf1 	.word	0x08001cf1
 8001280:	240006ec 	.word	0x240006ec
 8001284:	2400060c 	.word	0x2400060c
 8001288:	0800ac30 	.word	0x0800ac30

0800128c <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 8001290:	f001 fa56 	bl	8002740 <HAL_GetTick>
 8001294:	4603      	mov	r3, r0
 8001296:	4a04      	ldr	r2, [pc, #16]	@ (80012a8 <RS485_Process+0x1c>)
 8001298:	fba2 2303 	umull	r2, r3, r2, r3
 800129c:	099b      	lsrs	r3, r3, #6
 800129e:	4a03      	ldr	r2, [pc, #12]	@ (80012ac <RS485_Process+0x20>)
 80012a0:	6053      	str	r3, [r2, #4]
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	10624dd3 	.word	0x10624dd3
 80012ac:	240008f0 	.word	0x240008f0

080012b0 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 80012b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012b4:	b0d7      	sub	sp, #348	@ 0x15c
 80012b6:	af08      	add	r7, sp, #32
 80012b8:	4606      	mov	r6, r0
 80012ba:	4608      	mov	r0, r1
 80012bc:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80012c0:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 80012c4:	600a      	str	r2, [r1, #0]
 80012c6:	4619      	mov	r1, r3
 80012c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80012d0:	4632      	mov	r2, r6
 80012d2:	701a      	strb	r2, [r3, #0]
 80012d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012d8:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80012dc:	4602      	mov	r2, r0
 80012de:	701a      	strb	r2, [r3, #0]
 80012e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012e4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012e8:	460a      	mov	r2, r1
 80012ea:	701a      	strb	r2, [r3, #0]
 80012ec:	466b      	mov	r3, sp
 80012ee:	607b      	str	r3, [r7, #4]
    if (length > 250) {
 80012f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012f4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2bfa      	cmp	r3, #250	@ 0xfa
 80012fc:	d901      	bls.n	8001302 <RS485_SendPacket+0x52>
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e25e      	b.n	80017c0 <RS485_SendPacket+0x510>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 8001302:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001306:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800130a:	22aa      	movs	r2, #170	@ 0xaa
 800130c:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 800130e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001312:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001316:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800131a:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 800131e:	7812      	ldrb	r2, [r2, #0]
 8001320:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 8001322:	4bd2      	ldr	r3, [pc, #840]	@ (800166c <RS485_SendPacket+0x3bc>)
 8001324:	781a      	ldrb	r2, [r3, #0]
 8001326:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800132a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800132e:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 8001330:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001334:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001338:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800133c:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 8001340:	7812      	ldrb	r2, [r2, #0]
 8001342:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8001344:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001348:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800134c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8001350:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 8001358:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800135c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d016      	beq.n	8001394 <RS485_SendPacket+0xe4>
 8001366:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800136a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00f      	beq.n	8001394 <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 8001374:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001378:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800137c:	7819      	ldrb	r1, [r3, #0]
 800137e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001382:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001386:	f107 0220 	add.w	r2, r7, #32
 800138a:	1d50      	adds	r0, r2, #5
 800138c:	460a      	mov	r2, r1
 800138e:	6819      	ldr	r1, [r3, #0]
 8001390:	f008 ff2c 	bl	800a1ec <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 8001394:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001398:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	1d59      	adds	r1, r3, #5
 80013a0:	1e4b      	subs	r3, r1, #1
 80013a2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80013a6:	460a      	mov	r2, r1
 80013a8:	2300      	movs	r3, #0
 80013aa:	60ba      	str	r2, [r7, #8]
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	f04f 0200 	mov.w	r2, #0
 80013b2:	f04f 0300 	mov.w	r3, #0
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	00c3      	lsls	r3, r0, #3
 80013ba:	68b8      	ldr	r0, [r7, #8]
 80013bc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80013c0:	68b8      	ldr	r0, [r7, #8]
 80013c2:	00c2      	lsls	r2, r0, #3
 80013c4:	460a      	mov	r2, r1
 80013c6:	2300      	movs	r3, #0
 80013c8:	4692      	mov	sl, r2
 80013ca:	469b      	mov	fp, r3
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80013d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80013dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80013e0:	460b      	mov	r3, r1
 80013e2:	3307      	adds	r3, #7
 80013e4:	08db      	lsrs	r3, r3, #3
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	ebad 0d03 	sub.w	sp, sp, r3
 80013ec:	ab08      	add	r3, sp, #32
 80013ee:	3300      	adds	r3, #0
 80013f0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    crcBuffer[0] = packet.destAddr;
 80013f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013fc:	785a      	ldrb	r2, [r3, #1]
 80013fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001402:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 8001404:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001408:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800140c:	789a      	ldrb	r2, [r3, #2]
 800140e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001412:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 8001414:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001418:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800141c:	78da      	ldrb	r2, [r3, #3]
 800141e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001422:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 8001424:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001428:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800142c:	791a      	ldrb	r2, [r3, #4]
 800142e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001432:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 8001434:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001438:	1d18      	adds	r0, r3, #4
 800143a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800143e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001442:	781a      	ldrb	r2, [r3, #0]
 8001444:	f107 0320 	add.w	r3, r7, #32
 8001448:	3305      	adds	r3, #5
 800144a:	4619      	mov	r1, r3
 800144c:	f008 fece 	bl	800a1ec <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001450:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001454:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	b29b      	uxth	r3, r3
 800145c:	3304      	adds	r3, #4
 800145e:	b29b      	uxth	r3, r3
 8001460:	4619      	mov	r1, r3
 8001462:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8001466:	f000 fa17 	bl	8001898 <RS485_CalculateCRC>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001472:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001476:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 800147a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800147e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001482:	2255      	movs	r2, #85	@ 0x55
 8001484:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 8001488:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800148c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	b29b      	uxth	r3, r3
 8001494:	3308      	adds	r3, #8
 8001496:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
    uint8_t txBuffer[packetSize];
 800149a:	f8b7 112e 	ldrh.w	r1, [r7, #302]	@ 0x12e
 800149e:	460b      	mov	r3, r1
 80014a0:	3b01      	subs	r3, #1
 80014a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80014a6:	b28b      	uxth	r3, r1
 80014a8:	2200      	movs	r2, #0
 80014aa:	4698      	mov	r8, r3
 80014ac:	4691      	mov	r9, r2
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014c2:	b28b      	uxth	r3, r1
 80014c4:	2200      	movs	r2, #0
 80014c6:	461c      	mov	r4, r3
 80014c8:	4615      	mov	r5, r2
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	f04f 0300 	mov.w	r3, #0
 80014d2:	00eb      	lsls	r3, r5, #3
 80014d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80014d8:	00e2      	lsls	r2, r4, #3
 80014da:	460b      	mov	r3, r1
 80014dc:	3307      	adds	r3, #7
 80014de:	08db      	lsrs	r3, r3, #3
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	ebad 0d03 	sub.w	sp, sp, r3
 80014e6:	ab08      	add	r3, sp, #32
 80014e8:	3300      	adds	r3, #0
 80014ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    
    txBuffer[0] = RS485_START_BYTE;
 80014ee:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80014f2:	22aa      	movs	r2, #170	@ 0xaa
 80014f4:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 80014f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80014fe:	785a      	ldrb	r2, [r3, #1]
 8001500:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001504:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 8001506:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800150a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800150e:	789a      	ldrb	r2, [r3, #2]
 8001510:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001514:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 8001516:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800151a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800151e:	78da      	ldrb	r2, [r3, #3]
 8001520:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001524:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 8001526:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800152a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800152e:	791a      	ldrb	r2, [r3, #4]
 8001530:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001534:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 8001536:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800153a:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00d      	beq.n	8001560 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 8001544:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001548:	1d58      	adds	r0, r3, #5
 800154a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800154e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001552:	781a      	ldrb	r2, [r3, #0]
 8001554:	f107 0320 	add.w	r3, r7, #32
 8001558:	3305      	adds	r3, #5
 800155a:	4619      	mov	r1, r3
 800155c:	f008 fe46 	bl	800a1ec <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 8001560:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001564:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001568:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 800156c:	b29a      	uxth	r2, r3
 800156e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001572:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	3305      	adds	r3, #5
 800157a:	b2d1      	uxtb	r1, r2
 800157c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001580:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 8001582:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001586:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800158a:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 800158e:	b29b      	uxth	r3, r3
 8001590:	0a1b      	lsrs	r3, r3, #8
 8001592:	b29a      	uxth	r2, r3
 8001594:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001598:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	3306      	adds	r3, #6
 80015a0:	b2d1      	uxtb	r1, r2
 80015a2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80015a6:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 80015a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015ac:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	3307      	adds	r3, #7
 80015b4:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80015b8:	2155      	movs	r1, #85	@ 0x55
 80015ba:	54d1      	strb	r1, [r2, r3]
    
    DEBUG_INFO("TX Buffer (%d bytes): %02X %02X %02X %02X %02X %02X %02X %02X", 
 80015bc:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 80015c0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	469c      	mov	ip, r3
 80015c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015cc:	785b      	ldrb	r3, [r3, #1]
 80015ce:	4619      	mov	r1, r3
 80015d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015d4:	789b      	ldrb	r3, [r3, #2]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015dc:	78db      	ldrb	r3, [r3, #3]
 80015de:	461c      	mov	r4, r3
 80015e0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015e4:	791b      	ldrb	r3, [r3, #4]
 80015e6:	461d      	mov	r5, r3
 80015e8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015ec:	795b      	ldrb	r3, [r3, #5]
 80015ee:	461e      	mov	r6, r3
 80015f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015f4:	799b      	ldrb	r3, [r3, #6]
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015fc:	79db      	ldrb	r3, [r3, #7]
 80015fe:	9306      	str	r3, [sp, #24]
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	9305      	str	r3, [sp, #20]
 8001604:	9604      	str	r6, [sp, #16]
 8001606:	9503      	str	r5, [sp, #12]
 8001608:	9402      	str	r4, [sp, #8]
 800160a:	9001      	str	r0, [sp, #4]
 800160c:	9100      	str	r1, [sp, #0]
 800160e:	4663      	mov	r3, ip
 8001610:	4917      	ldr	r1, [pc, #92]	@ (8001670 <RS485_SendPacket+0x3c0>)
 8001612:	2002      	movs	r0, #2
 8001614:	f7ff f85a 	bl	80006cc <Debug_Print>
               packetSize, txBuffer[0], txBuffer[1], txBuffer[2], txBuffer[3],
               txBuffer[4], txBuffer[5], txBuffer[6], txBuffer[7]);
    
    /* Set TX in progress flag */
    txInProgress = 1;
 8001618:	4b16      	ldr	r3, [pc, #88]	@ (8001674 <RS485_SendPacket+0x3c4>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 800161e:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <RS485_SendPacket+0x3c8>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <RS485_SendPacket+0x3c8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0220 	bic.w	r2, r2, #32
 800162c:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (PD4 = HIGH) */
    DEBUG_INFO("Setting PD4 HIGH (TX mode)");
 800162e:	4913      	ldr	r1, [pc, #76]	@ (800167c <RS485_SendPacket+0x3cc>)
 8001630:	2002      	movs	r0, #2
 8001632:	f7ff f84b 	bl	80006cc <Debug_Print>
    HAL_GPIO_WritePin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin, GPIO_PIN_SET);
 8001636:	2201      	movs	r2, #1
 8001638:	2110      	movs	r1, #16
 800163a:	4811      	ldr	r0, [pc, #68]	@ (8001680 <RS485_SendPacket+0x3d0>)
 800163c:	f002 ffd0 	bl	80045e0 <HAL_GPIO_WritePin>
    GPIO_PinState pin_state = HAL_GPIO_ReadPin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin);
 8001640:	2110      	movs	r1, #16
 8001642:	480f      	ldr	r0, [pc, #60]	@ (8001680 <RS485_SendPacket+0x3d0>)
 8001644:	f002 ffb4 	bl	80045b0 <HAL_GPIO_ReadPin>
 8001648:	4603      	mov	r3, r0
 800164a:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    DEBUG_INFO("PD4 state after SET: %d", pin_state);
 800164e:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8001652:	461a      	mov	r2, r3
 8001654:	490b      	ldr	r1, [pc, #44]	@ (8001684 <RS485_SendPacket+0x3d4>)
 8001656:	2002      	movs	r0, #2
 8001658:	f7ff f838 	bl	80006cc <Debug_Print>
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 800165c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001660:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	e01a      	b.n	80016a0 <RS485_SendPacket+0x3f0>
 800166a:	bf00      	nop
 800166c:	24000018 	.word	0x24000018
 8001670:	0800ac5c 	.word	0x0800ac5c
 8001674:	24000904 	.word	0x24000904
 8001678:	2400060c 	.word	0x2400060c
 800167c:	0800ac9c 	.word	0x0800ac9c
 8001680:	58020c00 	.word	0x58020c00
 8001684:	0800acb8 	.word	0x0800acb8
        __NOP();
 8001688:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 800168a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800168e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800169a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016a4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a49      	ldr	r2, [pc, #292]	@ (80017d0 <RS485_SendPacket+0x520>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d9eb      	bls.n	8001688 <RS485_SendPacket+0x3d8>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 80016b0:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 80016b4:	2364      	movs	r3, #100	@ 0x64
 80016b6:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80016ba:	4846      	ldr	r0, [pc, #280]	@ (80017d4 <RS485_SendPacket+0x524>)
 80016bc:	f006 fd32 	bl	8008124 <HAL_UART_Transmit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 80016c6:	bf00      	nop
 80016c8:	4b42      	ldr	r3, [pc, #264]	@ (80017d4 <RS485_SendPacket+0x524>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016d2:	2b40      	cmp	r3, #64	@ 0x40
 80016d4:	d1f8      	bne.n	80016c8 <RS485_SendPacket+0x418>
    DEBUG_INFO("UART TX complete");
 80016d6:	4940      	ldr	r1, [pc, #256]	@ (80017d8 <RS485_SendPacket+0x528>)
 80016d8:	2002      	movs	r0, #2
 80016da:	f7fe fff7 	bl	80006cc <Debug_Print>
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80016de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016e2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	e00b      	b.n	8001704 <RS485_SendPacket+0x454>
        __NOP();
 80016ec:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80016ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016f2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001708:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a30      	ldr	r2, [pc, #192]	@ (80017d0 <RS485_SendPacket+0x520>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d9eb      	bls.n	80016ec <RS485_SendPacket+0x43c>
    }
    
    /* Switch back to receive mode (PD4 = LOW) */
    DEBUG_INFO("Setting PD4 LOW (RX mode)");
 8001714:	4931      	ldr	r1, [pc, #196]	@ (80017dc <RS485_SendPacket+0x52c>)
 8001716:	2002      	movs	r0, #2
 8001718:	f7fe ffd8 	bl	80006cc <Debug_Print>
    HAL_GPIO_WritePin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin, GPIO_PIN_RESET);
 800171c:	2200      	movs	r2, #0
 800171e:	2110      	movs	r1, #16
 8001720:	482f      	ldr	r0, [pc, #188]	@ (80017e0 <RS485_SendPacket+0x530>)
 8001722:	f002 ff5d 	bl	80045e0 <HAL_GPIO_WritePin>
    pin_state = HAL_GPIO_ReadPin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin);
 8001726:	2110      	movs	r1, #16
 8001728:	482d      	ldr	r0, [pc, #180]	@ (80017e0 <RS485_SendPacket+0x530>)
 800172a:	f002 ff41 	bl	80045b0 <HAL_GPIO_ReadPin>
 800172e:	4603      	mov	r3, r0
 8001730:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    DEBUG_INFO("PD4 state after RESET: %d", pin_state);
 8001734:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8001738:	461a      	mov	r2, r3
 800173a:	492a      	ldr	r1, [pc, #168]	@ (80017e4 <RS485_SendPacket+0x534>)
 800173c:	2002      	movs	r0, #2
 800173e:	f7fe ffc5 	bl	80006cc <Debug_Print>
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001742:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <RS485_SendPacket+0x524>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b22      	ldr	r3, [pc, #136]	@ (80017d4 <RS485_SendPacket+0x524>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f042 0220 	orr.w	r2, r2, #32
 8001750:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 8001752:	4b25      	ldr	r3, [pc, #148]	@ (80017e8 <RS485_SendPacket+0x538>)
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 8001758:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 800175c:	2b00      	cmp	r3, #0
 800175e:	d11a      	bne.n	8001796 <RS485_SendPacket+0x4e6>
        status.txPacketCount++;
 8001760:	4b22      	ldr	r3, [pc, #136]	@ (80017ec <RS485_SendPacket+0x53c>)
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	3301      	adds	r3, #1
 8001766:	4a21      	ldr	r2, [pc, #132]	@ (80017ec <RS485_SendPacket+0x53c>)
 8001768:	6113      	str	r3, [r2, #16]
        DEBUG_DEBUG("TX: Addr=0x%02X Cmd=0x%02X Len=%d", destAddr, cmd, length);
 800176a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800176e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001772:	781a      	ldrb	r2, [r3, #0]
 8001774:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001778:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 800177c:	7819      	ldrb	r1, [r3, #0]
 800177e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001782:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	460b      	mov	r3, r1
 800178c:	4918      	ldr	r1, [pc, #96]	@ (80017f0 <RS485_SendPacket+0x540>)
 800178e:	2003      	movs	r0, #3
 8001790:	f7fe ff9c 	bl	80006cc <Debug_Print>
 8001794:	e012      	b.n	80017bc <RS485_SendPacket+0x50c>
    } else {
        status.errorCount++;
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <RS485_SendPacket+0x53c>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	3301      	adds	r3, #1
 800179c:	4a13      	ldr	r2, [pc, #76]	@ (80017ec <RS485_SendPacket+0x53c>)
 800179e:	6093      	str	r3, [r2, #8]
        DEBUG_ERROR("TX Failed: Addr=0x%02X Cmd=0x%02X", destAddr, cmd);
 80017a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80017a4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80017a8:	781a      	ldrb	r2, [r3, #0]
 80017aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80017ae:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	490f      	ldr	r1, [pc, #60]	@ (80017f4 <RS485_SendPacket+0x544>)
 80017b6:	2000      	movs	r0, #0
 80017b8:	f7fe ff88 	bl	80006cc <Debug_Print>
    }
    
    return result;
 80017bc:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 80017c0:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80017ca:	46bd      	mov	sp, r7
 80017cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017d0:	0003a97f 	.word	0x0003a97f
 80017d4:	2400060c 	.word	0x2400060c
 80017d8:	0800acd0 	.word	0x0800acd0
 80017dc:	0800ace4 	.word	0x0800ace4
 80017e0:	58020c00 	.word	0x58020c00
 80017e4:	0800ad00 	.word	0x0800ad00
 80017e8:	24000904 	.word	0x24000904
 80017ec:	240008f0 	.word	0x240008f0
 80017f0:	0800ad1c 	.word	0x0800ad1c
 80017f4:	0800ad40 	.word	0x0800ad40

080017f8 <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	603a      	str	r2, [r7, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	460b      	mov	r3, r1
 8001808:	71bb      	strb	r3, [r7, #6]
 800180a:	4613      	mov	r3, r2
 800180c:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 800180e:	797b      	ldrb	r3, [r7, #5]
 8001810:	79b9      	ldrb	r1, [r7, #6]
 8001812:	79f8      	ldrb	r0, [r7, #7]
 8001814:	683a      	ldr	r2, [r7, #0]
 8001816:	f7ff fd4b 	bl	80012b0 <RS485_SendPacket>
 800181a:	4603      	mov	r3, r0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	460a      	mov	r2, r1
 800182e:	71fb      	strb	r3, [r7, #7]
 8001830:	4613      	mov	r3, r2
 8001832:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 8001834:	79bb      	ldrb	r3, [r7, #6]
 8001836:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 8001838:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <RS485_SendError+0x34>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 800183e:	f107 020c 	add.w	r2, r7, #12
 8001842:	79f8      	ldrb	r0, [r7, #7]
 8001844:	2302      	movs	r3, #2
 8001846:	21ff      	movs	r1, #255	@ 0xff
 8001848:	f7ff fd32 	bl	80012b0 <RS485_SendPacket>
 800184c:	4603      	mov	r3, r0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	24000018 	.word	0x24000018

0800185c <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	6039      	str	r1, [r7, #0]
 8001866:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	4905      	ldr	r1, [pc, #20]	@ (8001880 <RS485_RegisterCommandHandler+0x24>)
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	24000908 	.word	0x24000908

08001884 <RS485_GetStatus>:
/**
 * @brief  Get protocol status
 * @retval Pointer to status structure
 */
RS485_Status_t* RS485_GetStatus(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
    return &status;
 8001888:	4b02      	ldr	r3, [pc, #8]	@ (8001894 <RS485_GetStatus+0x10>)
}
 800188a:	4618      	mov	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	240008f0 	.word	0x240008f0

08001898 <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80018a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018a8:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 80018aa:	2300      	movs	r3, #0
 80018ac:	81bb      	strh	r3, [r7, #12]
 80018ae:	e022      	b.n	80018f6 <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 80018b0:	89bb      	ldrh	r3, [r7, #12]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	4413      	add	r3, r2
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	89fb      	ldrh	r3, [r7, #14]
 80018bc:	4053      	eors	r3, r2
 80018be:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80018c0:	2300      	movs	r3, #0
 80018c2:	72fb      	strb	r3, [r7, #11]
 80018c4:	e011      	b.n	80018ea <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 80018c6:	89fb      	ldrh	r3, [r7, #14]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d006      	beq.n	80018de <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 80018d0:	89fb      	ldrh	r3, [r7, #14]
 80018d2:	085b      	lsrs	r3, r3, #1
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <RS485_CalculateCRC+0x74>)
 80018d8:	4053      	eors	r3, r2
 80018da:	81fb      	strh	r3, [r7, #14]
 80018dc:	e002      	b.n	80018e4 <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 80018de:	89fb      	ldrh	r3, [r7, #14]
 80018e0:	085b      	lsrs	r3, r3, #1
 80018e2:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80018e4:	7afb      	ldrb	r3, [r7, #11]
 80018e6:	3301      	adds	r3, #1
 80018e8:	72fb      	strb	r3, [r7, #11]
 80018ea:	7afb      	ldrb	r3, [r7, #11]
 80018ec:	2b07      	cmp	r3, #7
 80018ee:	d9ea      	bls.n	80018c6 <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 80018f0:	89bb      	ldrh	r3, [r7, #12]
 80018f2:	3301      	adds	r3, #1
 80018f4:	81bb      	strh	r3, [r7, #12]
 80018f6:	89ba      	ldrh	r2, [r7, #12]
 80018f8:	887b      	ldrh	r3, [r7, #2]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d3d8      	bcc.n	80018b0 <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 80018fe:	89fb      	ldrh	r3, [r7, #14]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3714      	adds	r7, #20
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr
 800190c:	ffffa001 	.word	0xffffa001

08001910 <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 8001910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001914:	b0cb      	sub	sp, #300	@ 0x12c
 8001916:	af02      	add	r7, sp, #8
 8001918:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800191c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001920:	6018      	str	r0, [r3, #0]
 8001922:	466b      	mov	r3, sp
 8001924:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 8001926:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800192a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	3301      	adds	r3, #1
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 8001938:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800193c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	3302      	adds	r3, #2
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 800194a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800194e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	3303      	adds	r3, #3
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 800195c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001960:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	3304      	adds	r3, #4
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 800196e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001972:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	3305      	adds	r3, #5
 800197a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 800197e:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001982:	3305      	adds	r3, #5
 8001984:	461a      	mov	r2, r3
 8001986:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800198a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	b21a      	sxth	r2, r3
 8001996:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800199a:	3306      	adds	r3, #6
 800199c:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80019a0:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 80019a4:	6809      	ldr	r1, [r1, #0]
 80019a6:	440b      	add	r3, r1
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	b21b      	sxth	r3, r3
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	b21b      	sxth	r3, r3
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    DEBUG_INFO("Parsing: dest=0x%02X src=0x%02X cmd=0x%02X len=%d", 
 80019b8:	f897 111f 	ldrb.w	r1, [r7, #287]	@ 0x11f
 80019bc:	f897 011e 	ldrb.w	r0, [r7, #286]	@ 0x11e
 80019c0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80019c4:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 80019c8:	9201      	str	r2, [sp, #4]
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	4603      	mov	r3, r0
 80019ce:	460a      	mov	r2, r1
 80019d0:	4983      	ldr	r1, [pc, #524]	@ (8001be0 <RS485_ProcessPacket+0x2d0>)
 80019d2:	2002      	movs	r0, #2
 80019d4:	f7fe fe7a 	bl	80006cc <Debug_Print>
               destAddr, srcAddr, command, length);
    DEBUG_INFO("Received CRC: 0x%04X", receivedCRC);
 80019d8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80019dc:	461a      	mov	r2, r3
 80019de:	4981      	ldr	r1, [pc, #516]	@ (8001be4 <RS485_ProcessPacket+0x2d4>)
 80019e0:	2002      	movs	r0, #2
 80019e2:	f7fe fe73 	bl	80006cc <Debug_Print>
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 80019e6:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80019ea:	1d19      	adds	r1, r3, #4
 80019ec:	1e4b      	subs	r3, r1, #1
 80019ee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80019f2:	460a      	mov	r2, r1
 80019f4:	2300      	movs	r3, #0
 80019f6:	4690      	mov	r8, r2
 80019f8:	4699      	mov	r9, r3
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a0e:	460a      	mov	r2, r1
 8001a10:	2300      	movs	r3, #0
 8001a12:	4614      	mov	r4, r2
 8001a14:	461d      	mov	r5, r3
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	00eb      	lsls	r3, r5, #3
 8001a20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a24:	00e2      	lsls	r2, r4, #3
 8001a26:	460b      	mov	r3, r1
 8001a28:	3307      	adds	r3, #7
 8001a2a:	08db      	lsrs	r3, r3, #3
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	ebad 0d03 	sub.w	sp, sp, r3
 8001a32:	ab02      	add	r3, sp, #8
 8001a34:	3300      	adds	r3, #0
 8001a36:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001a3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a3e:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001a42:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 8001a44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a48:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001a4c:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 8001a4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a52:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001a56:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 8001a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a5c:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001a60:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 8001a62:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d009      	beq.n	8001a7e <RS485_ProcessPacket+0x16e>
        memcpy(&crcBuffer[4], data, length);
 8001a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a6e:	3304      	adds	r3, #4
 8001a70:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001a74:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f008 fbb7 	bl	800a1ec <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001a7e:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	3304      	adds	r3, #4
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001a8e:	f7ff ff03 	bl	8001898 <RS485_CalculateCRC>
 8001a92:	4603      	mov	r3, r0
 8001a94:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    DEBUG_INFO("Calculated CRC: 0x%04X", calculatedCRC);
 8001a98:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4952      	ldr	r1, [pc, #328]	@ (8001be8 <RS485_ProcessPacket+0x2d8>)
 8001aa0:	2002      	movs	r0, #2
 8001aa2:	f7fe fe13 	bl	80006cc <Debug_Print>
    
    if (calculatedCRC != receivedCRC) {
 8001aa6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8001aaa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d013      	beq.n	8001ada <RS485_ProcessPacket+0x1ca>
        DEBUG_ERROR("CRC Error: Expected 0x%04X, Got 0x%04X", 
 8001ab2:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8001ab6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001aba:	494c      	ldr	r1, [pc, #304]	@ (8001bec <RS485_ProcessPacket+0x2dc>)
 8001abc:	2000      	movs	r0, #0
 8001abe:	f7fe fe05 	bl	80006cc <Debug_Print>
                   calculatedCRC, receivedCRC);
        status.errorCount++;
 8001ac2:	4b4b      	ldr	r3, [pc, #300]	@ (8001bf0 <RS485_ProcessPacket+0x2e0>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	4a49      	ldr	r2, [pc, #292]	@ (8001bf0 <RS485_ProcessPacket+0x2e0>)
 8001aca:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 8001acc:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff fea6 	bl	8001824 <RS485_SendError>
        return;
 8001ad8:	e07c      	b.n	8001bd4 <RS485_ProcessPacket+0x2c4>
    }
    
    DEBUG_INFO("CRC OK!");
 8001ada:	4946      	ldr	r1, [pc, #280]	@ (8001bf4 <RS485_ProcessPacket+0x2e4>)
 8001adc:	2002      	movs	r0, #2
 8001ade:	f7fe fdf5 	bl	80006cc <Debug_Print>
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 8001ae2:	4b45      	ldr	r3, [pc, #276]	@ (8001bf8 <RS485_ProcessPacket+0x2e8>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d00c      	beq.n	8001b08 <RS485_ProcessPacket+0x1f8>
 8001aee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d008      	beq.n	8001b08 <RS485_ProcessPacket+0x1f8>
        DEBUG_INFO("Not for us (dest=0x%02X, my=0x%02X)", destAddr, myAddress);
 8001af6:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001afa:	4b3f      	ldr	r3, [pc, #252]	@ (8001bf8 <RS485_ProcessPacket+0x2e8>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	493f      	ldr	r1, [pc, #252]	@ (8001bfc <RS485_ProcessPacket+0x2ec>)
 8001b00:	2002      	movs	r0, #2
 8001b02:	f7fe fde3 	bl	80006cc <Debug_Print>
        return; // Not for us
 8001b06:	e065      	b.n	8001bd4 <RS485_ProcessPacket+0x2c4>
    }
    
    status.rxPacketCount++;
 8001b08:	4b39      	ldr	r3, [pc, #228]	@ (8001bf0 <RS485_ProcessPacket+0x2e0>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	4a38      	ldr	r2, [pc, #224]	@ (8001bf0 <RS485_ProcessPacket+0x2e0>)
 8001b10:	60d3      	str	r3, [r2, #12]
    DEBUG_INFO("RX: From=0x%02X Cmd=0x%02X Len=%d", srcAddr, command, length);
 8001b12:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001b16:	f897 111d 	ldrb.w	r1, [r7, #285]	@ 0x11d
 8001b1a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	460b      	mov	r3, r1
 8001b22:	4937      	ldr	r1, [pc, #220]	@ (8001c00 <RS485_ProcessPacket+0x2f0>)
 8001b24:	2002      	movs	r0, #2
 8001b26:	f7fe fdd1 	bl	80006cc <Debug_Print>
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 8001b2a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b2e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b32:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001b36:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 8001b38:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b3c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b40:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001b44:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 8001b46:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b4a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b4e:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001b52:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8001b54:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b58:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001b5c:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001b60:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8001b62:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00d      	beq.n	8001b86 <RS485_ProcessPacket+0x276>
 8001b6a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001b6e:	2bfa      	cmp	r3, #250	@ 0xfa
 8001b70:	d809      	bhi.n	8001b86 <RS485_ProcessPacket+0x276>
        memcpy(packet.data, data, length);
 8001b72:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001b76:	f107 0308 	add.w	r3, r7, #8
 8001b7a:	3305      	adds	r3, #5
 8001b7c:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001b80:	4618      	mov	r0, r3
 8001b82:	f008 fb33 	bl	800a1ec <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 8001b86:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <RS485_ProcessPacket+0x2f4>)
 8001b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d010      	beq.n	8001bb6 <RS485_ProcessPacket+0x2a6>
        DEBUG_INFO("Calling handler for cmd=0x%02X", command);
 8001b94:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001b98:	461a      	mov	r2, r3
 8001b9a:	491b      	ldr	r1, [pc, #108]	@ (8001c08 <RS485_ProcessPacket+0x2f8>)
 8001b9c:	2002      	movs	r0, #2
 8001b9e:	f7fe fd95 	bl	80006cc <Debug_Print>
        commandHandlers[command](&packet);
 8001ba2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001ba6:	4a17      	ldr	r2, [pc, #92]	@ (8001c04 <RS485_ProcessPacket+0x2f4>)
 8001ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bac:	f107 0208 	add.w	r2, r7, #8
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4798      	blx	r3
 8001bb4:	e00c      	b.n	8001bd0 <RS485_ProcessPacket+0x2c0>
    } else {
        DEBUG_WARNING("Unhandled command: 0x%02X", command);
 8001bb6:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001bba:	461a      	mov	r2, r3
 8001bbc:	4913      	ldr	r1, [pc, #76]	@ (8001c0c <RS485_ProcessPacket+0x2fc>)
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	f7fe fd84 	bl	80006cc <Debug_Print>
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 8001bc4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001bc8:	2103      	movs	r1, #3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fe2a 	bl	8001824 <RS485_SendError>
 8001bd0:	46b5      	mov	sp, r6
 8001bd2:	e000      	b.n	8001bd6 <RS485_ProcessPacket+0x2c6>
        return;
 8001bd4:	46b5      	mov	sp, r6
    }
}
 8001bd6:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001be0:	0800ad64 	.word	0x0800ad64
 8001be4:	0800ad98 	.word	0x0800ad98
 8001be8:	0800adb0 	.word	0x0800adb0
 8001bec:	0800adc8 	.word	0x0800adc8
 8001bf0:	240008f0 	.word	0x240008f0
 8001bf4:	0800adf0 	.word	0x0800adf0
 8001bf8:	24000018 	.word	0x24000018
 8001bfc:	0800adf8 	.word	0x0800adf8
 8001c00:	0800ae1c 	.word	0x0800ae1c
 8001c04:	24000908 	.word	0x24000908
 8001c08:	0800ae40 	.word	0x0800ae40
 8001c0c:	0800ae60 	.word	0x0800ae60

08001c10 <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("PING received from 0x%02X", packet->srcAddr);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	789b      	ldrb	r3, [r3, #2]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4911      	ldr	r1, [pc, #68]	@ (8001c64 <RS485_HandlePing+0x54>)
 8001c20:	2002      	movs	r0, #2
 8001c22:	f7fe fd53 	bl	80006cc <Debug_Print>
    DEBUG_INFO("Sending PING response...");
 8001c26:	4910      	ldr	r1, [pc, #64]	@ (8001c68 <RS485_HandlePing+0x58>)
 8001c28:	2002      	movs	r0, #2
 8001c2a:	f7fe fd4f 	bl	80006cc <Debug_Print>
    HAL_StatusTypeDef result = RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	7898      	ldrb	r0, [r3, #2]
 8001c32:	2300      	movs	r3, #0
 8001c34:	2200      	movs	r2, #0
 8001c36:	2102      	movs	r1, #2
 8001c38:	f7ff fdde 	bl	80017f8 <RS485_SendResponse>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	73fb      	strb	r3, [r7, #15]
    if (result == HAL_OK) {
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d104      	bne.n	8001c50 <RS485_HandlePing+0x40>
        DEBUG_INFO("PING response sent OK!");
 8001c46:	4909      	ldr	r1, [pc, #36]	@ (8001c6c <RS485_HandlePing+0x5c>)
 8001c48:	2002      	movs	r0, #2
 8001c4a:	f7fe fd3f 	bl	80006cc <Debug_Print>
    } else {
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
    }
}
 8001c4e:	e005      	b.n	8001c5c <RS485_HandlePing+0x4c>
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	461a      	mov	r2, r3
 8001c54:	4906      	ldr	r1, [pc, #24]	@ (8001c70 <RS485_HandlePing+0x60>)
 8001c56:	2000      	movs	r0, #0
 8001c58:	f7fe fd38 	bl	80006cc <Debug_Print>
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	0800ae7c 	.word	0x0800ae7c
 8001c68:	0800ae98 	.word	0x0800ae98
 8001c6c:	0800aeb4 	.word	0x0800aeb4
 8001c70:	0800aecc 	.word	0x0800aecc

08001c74 <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 8001c80:	2300      	movs	r3, #0
 8001c82:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 8001c84:	2300      	movs	r3, #0
 8001c86:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb8 <RS485_HandleGetVersion+0x44>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 8001c92:	2300      	movs	r3, #0
 8001c94:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 8001c96:	2300      	movs	r3, #0
 8001c98:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	73fb      	strb	r3, [r7, #15]
    
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7898      	ldrb	r0, [r3, #2]
 8001ca2:	f107 0208 	add.w	r2, r7, #8
 8001ca6:	2308      	movs	r3, #8
 8001ca8:	2104      	movs	r1, #4
 8001caa:	f7ff fda5 	bl	80017f8 <RS485_SendResponse>
}
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	24000018 	.word	0x24000018

08001cbc <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 8001cc4:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <RS485_HandleHeartbeat+0x2c>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <RS485_HandleHeartbeat+0x30>)
 8001ccc:	785b      	ldrb	r3, [r3, #1]
 8001cce:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	7898      	ldrb	r0, [r3, #2]
 8001cd4:	f107 020c 	add.w	r2, r7, #12
 8001cd8:	2302      	movs	r3, #2
 8001cda:	2106      	movs	r1, #6
 8001cdc:	f7ff fd8c 	bl	80017f8 <RS485_SendResponse>
}
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	24000018 	.word	0x24000018
 8001cec:	240008f0 	.word	0x240008f0

08001cf0 <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 8001cf8:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <RS485_HandleGetStatus+0x4c>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 8001cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001d3c <RS485_HandleGetStatus+0x4c>)
 8001d00:	785b      	ldrb	r3, [r3, #1]
 8001d02:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8001d04:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <RS485_HandleGetStatus+0x4c>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <RS485_HandleGetStatus+0x4c>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <RS485_HandleGetStatus+0x4c>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 8001d1c:	4b07      	ldr	r3, [pc, #28]	@ (8001d3c <RS485_HandleGetStatus+0x4c>)
 8001d1e:	8a1b      	ldrh	r3, [r3, #16]
 8001d20:	82fb      	strh	r3, [r7, #22]
    
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	7898      	ldrb	r0, [r3, #2]
 8001d26:	f107 0208 	add.w	r2, r7, #8
 8001d2a:	2310      	movs	r3, #16
 8001d2c:	2111      	movs	r1, #17
 8001d2e:	f7ff fd63 	bl	80017f8 <RS485_SendResponse>
}
 8001d32:	bf00      	nop
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	240008f0 	.word	0x240008f0

08001d40 <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a14      	ldr	r2, [pc, #80]	@ (8001da0 <HAL_UART_RxCpltCallback+0x60>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d122      	bne.n	8001d98 <HAL_UART_RxCpltCallback+0x58>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 8001d52:	4b14      	ldr	r3, [pc, #80]	@ (8001da4 <HAL_UART_RxCpltCallback+0x64>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d00c      	beq.n	8001d76 <HAL_UART_RxCpltCallback+0x36>
            DEBUG_INFO("RX: 0x%02X (IGNORED - TX in progress)", rxBuffer[0]);
 8001d5c:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <HAL_UART_RxCpltCallback+0x68>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4912      	ldr	r1, [pc, #72]	@ (8001dac <HAL_UART_RxCpltCallback+0x6c>)
 8001d64:	2002      	movs	r0, #2
 8001d66:	f7fe fcb1 	bl	80006cc <Debug_Print>
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	490e      	ldr	r1, [pc, #56]	@ (8001da8 <HAL_UART_RxCpltCallback+0x68>)
 8001d6e:	4810      	ldr	r0, [pc, #64]	@ (8001db0 <HAL_UART_RxCpltCallback+0x70>)
 8001d70:	f006 fa66 	bl	8008240 <HAL_UART_Receive_IT>
            return;
 8001d74:	e010      	b.n	8001d98 <HAL_UART_RxCpltCallback+0x58>
        }
        
        DEBUG_INFO("RX: 0x%02X", rxBuffer[0]);
 8001d76:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <HAL_UART_RxCpltCallback+0x68>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	490d      	ldr	r1, [pc, #52]	@ (8001db4 <HAL_UART_RxCpltCallback+0x74>)
 8001d7e:	2002      	movs	r0, #2
 8001d80:	f7fe fca4 	bl	80006cc <Debug_Print>
        RS485_ProcessReceivedByte(rxBuffer[0]);
 8001d84:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <HAL_UART_RxCpltCallback+0x68>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 f815 	bl	8001db8 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001d8e:	2201      	movs	r2, #1
 8001d90:	4905      	ldr	r1, [pc, #20]	@ (8001da8 <HAL_UART_RxCpltCallback+0x68>)
 8001d92:	4807      	ldr	r0, [pc, #28]	@ (8001db0 <HAL_UART_RxCpltCallback+0x70>)
 8001d94:	f006 fa54 	bl	8008240 <HAL_UART_Receive_IT>
    }
}
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40004400 	.word	0x40004400
 8001da4:	24000904 	.word	0x24000904
 8001da8:	240006ec 	.word	0x240006ec
 8001dac:	0800aeec 	.word	0x0800aeec
 8001db0:	2400060c 	.word	0x2400060c
 8001db4:	0800af14 	.word	0x0800af14

08001db8 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 8001dc2:	f000 fcbd 	bl	8002740 <HAL_GetTick>
 8001dc6:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 8001dc8:	4b48      	ldr	r3, [pc, #288]	@ (8001eec <RS485_ProcessReceivedByte+0x134>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001dd4:	d910      	bls.n	8001df8 <RS485_ProcessReceivedByte+0x40>
 8001dd6:	4b46      	ldr	r3, [pc, #280]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d00c      	beq.n	8001df8 <RS485_ProcessReceivedByte+0x40>
        DEBUG_INFO("Packet timeout! Resetting parser (was at index %d)", packetIndex);
 8001dde:	4b44      	ldr	r3, [pc, #272]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	4943      	ldr	r1, [pc, #268]	@ (8001ef4 <RS485_ProcessReceivedByte+0x13c>)
 8001de6:	2002      	movs	r0, #2
 8001de8:	f7fe fc70 	bl	80006cc <Debug_Print>
        packetIndex = 0;
 8001dec:	4b40      	ldr	r3, [pc, #256]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001df2:	4b41      	ldr	r3, [pc, #260]	@ (8001ef8 <RS485_ProcessReceivedByte+0x140>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 8001df8:	4a3c      	ldr	r2, [pc, #240]	@ (8001eec <RS485_ProcessReceivedByte+0x134>)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 8001dfe:	4b3c      	ldr	r3, [pc, #240]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e00:	881b      	ldrh	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <RS485_ProcessReceivedByte+0x62>
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	2baa      	cmp	r3, #170	@ 0xaa
 8001e0a:	d006      	beq.n	8001e1a <RS485_ProcessReceivedByte+0x62>
        DEBUG_INFO("Waiting for START, got 0x%02X", byte);
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	493a      	ldr	r1, [pc, #232]	@ (8001efc <RS485_ProcessReceivedByte+0x144>)
 8001e12:	2002      	movs	r0, #2
 8001e14:	f7fe fc5a 	bl	80006cc <Debug_Print>
        return; // Wait for start byte
 8001e18:	e065      	b.n	8001ee6 <RS485_ProcessReceivedByte+0x12e>
    }
    
    packetBuffer[packetIndex++] = byte;
 8001e1a:	4b35      	ldr	r3, [pc, #212]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	b291      	uxth	r1, r2
 8001e22:	4a33      	ldr	r2, [pc, #204]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e24:	8011      	strh	r1, [r2, #0]
 8001e26:	4619      	mov	r1, r3
 8001e28:	4a35      	ldr	r2, [pc, #212]	@ (8001f00 <RS485_ProcessReceivedByte+0x148>)
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	5453      	strb	r3, [r2, r1]
    DEBUG_INFO("Packet[%d] = 0x%02X", packetIndex-1, byte);
 8001e2e:	4b30      	ldr	r3, [pc, #192]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	1e5a      	subs	r2, r3, #1
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	4933      	ldr	r1, [pc, #204]	@ (8001f04 <RS485_ProcessReceivedByte+0x14c>)
 8001e38:	2002      	movs	r0, #2
 8001e3a:	f7fe fc47 	bl	80006cc <Debug_Print>
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 8001e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	2b05      	cmp	r3, #5
 8001e44:	d103      	bne.n	8001e4e <RS485_ProcessReceivedByte+0x96>
        expectedLength = packetBuffer[4]; // Length field
 8001e46:	4b2e      	ldr	r3, [pc, #184]	@ (8001f00 <RS485_ProcessReceivedByte+0x148>)
 8001e48:	791a      	ldrb	r2, [r3, #4]
 8001e4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef8 <RS485_ProcessReceivedByte+0x140>)
 8001e4c:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 8001e4e:	4b28      	ldr	r3, [pc, #160]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	2b07      	cmp	r3, #7
 8001e54:	d934      	bls.n	8001ec0 <RS485_ProcessReceivedByte+0x108>
 8001e56:	4b28      	ldr	r3, [pc, #160]	@ (8001ef8 <RS485_ProcessReceivedByte+0x140>)
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	3307      	adds	r3, #7
 8001e5c:	4a24      	ldr	r2, [pc, #144]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e5e:	8812      	ldrh	r2, [r2, #0]
 8001e60:	4293      	cmp	r3, r2
 8001e62:	da2d      	bge.n	8001ec0 <RS485_ProcessReceivedByte+0x108>
        DEBUG_INFO("Packet complete! Index=%d, Expected=%d", packetIndex, 5 + expectedLength + 3);
 8001e64:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b23      	ldr	r3, [pc, #140]	@ (8001ef8 <RS485_ProcessReceivedByte+0x140>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	3308      	adds	r3, #8
 8001e70:	4925      	ldr	r1, [pc, #148]	@ (8001f08 <RS485_ProcessReceivedByte+0x150>)
 8001e72:	2002      	movs	r0, #2
 8001e74:	f7fe fc2a 	bl	80006cc <Debug_Print>
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	4a20      	ldr	r2, [pc, #128]	@ (8001f00 <RS485_ProcessReceivedByte+0x148>)
 8001e80:	5cd3      	ldrb	r3, [r2, r3]
 8001e82:	2b55      	cmp	r3, #85	@ 0x55
 8001e84:	d107      	bne.n	8001e96 <RS485_ProcessReceivedByte+0xde>
            DEBUG_INFO("Valid packet, processing...");
 8001e86:	4921      	ldr	r1, [pc, #132]	@ (8001f0c <RS485_ProcessReceivedByte+0x154>)
 8001e88:	2002      	movs	r0, #2
 8001e8a:	f7fe fc1f 	bl	80006cc <Debug_Print>
            RS485_ProcessPacket(packetBuffer);
 8001e8e:	481c      	ldr	r0, [pc, #112]	@ (8001f00 <RS485_ProcessReceivedByte+0x148>)
 8001e90:	f7ff fd3e 	bl	8001910 <RS485_ProcessPacket>
 8001e94:	e00e      	b.n	8001eb4 <RS485_ProcessReceivedByte+0xfc>
        } else {
            DEBUG_ERROR("Invalid end byte: 0x%02X", packetBuffer[packetIndex - 1]);
 8001e96:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	4a18      	ldr	r2, [pc, #96]	@ (8001f00 <RS485_ProcessReceivedByte+0x148>)
 8001e9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	491b      	ldr	r1, [pc, #108]	@ (8001f10 <RS485_ProcessReceivedByte+0x158>)
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f7fe fc11 	bl	80006cc <Debug_Print>
            status.errorCount++;
 8001eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <RS485_ProcessReceivedByte+0x15c>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	4a18      	ldr	r2, [pc, #96]	@ (8001f14 <RS485_ProcessReceivedByte+0x15c>)
 8001eb2:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <RS485_ProcessReceivedByte+0x140>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	2bff      	cmp	r3, #255	@ 0xff
 8001ec6:	d90e      	bls.n	8001ee6 <RS485_ProcessReceivedByte+0x12e>
        packetIndex = 0;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <RS485_ProcessReceivedByte+0x138>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001ece:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <RS485_ProcessReceivedByte+0x140>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	701a      	strb	r2, [r3, #0]
        DEBUG_ERROR("RX buffer overflow");
 8001ed4:	4910      	ldr	r1, [pc, #64]	@ (8001f18 <RS485_ProcessReceivedByte+0x160>)
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f7fe fbf8 	bl	80006cc <Debug_Print>
        status.errorCount++;
 8001edc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f14 <RS485_ProcessReceivedByte+0x15c>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	4a0c      	ldr	r2, [pc, #48]	@ (8001f14 <RS485_ProcessReceivedByte+0x15c>)
 8001ee4:	6093      	str	r3, [r2, #8]
    }
}
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	24000d08 	.word	0x24000d08
 8001ef0:	24000d0c 	.word	0x24000d0c
 8001ef4:	0800af20 	.word	0x0800af20
 8001ef8:	24000d0e 	.word	0x24000d0e
 8001efc:	0800af54 	.word	0x0800af54
 8001f00:	24000d10 	.word	0x24000d10
 8001f04:	0800af74 	.word	0x0800af74
 8001f08:	0800af88 	.word	0x0800af88
 8001f0c:	0800afb0 	.word	0x0800afb0
 8001f10:	0800afcc 	.word	0x0800afcc
 8001f14:	240008f0 	.word	0x240008f0
 8001f18:	0800afe8 	.word	0x0800afe8

08001f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f22:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_MspInit+0x30>)
 8001f24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f28:	4a08      	ldr	r2, [pc, #32]	@ (8001f4c <HAL_MspInit+0x30>)
 8001f2a:	f043 0302 	orr.w	r3, r3, #2
 8001f2e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f32:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <HAL_MspInit+0x30>)
 8001f34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	58024400 	.word	0x58024400

08001f50 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b0be      	sub	sp, #248	@ 0xf8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f68:	f107 0320 	add.w	r3, r7, #32
 8001f6c:	22c0      	movs	r2, #192	@ 0xc0
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f008 f907 	bl	800a184 <memset>
  if(hadc->Instance==ADC1)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a59      	ldr	r2, [pc, #356]	@ (80020e0 <HAL_ADC_MspInit+0x190>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	f040 80ab 	bne.w	80020d8 <HAL_ADC_MspInit+0x188>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f82:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001f8e:	2304      	movs	r3, #4
 8001f90:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8001f92:	230a      	movs	r3, #10
 8001f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001f96:	2302      	movs	r3, #2
 8001f98:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001fa2:	23c0      	movs	r3, #192	@ 0xc0
 8001fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001fa6:	2320      	movs	r3, #32
 8001fa8:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb4:	f107 0320 	add.w	r3, r7, #32
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f003 fb65 	bl	8005688 <HAL_RCCEx_PeriphCLKConfig>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8001fc4:	f7ff f90a 	bl	80011dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001fc8:	4b46      	ldr	r3, [pc, #280]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8001fca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fce:	4a45      	ldr	r2, [pc, #276]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8001fd0:	f043 0320 	orr.w	r3, r3, #32
 8001fd4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001fd8:	4b42      	ldr	r3, [pc, #264]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8001fda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fde:	f003 0320 	and.w	r3, r3, #32
 8001fe2:	61fb      	str	r3, [r7, #28]
 8001fe4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8001fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fec:	4a3d      	ldr	r2, [pc, #244]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8001fee:	f043 0301 	orr.w	r3, r3, #1
 8001ff2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8001ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	61bb      	str	r3, [r7, #24]
 8002002:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002004:	4b37      	ldr	r3, [pc, #220]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800200a:	4a36      	ldr	r2, [pc, #216]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 800200c:	f043 0304 	orr.w	r3, r3, #4
 8002010:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002014:	4b33      	ldr	r3, [pc, #204]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800201a:	f003 0304 	and.w	r3, r3, #4
 800201e:	617b      	str	r3, [r7, #20]
 8002020:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002022:	4b30      	ldr	r3, [pc, #192]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002028:	4a2e      	ldr	r2, [pc, #184]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 800202a:	f043 0302 	orr.w	r3, r3, #2
 800202e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002032:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002040:	4b28      	ldr	r3, [pc, #160]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002046:	4a27      	ldr	r2, [pc, #156]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002048:	f043 0320 	orr.w	r3, r3, #32
 800204c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002050:	4b24      	ldr	r3, [pc, #144]	@ (80020e4 <HAL_ADC_MspInit+0x194>)
 8002052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002056:	f003 0320 	and.w	r3, r3, #32
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800205e:	2340      	movs	r3, #64	@ 0x40
 8002060:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002064:	2303      	movs	r3, #3
 8002066:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002070:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002074:	4619      	mov	r1, r3
 8002076:	481c      	ldr	r0, [pc, #112]	@ (80020e8 <HAL_ADC_MspInit+0x198>)
 8002078:	f002 f8ea 	bl	8004250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800207c:	2310      	movs	r3, #16
 800207e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002082:	2303      	movs	r3, #3
 8002084:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800208e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002092:	4619      	mov	r1, r3
 8002094:	4815      	ldr	r0, [pc, #84]	@ (80020ec <HAL_ADC_MspInit+0x19c>)
 8002096:	f002 f8db 	bl	8004250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800209a:	2302      	movs	r3, #2
 800209c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020a0:	2303      	movs	r3, #3
 80020a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ac:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80020b0:	4619      	mov	r1, r3
 80020b2:	480f      	ldr	r0, [pc, #60]	@ (80020f0 <HAL_ADC_MspInit+0x1a0>)
 80020b4:	f002 f8cc 	bl	8004250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80020b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020c0:	2303      	movs	r3, #3
 80020c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020cc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80020d0:	4619      	mov	r1, r3
 80020d2:	4808      	ldr	r0, [pc, #32]	@ (80020f4 <HAL_ADC_MspInit+0x1a4>)
 80020d4:	f002 f8bc 	bl	8004250 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020d8:	bf00      	nop
 80020da:	37f8      	adds	r7, #248	@ 0xf8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40022000 	.word	0x40022000
 80020e4:	58024400 	.word	0x58024400
 80020e8:	58020000 	.word	0x58020000
 80020ec:	58020800 	.word	0x58020800
 80020f0:	58020400 	.word	0x58020400
 80020f4:	58021400 	.word	0x58021400

080020f8 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b0ba      	sub	sp, #232	@ 0xe8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	22c0      	movs	r2, #192	@ 0xc0
 8002116:	2100      	movs	r1, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f008 f833 	bl	800a184 <memset>
  if(hfdcan->Instance==FDCAN1)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a27      	ldr	r2, [pc, #156]	@ (80021c0 <HAL_FDCAN_MspInit+0xc8>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d146      	bne.n	80021b6 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002128:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8002134:	2300      	movs	r3, #0
 8002136:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800213a:	f107 0310 	add.w	r3, r7, #16
 800213e:	4618      	mov	r0, r3
 8002140:	f003 faa2 	bl	8005688 <HAL_RCCEx_PeriphCLKConfig>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 800214a:	f7ff f847 	bl	80011dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800214e:	4b1d      	ldr	r3, [pc, #116]	@ (80021c4 <HAL_FDCAN_MspInit+0xcc>)
 8002150:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002154:	4a1b      	ldr	r2, [pc, #108]	@ (80021c4 <HAL_FDCAN_MspInit+0xcc>)
 8002156:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800215a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800215e:	4b19      	ldr	r3, [pc, #100]	@ (80021c4 <HAL_FDCAN_MspInit+0xcc>)
 8002160:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216c:	4b15      	ldr	r3, [pc, #84]	@ (80021c4 <HAL_FDCAN_MspInit+0xcc>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	4a14      	ldr	r2, [pc, #80]	@ (80021c4 <HAL_FDCAN_MspInit+0xcc>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <HAL_FDCAN_MspInit+0xcc>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800218a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800218e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002192:	2302      	movs	r3, #2
 8002194:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219e:	2300      	movs	r3, #0
 80021a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80021a4:	2309      	movs	r3, #9
 80021a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021ae:	4619      	mov	r1, r3
 80021b0:	4805      	ldr	r0, [pc, #20]	@ (80021c8 <HAL_FDCAN_MspInit+0xd0>)
 80021b2:	f002 f84d 	bl	8004250 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80021b6:	bf00      	nop
 80021b8:	37e8      	adds	r7, #232	@ 0xe8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	4000a000 	.word	0x4000a000
 80021c4:	58024400 	.word	0x58024400
 80021c8:	58020000 	.word	0x58020000

080021cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0bc      	sub	sp, #240	@ 0xf0
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021e4:	f107 0318 	add.w	r3, r7, #24
 80021e8:	22c0      	movs	r2, #192	@ 0xc0
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f007 ffc9 	bl	800a184 <memset>
  if(huart->Instance==USART1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a51      	ldr	r2, [pc, #324]	@ (800233c <HAL_UART_MspInit+0x170>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d147      	bne.n	800228c <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021fc:	f04f 0201 	mov.w	r2, #1
 8002200:	f04f 0300 	mov.w	r3, #0
 8002204:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002208:	2300      	movs	r3, #0
 800220a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800220e:	f107 0318 	add.w	r3, r7, #24
 8002212:	4618      	mov	r0, r3
 8002214:	f003 fa38 	bl	8005688 <HAL_RCCEx_PeriphCLKConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800221e:	f7fe ffdd 	bl	80011dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002222:	4b47      	ldr	r3, [pc, #284]	@ (8002340 <HAL_UART_MspInit+0x174>)
 8002224:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002228:	4a45      	ldr	r2, [pc, #276]	@ (8002340 <HAL_UART_MspInit+0x174>)
 800222a:	f043 0310 	orr.w	r3, r3, #16
 800222e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002232:	4b43      	ldr	r3, [pc, #268]	@ (8002340 <HAL_UART_MspInit+0x174>)
 8002234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002240:	4b3f      	ldr	r3, [pc, #252]	@ (8002340 <HAL_UART_MspInit+0x174>)
 8002242:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002246:	4a3e      	ldr	r2, [pc, #248]	@ (8002340 <HAL_UART_MspInit+0x174>)
 8002248:	f043 0302 	orr.w	r3, r3, #2
 800224c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002250:	4b3b      	ldr	r3, [pc, #236]	@ (8002340 <HAL_UART_MspInit+0x174>)
 8002252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800225e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002262:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002278:	2304      	movs	r3, #4
 800227a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002282:	4619      	mov	r1, r3
 8002284:	482f      	ldr	r0, [pc, #188]	@ (8002344 <HAL_UART_MspInit+0x178>)
 8002286:	f001 ffe3 	bl	8004250 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800228a:	e052      	b.n	8002332 <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a2d      	ldr	r2, [pc, #180]	@ (8002348 <HAL_UART_MspInit+0x17c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d14d      	bne.n	8002332 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002296:	f04f 0202 	mov.w	r2, #2
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80022a2:	2300      	movs	r3, #0
 80022a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022a8:	f107 0318 	add.w	r3, r7, #24
 80022ac:	4618      	mov	r0, r3
 80022ae:	f003 f9eb 	bl	8005688 <HAL_RCCEx_PeriphCLKConfig>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <HAL_UART_MspInit+0xf0>
      Error_Handler();
 80022b8:	f7fe ff90 	bl	80011dc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022bc:	4b20      	ldr	r3, [pc, #128]	@ (8002340 <HAL_UART_MspInit+0x174>)
 80022be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002340 <HAL_UART_MspInit+0x174>)
 80022c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002340 <HAL_UART_MspInit+0x174>)
 80022ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022da:	4b19      	ldr	r3, [pc, #100]	@ (8002340 <HAL_UART_MspInit+0x174>)
 80022dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022e0:	4a17      	ldr	r2, [pc, #92]	@ (8002340 <HAL_UART_MspInit+0x174>)
 80022e2:	f043 0308 	orr.w	r3, r3, #8
 80022e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <HAL_UART_MspInit+0x174>)
 80022ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_DI_TX_Pin|RS485_DI_RX_Pin;
 80022f8:	2360      	movs	r3, #96	@ 0x60
 80022fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230a:	2300      	movs	r3, #0
 800230c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002310:	2307      	movs	r3, #7
 8002312:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002316:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800231a:	4619      	mov	r1, r3
 800231c:	480b      	ldr	r0, [pc, #44]	@ (800234c <HAL_UART_MspInit+0x180>)
 800231e:	f001 ff97 	bl	8004250 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	2105      	movs	r1, #5
 8002326:	2026      	movs	r0, #38	@ 0x26
 8002328:	f001 fb81 	bl	8003a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800232c:	2026      	movs	r0, #38	@ 0x26
 800232e:	f001 fb98 	bl	8003a62 <HAL_NVIC_EnableIRQ>
}
 8002332:	bf00      	nop
 8002334:	37f0      	adds	r7, #240	@ 0xf0
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40011000 	.word	0x40011000
 8002340:	58024400 	.word	0x58024400
 8002344:	58020400 	.word	0x58020400
 8002348:	40004400 	.word	0x40004400
 800234c:	58020c00 	.word	0x58020c00

08002350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <NMI_Handler+0x4>

08002358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <HardFault_Handler+0x4>

08002360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <MemManage_Handler+0x4>

08002368 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <BusFault_Handler+0x4>

08002370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <UsageFault_Handler+0x4>

08002378 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a6:	f000 f9b7 	bl	8002718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b8:	4a14      	ldr	r2, [pc, #80]	@ (800240c <_sbrk+0x5c>)
 80023ba:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <_sbrk+0x60>)
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023c4:	4b13      	ldr	r3, [pc, #76]	@ (8002414 <_sbrk+0x64>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023cc:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <_sbrk+0x64>)
 80023ce:	4a12      	ldr	r2, [pc, #72]	@ (8002418 <_sbrk+0x68>)
 80023d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023d2:	4b10      	ldr	r3, [pc, #64]	@ (8002414 <_sbrk+0x64>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d207      	bcs.n	80023f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e0:	f007 fed8 	bl	800a194 <__errno>
 80023e4:	4603      	mov	r3, r0
 80023e6:	220c      	movs	r2, #12
 80023e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
 80023ee:	e009      	b.n	8002404 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f0:	4b08      	ldr	r3, [pc, #32]	@ (8002414 <_sbrk+0x64>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023f6:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <_sbrk+0x64>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4413      	add	r3, r2
 80023fe:	4a05      	ldr	r2, [pc, #20]	@ (8002414 <_sbrk+0x64>)
 8002400:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002402:	68fb      	ldr	r3, [r7, #12]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	24080000 	.word	0x24080000
 8002410:	00000400 	.word	0x00000400
 8002414:	24000e10 	.word	0x24000e10
 8002418:	24000f60 	.word	0x24000f60

0800241c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002420:	4b43      	ldr	r3, [pc, #268]	@ (8002530 <SystemInit+0x114>)
 8002422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002426:	4a42      	ldr	r2, [pc, #264]	@ (8002530 <SystemInit+0x114>)
 8002428:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800242c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002430:	4b40      	ldr	r3, [pc, #256]	@ (8002534 <SystemInit+0x118>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 030f 	and.w	r3, r3, #15
 8002438:	2b06      	cmp	r3, #6
 800243a:	d807      	bhi.n	800244c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800243c:	4b3d      	ldr	r3, [pc, #244]	@ (8002534 <SystemInit+0x118>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f023 030f 	bic.w	r3, r3, #15
 8002444:	4a3b      	ldr	r2, [pc, #236]	@ (8002534 <SystemInit+0x118>)
 8002446:	f043 0307 	orr.w	r3, r3, #7
 800244a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800244c:	4b3a      	ldr	r3, [pc, #232]	@ (8002538 <SystemInit+0x11c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a39      	ldr	r2, [pc, #228]	@ (8002538 <SystemInit+0x11c>)
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002458:	4b37      	ldr	r3, [pc, #220]	@ (8002538 <SystemInit+0x11c>)
 800245a:	2200      	movs	r2, #0
 800245c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800245e:	4b36      	ldr	r3, [pc, #216]	@ (8002538 <SystemInit+0x11c>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4935      	ldr	r1, [pc, #212]	@ (8002538 <SystemInit+0x11c>)
 8002464:	4b35      	ldr	r3, [pc, #212]	@ (800253c <SystemInit+0x120>)
 8002466:	4013      	ands	r3, r2
 8002468:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800246a:	4b32      	ldr	r3, [pc, #200]	@ (8002534 <SystemInit+0x118>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0308 	and.w	r3, r3, #8
 8002472:	2b00      	cmp	r3, #0
 8002474:	d007      	beq.n	8002486 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002476:	4b2f      	ldr	r3, [pc, #188]	@ (8002534 <SystemInit+0x118>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 030f 	bic.w	r3, r3, #15
 800247e:	4a2d      	ldr	r2, [pc, #180]	@ (8002534 <SystemInit+0x118>)
 8002480:	f043 0307 	orr.w	r3, r3, #7
 8002484:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002486:	4b2c      	ldr	r3, [pc, #176]	@ (8002538 <SystemInit+0x11c>)
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800248c:	4b2a      	ldr	r3, [pc, #168]	@ (8002538 <SystemInit+0x11c>)
 800248e:	2200      	movs	r2, #0
 8002490:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002492:	4b29      	ldr	r3, [pc, #164]	@ (8002538 <SystemInit+0x11c>)
 8002494:	2200      	movs	r2, #0
 8002496:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002498:	4b27      	ldr	r3, [pc, #156]	@ (8002538 <SystemInit+0x11c>)
 800249a:	4a29      	ldr	r2, [pc, #164]	@ (8002540 <SystemInit+0x124>)
 800249c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800249e:	4b26      	ldr	r3, [pc, #152]	@ (8002538 <SystemInit+0x11c>)
 80024a0:	4a28      	ldr	r2, [pc, #160]	@ (8002544 <SystemInit+0x128>)
 80024a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80024a4:	4b24      	ldr	r3, [pc, #144]	@ (8002538 <SystemInit+0x11c>)
 80024a6:	4a28      	ldr	r2, [pc, #160]	@ (8002548 <SystemInit+0x12c>)
 80024a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80024aa:	4b23      	ldr	r3, [pc, #140]	@ (8002538 <SystemInit+0x11c>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80024b0:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <SystemInit+0x11c>)
 80024b2:	4a25      	ldr	r2, [pc, #148]	@ (8002548 <SystemInit+0x12c>)
 80024b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80024b6:	4b20      	ldr	r3, [pc, #128]	@ (8002538 <SystemInit+0x11c>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80024bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <SystemInit+0x11c>)
 80024be:	4a22      	ldr	r2, [pc, #136]	@ (8002548 <SystemInit+0x12c>)
 80024c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80024c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002538 <SystemInit+0x11c>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002538 <SystemInit+0x11c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002538 <SystemInit+0x11c>)
 80024ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80024d4:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <SystemInit+0x11c>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80024da:	4b1c      	ldr	r3, [pc, #112]	@ (800254c <SystemInit+0x130>)
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	4b1c      	ldr	r3, [pc, #112]	@ (8002550 <SystemInit+0x134>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024e6:	d202      	bcs.n	80024ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80024e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002554 <SystemInit+0x138>)
 80024ea:	2201      	movs	r2, #1
 80024ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80024ee:	4b12      	ldr	r3, [pc, #72]	@ (8002538 <SystemInit+0x11c>)
 80024f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80024f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d113      	bne.n	8002524 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80024fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <SystemInit+0x11c>)
 80024fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002502:	4a0d      	ldr	r2, [pc, #52]	@ (8002538 <SystemInit+0x11c>)
 8002504:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002508:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800250c:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <SystemInit+0x13c>)
 800250e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002512:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002514:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <SystemInit+0x11c>)
 8002516:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800251a:	4a07      	ldr	r2, [pc, #28]	@ (8002538 <SystemInit+0x11c>)
 800251c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002520:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	e000ed00 	.word	0xe000ed00
 8002534:	52002000 	.word	0x52002000
 8002538:	58024400 	.word	0x58024400
 800253c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002540:	02020200 	.word	0x02020200
 8002544:	01ff0000 	.word	0x01ff0000
 8002548:	01010280 	.word	0x01010280
 800254c:	5c001000 	.word	0x5c001000
 8002550:	ffff0000 	.word	0xffff0000
 8002554:	51008108 	.word	0x51008108
 8002558:	52004000 	.word	0x52004000

0800255c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002560:	4b09      	ldr	r3, [pc, #36]	@ (8002588 <ExitRun0Mode+0x2c>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	4a08      	ldr	r2, [pc, #32]	@ (8002588 <ExitRun0Mode+0x2c>)
 8002566:	f043 0302 	orr.w	r3, r3, #2
 800256a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800256c:	bf00      	nop
 800256e:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <ExitRun0Mode+0x2c>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f9      	beq.n	800256e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800257a:	bf00      	nop
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	58024800 	.word	0x58024800

0800258c <Version_GetString>:
 * @param  buffer: Buffer to store version string
 * @param  size: Buffer size
 * @retval None
 */
void Version_GetString(char* buffer, uint32_t size)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b08a      	sub	sp, #40	@ 0x28
 8002590:	af08      	add	r7, sp, #32
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
    snprintf(buffer, size, "%s v%d.%d.%d.%d HW:%s Built: %s %s",
 8002596:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <Version_GetString+0x3c>)
 8002598:	9306      	str	r3, [sp, #24]
 800259a:	4b0c      	ldr	r3, [pc, #48]	@ (80025cc <Version_GetString+0x40>)
 800259c:	9305      	str	r3, [sp, #20]
 800259e:	4b0c      	ldr	r3, [pc, #48]	@ (80025d0 <Version_GetString+0x44>)
 80025a0:	9304      	str	r3, [sp, #16]
 80025a2:	2301      	movs	r3, #1
 80025a4:	9303      	str	r3, [sp, #12]
 80025a6:	2300      	movs	r3, #0
 80025a8:	9302      	str	r3, [sp, #8]
 80025aa:	2300      	movs	r3, #0
 80025ac:	9301      	str	r3, [sp, #4]
 80025ae:	2301      	movs	r3, #1
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	4b08      	ldr	r3, [pc, #32]	@ (80025d4 <Version_GetString+0x48>)
 80025b4:	4a08      	ldr	r2, [pc, #32]	@ (80025d8 <Version_GetString+0x4c>)
 80025b6:	6839      	ldr	r1, [r7, #0]
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f007 fd71 	bl	800a0a0 <sniprintf>
             FW_VERSION_PATCH,
             FW_BUILD_NUMBER,
             HW_VERSION,
             BUILD_DATE,
             BUILD_TIME);
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	0800b030 	.word	0x0800b030
 80025cc:	0800b03c 	.word	0x0800b03c
 80025d0:	0800b048 	.word	0x0800b048
 80025d4:	0800affc 	.word	0x0800affc
 80025d8:	0800b00c 	.word	0x0800b00c

080025dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80025dc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002618 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80025e0:	f7ff ffbc 	bl	800255c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80025e4:	f7ff ff1a 	bl	800241c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025e8:	480c      	ldr	r0, [pc, #48]	@ (800261c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ea:	490d      	ldr	r1, [pc, #52]	@ (8002620 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002624 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f0:	e002      	b.n	80025f8 <LoopCopyDataInit>

080025f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025f6:	3304      	adds	r3, #4

080025f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025fc:	d3f9      	bcc.n	80025f2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002600:	4c0a      	ldr	r4, [pc, #40]	@ (800262c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002604:	e001      	b.n	800260a <LoopFillZerobss>

08002606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002608:	3204      	adds	r2, #4

0800260a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800260a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800260c:	d3fb      	bcc.n	8002606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800260e:	f007 fdc7 	bl	800a1a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002612:	f7fe f9f9 	bl	8000a08 <main>
  bx  lr
 8002616:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002618:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800261c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002620:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8002624:	0800b2d8 	.word	0x0800b2d8
  ldr r2, =_sbss
 8002628:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 800262c:	24000f60 	.word	0x24000f60

08002630 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002630:	e7fe      	b.n	8002630 <ADC3_IRQHandler>
	...

08002634 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800263a:	2003      	movs	r0, #3
 800263c:	f001 f9ec 	bl	8003a18 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002640:	f002 fe4c 	bl	80052dc <HAL_RCC_GetSysClockFreq>
 8002644:	4602      	mov	r2, r0
 8002646:	4b15      	ldr	r3, [pc, #84]	@ (800269c <HAL_Init+0x68>)
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	f003 030f 	and.w	r3, r3, #15
 8002650:	4913      	ldr	r1, [pc, #76]	@ (80026a0 <HAL_Init+0x6c>)
 8002652:	5ccb      	ldrb	r3, [r1, r3]
 8002654:	f003 031f 	and.w	r3, r3, #31
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
 800265c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800265e:	4b0f      	ldr	r3, [pc, #60]	@ (800269c <HAL_Init+0x68>)
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	4a0e      	ldr	r2, [pc, #56]	@ (80026a0 <HAL_Init+0x6c>)
 8002668:	5cd3      	ldrb	r3, [r2, r3]
 800266a:	f003 031f 	and.w	r3, r3, #31
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	fa22 f303 	lsr.w	r3, r2, r3
 8002674:	4a0b      	ldr	r2, [pc, #44]	@ (80026a4 <HAL_Init+0x70>)
 8002676:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002678:	4a0b      	ldr	r2, [pc, #44]	@ (80026a8 <HAL_Init+0x74>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800267e:	200f      	movs	r0, #15
 8002680:	f000 f814 	bl	80026ac <HAL_InitTick>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e002      	b.n	8002694 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800268e:	f7ff fc45 	bl	8001f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	58024400 	.word	0x58024400
 80026a0:	0800b25c 	.word	0x0800b25c
 80026a4:	24000020 	.word	0x24000020
 80026a8:	2400001c 	.word	0x2400001c

080026ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80026b4:	4b15      	ldr	r3, [pc, #84]	@ (800270c <HAL_InitTick+0x60>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d101      	bne.n	80026c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e021      	b.n	8002704 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80026c0:	4b13      	ldr	r3, [pc, #76]	@ (8002710 <HAL_InitTick+0x64>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b11      	ldr	r3, [pc, #68]	@ (800270c <HAL_InitTick+0x60>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80026d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d6:	4618      	mov	r0, r3
 80026d8:	f001 f9d1 	bl	8003a7e <HAL_SYSTICK_Config>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e00e      	b.n	8002704 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b0f      	cmp	r3, #15
 80026ea:	d80a      	bhi.n	8002702 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ec:	2200      	movs	r2, #0
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	f04f 30ff 	mov.w	r0, #4294967295
 80026f4:	f001 f99b 	bl	8003a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026f8:	4a06      	ldr	r2, [pc, #24]	@ (8002714 <HAL_InitTick+0x68>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	24000028 	.word	0x24000028
 8002710:	2400001c 	.word	0x2400001c
 8002714:	24000024 	.word	0x24000024

08002718 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800271c:	4b06      	ldr	r3, [pc, #24]	@ (8002738 <HAL_IncTick+0x20>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_IncTick+0x24>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4413      	add	r3, r2
 8002728:	4a04      	ldr	r2, [pc, #16]	@ (800273c <HAL_IncTick+0x24>)
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	24000028 	.word	0x24000028
 800273c:	24000e14 	.word	0x24000e14

08002740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return uwTick;
 8002744:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <HAL_GetTick+0x14>)
 8002746:	681b      	ldr	r3, [r3, #0]
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	24000e14 	.word	0x24000e14

08002758 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002760:	f7ff ffee 	bl	8002740 <HAL_GetTick>
 8002764:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002770:	d005      	beq.n	800277e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002772:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <HAL_Delay+0x44>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4413      	add	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800277e:	bf00      	nop
 8002780:	f7ff ffde 	bl	8002740 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	429a      	cmp	r2, r3
 800278e:	d8f7      	bhi.n	8002780 <HAL_Delay+0x28>
  {
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	24000028 	.word	0x24000028

080027a0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80027a4:	4b03      	ldr	r3, [pc, #12]	@ (80027b4 <HAL_GetREVID+0x14>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	0c1b      	lsrs	r3, r3, #16
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	5c001000 	.word	0x5c001000

080027b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	609a      	str	r2, [r3, #8]
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	609a      	str	r2, [r3, #8]
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002820:	b480      	push	{r7}
 8002822:	b087      	sub	sp, #28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002830:	2b00      	cmp	r3, #0
 8002832:	d107      	bne.n	8002844 <LL_ADC_SetChannelPreselection+0x24>
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	0e9b      	lsrs	r3, r3, #26
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	2201      	movs	r2, #1
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	e015      	b.n	8002870 <LL_ADC_SetChannelPreselection+0x50>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800285a:	2320      	movs	r3, #32
 800285c:	e003      	b.n	8002866 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
 8002866:	f003 031f 	and.w	r3, r3, #31
 800286a:	2201      	movs	r2, #1
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	69d2      	ldr	r2, [r2, #28]
 8002874:	431a      	orrs	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800287a:	bf00      	nop
 800287c:	371c      	adds	r7, #28
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr

08002886 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002886:	b480      	push	{r7}
 8002888:	b087      	sub	sp, #28
 800288a:	af00      	add	r7, sp, #0
 800288c:	60f8      	str	r0, [r7, #12]
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3360      	adds	r3, #96	@ 0x60
 8002898:	461a      	mov	r2, r3
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	430b      	orrs	r3, r1
 80028b4:	431a      	orrs	r2, r3
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80028ba:	bf00      	nop
 80028bc:	371c      	adds	r7, #28
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b085      	sub	sp, #20
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	60f8      	str	r0, [r7, #12]
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	f003 031f 	and.w	r3, r3, #31
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	fa01 f303 	lsl.w	r3, r1, r3
 80028e6:	431a      	orrs	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	611a      	str	r2, [r3, #16]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	3360      	adds	r3, #96	@ 0x60
 8002908:	461a      	mov	r2, r3
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	431a      	orrs	r2, r3
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	601a      	str	r2, [r3, #0]
  }
}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800292e:	b480      	push	{r7}
 8002930:	b087      	sub	sp, #28
 8002932:	af00      	add	r7, sp, #0
 8002934:	60f8      	str	r0, [r7, #12]
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	3330      	adds	r3, #48	@ 0x30
 800293e:	461a      	mov	r2, r3
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	0a1b      	lsrs	r3, r3, #8
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	4413      	add	r3, r2
 800294c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f003 031f 	and.w	r3, r3, #31
 8002958:	211f      	movs	r1, #31
 800295a:	fa01 f303 	lsl.w	r3, r1, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	401a      	ands	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	0e9b      	lsrs	r3, r3, #26
 8002966:	f003 011f 	and.w	r1, r3, #31
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	f003 031f 	and.w	r3, r3, #31
 8002970:	fa01 f303 	lsl.w	r3, r1, r3
 8002974:	431a      	orrs	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800297a:	bf00      	nop
 800297c:	371c      	adds	r7, #28
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002986:	b480      	push	{r7}
 8002988:	b087      	sub	sp, #28
 800298a:	af00      	add	r7, sp, #0
 800298c:	60f8      	str	r0, [r7, #12]
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	3314      	adds	r3, #20
 8002996:	461a      	mov	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	0e5b      	lsrs	r3, r3, #25
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	f003 0304 	and.w	r3, r3, #4
 80029a2:	4413      	add	r3, r2
 80029a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	0d1b      	lsrs	r3, r3, #20
 80029ae:	f003 031f 	and.w	r3, r3, #31
 80029b2:	2107      	movs	r1, #7
 80029b4:	fa01 f303 	lsl.w	r3, r1, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	401a      	ands	r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	0d1b      	lsrs	r3, r3, #20
 80029c0:	f003 031f 	and.w	r3, r3, #31
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ca:	431a      	orrs	r2, r3
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029d0:	bf00      	nop
 80029d2:	371c      	adds	r7, #28
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029f4:	43db      	mvns	r3, r3
 80029f6:	401a      	ands	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f003 0318 	and.w	r3, r3, #24
 80029fe:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a00:	40d9      	lsrs	r1, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	400b      	ands	r3, r1
 8002a06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	000fffff 	.word	0x000fffff

08002a24 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	4b04      	ldr	r3, [pc, #16]	@ (8002a44 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6093      	str	r3, [r2, #8]
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	5fffffc0 	.word	0x5fffffc0

08002a48 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a5c:	d101      	bne.n	8002a62 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e000      	b.n	8002a64 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	4b05      	ldr	r3, [pc, #20]	@ (8002a94 <LL_ADC_EnableInternalRegulator+0x24>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	6fffffc0 	.word	0x6fffffc0

08002a98 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002aac:	d101      	bne.n	8002ab2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e000      	b.n	8002ab4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d101      	bne.n	8002ad8 <LL_ADC_IsEnabled+0x18>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <LL_ADC_IsEnabled+0x1a>
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d101      	bne.n	8002afe <LL_ADC_REG_IsConversionOngoing+0x18>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	d101      	bne.n	8002b24 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
	...

08002b34 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b089      	sub	sp, #36	@ 0x24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e18f      	b.n	8002e6e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d109      	bne.n	8002b70 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7ff f9f7 	bl	8001f50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff ff67 	bl	8002a48 <LL_ADC_IsDeepPowerDownEnabled>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d004      	beq.n	8002b8a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ff4d 	bl	8002a24 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff ff82 	bl	8002a98 <LL_ADC_IsInternalRegulatorEnabled>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d114      	bne.n	8002bc4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff ff66 	bl	8002a70 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ba4:	4b87      	ldr	r3, [pc, #540]	@ (8002dc4 <HAL_ADC_Init+0x290>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	099b      	lsrs	r3, r3, #6
 8002baa:	4a87      	ldr	r2, [pc, #540]	@ (8002dc8 <HAL_ADC_Init+0x294>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	099b      	lsrs	r3, r3, #6
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002bb6:	e002      	b.n	8002bbe <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1f9      	bne.n	8002bb8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ff65 	bl	8002a98 <LL_ADC_IsInternalRegulatorEnabled>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10d      	bne.n	8002bf0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd8:	f043 0210 	orr.w	r2, r3, #16
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be4:	f043 0201 	orr.w	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff ff76 	bl	8002ae6 <LL_ADC_REG_IsConversionOngoing>
 8002bfa:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c00:	f003 0310 	and.w	r3, r3, #16
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f040 8129 	bne.w	8002e5c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f040 8125 	bne.w	8002e5c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c16:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c1a:	f043 0202 	orr.w	r2, r3, #2
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ff4a 	bl	8002ac0 <LL_ADC_IsEnabled>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d136      	bne.n	8002ca0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a65      	ldr	r2, [pc, #404]	@ (8002dcc <HAL_ADC_Init+0x298>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d004      	beq.n	8002c46 <HAL_ADC_Init+0x112>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a63      	ldr	r2, [pc, #396]	@ (8002dd0 <HAL_ADC_Init+0x29c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d10e      	bne.n	8002c64 <HAL_ADC_Init+0x130>
 8002c46:	4861      	ldr	r0, [pc, #388]	@ (8002dcc <HAL_ADC_Init+0x298>)
 8002c48:	f7ff ff3a 	bl	8002ac0 <LL_ADC_IsEnabled>
 8002c4c:	4604      	mov	r4, r0
 8002c4e:	4860      	ldr	r0, [pc, #384]	@ (8002dd0 <HAL_ADC_Init+0x29c>)
 8002c50:	f7ff ff36 	bl	8002ac0 <LL_ADC_IsEnabled>
 8002c54:	4603      	mov	r3, r0
 8002c56:	4323      	orrs	r3, r4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	bf0c      	ite	eq
 8002c5c:	2301      	moveq	r3, #1
 8002c5e:	2300      	movne	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	e008      	b.n	8002c76 <HAL_ADC_Init+0x142>
 8002c64:	485b      	ldr	r0, [pc, #364]	@ (8002dd4 <HAL_ADC_Init+0x2a0>)
 8002c66:	f7ff ff2b 	bl	8002ac0 <LL_ADC_IsEnabled>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	bf0c      	ite	eq
 8002c70:	2301      	moveq	r3, #1
 8002c72:	2300      	movne	r3, #0
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d012      	beq.n	8002ca0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a53      	ldr	r2, [pc, #332]	@ (8002dcc <HAL_ADC_Init+0x298>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d004      	beq.n	8002c8e <HAL_ADC_Init+0x15a>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a51      	ldr	r2, [pc, #324]	@ (8002dd0 <HAL_ADC_Init+0x29c>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d101      	bne.n	8002c92 <HAL_ADC_Init+0x15e>
 8002c8e:	4a52      	ldr	r2, [pc, #328]	@ (8002dd8 <HAL_ADC_Init+0x2a4>)
 8002c90:	e000      	b.n	8002c94 <HAL_ADC_Init+0x160>
 8002c92:	4a52      	ldr	r2, [pc, #328]	@ (8002ddc <HAL_ADC_Init+0x2a8>)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4610      	mov	r0, r2
 8002c9c:	f7ff fd8c 	bl	80027b8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002ca0:	f7ff fd7e 	bl	80027a0 <HAL_GetREVID>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d914      	bls.n	8002cd8 <HAL_ADC_Init+0x1a4>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	2b10      	cmp	r3, #16
 8002cb4:	d110      	bne.n	8002cd8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7d5b      	ldrb	r3, [r3, #21]
 8002cba:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cc0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002cc6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	7f1b      	ldrb	r3, [r3, #28]
 8002ccc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002cce:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cd0:	f043 030c 	orr.w	r3, r3, #12
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	e00d      	b.n	8002cf4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	7d5b      	ldrb	r3, [r3, #21]
 8002cdc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002ce2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002ce8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	7f1b      	ldrb	r3, [r3, #28]
 8002cee:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7f1b      	ldrb	r3, [r3, #28]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d106      	bne.n	8002d0a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	3b01      	subs	r3, #1
 8002d02:	045b      	lsls	r3, r3, #17
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d009      	beq.n	8002d26 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8002de0 <HAL_ADC_Init+0x2ac>)
 8002d2e:	4013      	ands	r3, r2
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	69b9      	ldr	r1, [r7, #24]
 8002d36:	430b      	orrs	r3, r1
 8002d38:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff fed1 	bl	8002ae6 <LL_ADC_REG_IsConversionOngoing>
 8002d44:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff fede 	bl	8002b0c <LL_ADC_INJ_IsConversionOngoing>
 8002d50:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d15f      	bne.n	8002e18 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d15c      	bne.n	8002e18 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	7d1b      	ldrb	r3, [r3, #20]
 8002d62:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68da      	ldr	r2, [r3, #12]
 8002d72:	4b1c      	ldr	r3, [pc, #112]	@ (8002de4 <HAL_ADC_Init+0x2b0>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6812      	ldr	r2, [r2, #0]
 8002d7a:	69b9      	ldr	r1, [r7, #24]
 8002d7c:	430b      	orrs	r3, r1
 8002d7e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d130      	bne.n	8002dec <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	691a      	ldr	r2, [r3, #16]
 8002d96:	4b14      	ldr	r3, [pc, #80]	@ (8002de8 <HAL_ADC_Init+0x2b4>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d9e:	3a01      	subs	r2, #1
 8002da0:	0411      	lsls	r1, r2, #16
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002da6:	4311      	orrs	r1, r2
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002dac:	4311      	orrs	r1, r2
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002db2:	430a      	orrs	r2, r1
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	611a      	str	r2, [r3, #16]
 8002dc0:	e01c      	b.n	8002dfc <HAL_ADC_Init+0x2c8>
 8002dc2:	bf00      	nop
 8002dc4:	2400001c 	.word	0x2400001c
 8002dc8:	053e2d63 	.word	0x053e2d63
 8002dcc:	40022000 	.word	0x40022000
 8002dd0:	40022100 	.word	0x40022100
 8002dd4:	58026000 	.word	0x58026000
 8002dd8:	40022300 	.word	0x40022300
 8002ddc:	58026300 	.word	0x58026300
 8002de0:	fff0c003 	.word	0xfff0c003
 8002de4:	ffffbffc 	.word	0xffffbffc
 8002de8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	691a      	ldr	r2, [r3, #16]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 fb20 	bl	8003458 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d10c      	bne.n	8002e3a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	f023 010f 	bic.w	r1, r3, #15
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	1e5a      	subs	r2, r3, #1
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e38:	e007      	b.n	8002e4a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 020f 	bic.w	r2, r2, #15
 8002e48:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4e:	f023 0303 	bic.w	r3, r3, #3
 8002e52:	f043 0201 	orr.w	r2, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e5a:	e007      	b.n	8002e6c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e60:	f043 0210 	orr.w	r2, r3, #16
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3724      	adds	r7, #36	@ 0x24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd90      	pop	{r4, r7, pc}
 8002e76:	bf00      	nop

08002e78 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002e78:	b590      	push	{r4, r7, lr}
 8002e7a:	b08d      	sub	sp, #52	@ 0x34
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	4a65      	ldr	r2, [pc, #404]	@ (8003028 <HAL_ADC_ConfigChannel+0x1b0>)
 8002e92:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_ADC_ConfigChannel+0x2a>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e2c7      	b.n	8003432 <HAL_ADC_ConfigChannel+0x5ba>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff fe19 	bl	8002ae6 <LL_ADC_REG_IsConversionOngoing>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f040 82ac 	bne.w	8003414 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	db2c      	blt.n	8002f1e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d108      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x6a>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	0e9b      	lsrs	r3, r3, #26
 8002ed6:	f003 031f 	and.w	r3, r3, #31
 8002eda:	2201      	movs	r2, #1
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	e016      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x98>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	fa93 f3a3 	rbit	r3, r3
 8002eee:	613b      	str	r3, [r7, #16]
  return result;
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002efa:	2320      	movs	r3, #32
 8002efc:	e003      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	fab3 f383 	clz	r3, r3
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	f003 031f 	and.w	r3, r3, #31
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	69d1      	ldr	r1, [r2, #28]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6812      	ldr	r2, [r2, #0]
 8002f1a:	430b      	orrs	r3, r1
 8002f1c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6818      	ldr	r0, [r3, #0]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f7ff fcff 	bl	800292e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff fdd6 	bl	8002ae6 <LL_ADC_REG_IsConversionOngoing>
 8002f3a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fde3 	bl	8002b0c <LL_ADC_INJ_IsConversionOngoing>
 8002f46:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f040 80b8 	bne.w	80030c0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f040 80b4 	bne.w	80030c0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	6819      	ldr	r1, [r3, #0]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	461a      	mov	r2, r3
 8002f66:	f7ff fd0e 	bl	8002986 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002f6a:	4b30      	ldr	r3, [pc, #192]	@ (800302c <HAL_ADC_ConfigChannel+0x1b4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002f72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f76:	d10b      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x118>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	089b      	lsrs	r3, r3, #2
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	e01d      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x154>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f003 0310 	and.w	r3, r3, #16
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10b      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x13e>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	695a      	ldr	r2, [r3, #20]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	089b      	lsrs	r3, r3, #2
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	e00a      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x154>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	695a      	ldr	r2, [r3, #20]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	089b      	lsrs	r3, r3, #2
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d02c      	beq.n	8003030 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6818      	ldr	r0, [r3, #0]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6919      	ldr	r1, [r3, #16]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	f7ff fc4f 	bl	8002886 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6818      	ldr	r0, [r3, #0]
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	6919      	ldr	r1, [r3, #16]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	7e5b      	ldrb	r3, [r3, #25]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d102      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x186>
 8002ff8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002ffc:	e000      	b.n	8003000 <HAL_ADC_ConfigChannel+0x188>
 8002ffe:	2300      	movs	r3, #0
 8003000:	461a      	mov	r2, r3
 8003002:	f7ff fc79 	bl	80028f8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6818      	ldr	r0, [r3, #0]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	6919      	ldr	r1, [r3, #16]
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	7e1b      	ldrb	r3, [r3, #24]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d102      	bne.n	800301c <HAL_ADC_ConfigChannel+0x1a4>
 8003016:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800301a:	e000      	b.n	800301e <HAL_ADC_ConfigChannel+0x1a6>
 800301c:	2300      	movs	r3, #0
 800301e:	461a      	mov	r2, r3
 8003020:	f7ff fc51 	bl	80028c6 <LL_ADC_SetDataRightShift>
 8003024:	e04c      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x248>
 8003026:	bf00      	nop
 8003028:	47ff0000 	.word	0x47ff0000
 800302c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003036:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	069b      	lsls	r3, r3, #26
 8003040:	429a      	cmp	r2, r3
 8003042:	d107      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003052:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800305a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	069b      	lsls	r3, r3, #26
 8003064:	429a      	cmp	r2, r3
 8003066:	d107      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003076:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800307e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	069b      	lsls	r3, r3, #26
 8003088:	429a      	cmp	r2, r3
 800308a:	d107      	bne.n	800309c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800309a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	069b      	lsls	r3, r3, #26
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d107      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80030be:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff fcfb 	bl	8002ac0 <LL_ADC_IsEnabled>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f040 81aa 	bne.w	8003426 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	6819      	ldr	r1, [r3, #0]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	461a      	mov	r2, r3
 80030e0:	f7ff fc7c 	bl	80029dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4a87      	ldr	r2, [pc, #540]	@ (8003308 <HAL_ADC_ConfigChannel+0x490>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	f040 809a 	bne.w	8003224 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4984      	ldr	r1, [pc, #528]	@ (800330c <HAL_ADC_ConfigChannel+0x494>)
 80030fa:	428b      	cmp	r3, r1
 80030fc:	d147      	bne.n	800318e <HAL_ADC_ConfigChannel+0x316>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4983      	ldr	r1, [pc, #524]	@ (8003310 <HAL_ADC_ConfigChannel+0x498>)
 8003104:	428b      	cmp	r3, r1
 8003106:	d040      	beq.n	800318a <HAL_ADC_ConfigChannel+0x312>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4981      	ldr	r1, [pc, #516]	@ (8003314 <HAL_ADC_ConfigChannel+0x49c>)
 800310e:	428b      	cmp	r3, r1
 8003110:	d039      	beq.n	8003186 <HAL_ADC_ConfigChannel+0x30e>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4980      	ldr	r1, [pc, #512]	@ (8003318 <HAL_ADC_ConfigChannel+0x4a0>)
 8003118:	428b      	cmp	r3, r1
 800311a:	d032      	beq.n	8003182 <HAL_ADC_ConfigChannel+0x30a>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	497e      	ldr	r1, [pc, #504]	@ (800331c <HAL_ADC_ConfigChannel+0x4a4>)
 8003122:	428b      	cmp	r3, r1
 8003124:	d02b      	beq.n	800317e <HAL_ADC_ConfigChannel+0x306>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	497d      	ldr	r1, [pc, #500]	@ (8003320 <HAL_ADC_ConfigChannel+0x4a8>)
 800312c:	428b      	cmp	r3, r1
 800312e:	d024      	beq.n	800317a <HAL_ADC_ConfigChannel+0x302>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	497b      	ldr	r1, [pc, #492]	@ (8003324 <HAL_ADC_ConfigChannel+0x4ac>)
 8003136:	428b      	cmp	r3, r1
 8003138:	d01d      	beq.n	8003176 <HAL_ADC_ConfigChannel+0x2fe>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	497a      	ldr	r1, [pc, #488]	@ (8003328 <HAL_ADC_ConfigChannel+0x4b0>)
 8003140:	428b      	cmp	r3, r1
 8003142:	d016      	beq.n	8003172 <HAL_ADC_ConfigChannel+0x2fa>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4978      	ldr	r1, [pc, #480]	@ (800332c <HAL_ADC_ConfigChannel+0x4b4>)
 800314a:	428b      	cmp	r3, r1
 800314c:	d00f      	beq.n	800316e <HAL_ADC_ConfigChannel+0x2f6>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4977      	ldr	r1, [pc, #476]	@ (8003330 <HAL_ADC_ConfigChannel+0x4b8>)
 8003154:	428b      	cmp	r3, r1
 8003156:	d008      	beq.n	800316a <HAL_ADC_ConfigChannel+0x2f2>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4975      	ldr	r1, [pc, #468]	@ (8003334 <HAL_ADC_ConfigChannel+0x4bc>)
 800315e:	428b      	cmp	r3, r1
 8003160:	d101      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x2ee>
 8003162:	4b75      	ldr	r3, [pc, #468]	@ (8003338 <HAL_ADC_ConfigChannel+0x4c0>)
 8003164:	e05a      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003166:	2300      	movs	r3, #0
 8003168:	e058      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800316a:	4b74      	ldr	r3, [pc, #464]	@ (800333c <HAL_ADC_ConfigChannel+0x4c4>)
 800316c:	e056      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800316e:	4b74      	ldr	r3, [pc, #464]	@ (8003340 <HAL_ADC_ConfigChannel+0x4c8>)
 8003170:	e054      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003172:	4b6e      	ldr	r3, [pc, #440]	@ (800332c <HAL_ADC_ConfigChannel+0x4b4>)
 8003174:	e052      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003176:	4b6c      	ldr	r3, [pc, #432]	@ (8003328 <HAL_ADC_ConfigChannel+0x4b0>)
 8003178:	e050      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800317a:	4b72      	ldr	r3, [pc, #456]	@ (8003344 <HAL_ADC_ConfigChannel+0x4cc>)
 800317c:	e04e      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800317e:	4b72      	ldr	r3, [pc, #456]	@ (8003348 <HAL_ADC_ConfigChannel+0x4d0>)
 8003180:	e04c      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003182:	4b72      	ldr	r3, [pc, #456]	@ (800334c <HAL_ADC_ConfigChannel+0x4d4>)
 8003184:	e04a      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003186:	4b72      	ldr	r3, [pc, #456]	@ (8003350 <HAL_ADC_ConfigChannel+0x4d8>)
 8003188:	e048      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800318a:	2301      	movs	r3, #1
 800318c:	e046      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4970      	ldr	r1, [pc, #448]	@ (8003354 <HAL_ADC_ConfigChannel+0x4dc>)
 8003194:	428b      	cmp	r3, r1
 8003196:	d140      	bne.n	800321a <HAL_ADC_ConfigChannel+0x3a2>
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	495c      	ldr	r1, [pc, #368]	@ (8003310 <HAL_ADC_ConfigChannel+0x498>)
 800319e:	428b      	cmp	r3, r1
 80031a0:	d039      	beq.n	8003216 <HAL_ADC_ConfigChannel+0x39e>
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	495b      	ldr	r1, [pc, #364]	@ (8003314 <HAL_ADC_ConfigChannel+0x49c>)
 80031a8:	428b      	cmp	r3, r1
 80031aa:	d032      	beq.n	8003212 <HAL_ADC_ConfigChannel+0x39a>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4959      	ldr	r1, [pc, #356]	@ (8003318 <HAL_ADC_ConfigChannel+0x4a0>)
 80031b2:	428b      	cmp	r3, r1
 80031b4:	d02b      	beq.n	800320e <HAL_ADC_ConfigChannel+0x396>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4958      	ldr	r1, [pc, #352]	@ (800331c <HAL_ADC_ConfigChannel+0x4a4>)
 80031bc:	428b      	cmp	r3, r1
 80031be:	d024      	beq.n	800320a <HAL_ADC_ConfigChannel+0x392>
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4956      	ldr	r1, [pc, #344]	@ (8003320 <HAL_ADC_ConfigChannel+0x4a8>)
 80031c6:	428b      	cmp	r3, r1
 80031c8:	d01d      	beq.n	8003206 <HAL_ADC_ConfigChannel+0x38e>
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4955      	ldr	r1, [pc, #340]	@ (8003324 <HAL_ADC_ConfigChannel+0x4ac>)
 80031d0:	428b      	cmp	r3, r1
 80031d2:	d016      	beq.n	8003202 <HAL_ADC_ConfigChannel+0x38a>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4953      	ldr	r1, [pc, #332]	@ (8003328 <HAL_ADC_ConfigChannel+0x4b0>)
 80031da:	428b      	cmp	r3, r1
 80031dc:	d00f      	beq.n	80031fe <HAL_ADC_ConfigChannel+0x386>
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4952      	ldr	r1, [pc, #328]	@ (800332c <HAL_ADC_ConfigChannel+0x4b4>)
 80031e4:	428b      	cmp	r3, r1
 80031e6:	d008      	beq.n	80031fa <HAL_ADC_ConfigChannel+0x382>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4951      	ldr	r1, [pc, #324]	@ (8003334 <HAL_ADC_ConfigChannel+0x4bc>)
 80031ee:	428b      	cmp	r3, r1
 80031f0:	d101      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x37e>
 80031f2:	4b51      	ldr	r3, [pc, #324]	@ (8003338 <HAL_ADC_ConfigChannel+0x4c0>)
 80031f4:	e012      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 80031f6:	2300      	movs	r3, #0
 80031f8:	e010      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 80031fa:	4b51      	ldr	r3, [pc, #324]	@ (8003340 <HAL_ADC_ConfigChannel+0x4c8>)
 80031fc:	e00e      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 80031fe:	4b4b      	ldr	r3, [pc, #300]	@ (800332c <HAL_ADC_ConfigChannel+0x4b4>)
 8003200:	e00c      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003202:	4b49      	ldr	r3, [pc, #292]	@ (8003328 <HAL_ADC_ConfigChannel+0x4b0>)
 8003204:	e00a      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003206:	4b4f      	ldr	r3, [pc, #316]	@ (8003344 <HAL_ADC_ConfigChannel+0x4cc>)
 8003208:	e008      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800320a:	4b4f      	ldr	r3, [pc, #316]	@ (8003348 <HAL_ADC_ConfigChannel+0x4d0>)
 800320c:	e006      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800320e:	4b4f      	ldr	r3, [pc, #316]	@ (800334c <HAL_ADC_ConfigChannel+0x4d4>)
 8003210:	e004      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003212:	4b4f      	ldr	r3, [pc, #316]	@ (8003350 <HAL_ADC_ConfigChannel+0x4d8>)
 8003214:	e002      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <HAL_ADC_ConfigChannel+0x3a4>
 800321a:	2300      	movs	r3, #0
 800321c:	4619      	mov	r1, r3
 800321e:	4610      	mov	r0, r2
 8003220:	f7ff fafe 	bl	8002820 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	f280 80fc 	bge.w	8003426 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a36      	ldr	r2, [pc, #216]	@ (800330c <HAL_ADC_ConfigChannel+0x494>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d004      	beq.n	8003242 <HAL_ADC_ConfigChannel+0x3ca>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a45      	ldr	r2, [pc, #276]	@ (8003354 <HAL_ADC_ConfigChannel+0x4dc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d101      	bne.n	8003246 <HAL_ADC_ConfigChannel+0x3ce>
 8003242:	4b45      	ldr	r3, [pc, #276]	@ (8003358 <HAL_ADC_ConfigChannel+0x4e0>)
 8003244:	e000      	b.n	8003248 <HAL_ADC_ConfigChannel+0x3d0>
 8003246:	4b45      	ldr	r3, [pc, #276]	@ (800335c <HAL_ADC_ConfigChannel+0x4e4>)
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff fadb 	bl	8002804 <LL_ADC_GetCommonPathInternalCh>
 800324e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a2d      	ldr	r2, [pc, #180]	@ (800330c <HAL_ADC_ConfigChannel+0x494>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d004      	beq.n	8003264 <HAL_ADC_ConfigChannel+0x3ec>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a3d      	ldr	r2, [pc, #244]	@ (8003354 <HAL_ADC_ConfigChannel+0x4dc>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d10e      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x40a>
 8003264:	4829      	ldr	r0, [pc, #164]	@ (800330c <HAL_ADC_ConfigChannel+0x494>)
 8003266:	f7ff fc2b 	bl	8002ac0 <LL_ADC_IsEnabled>
 800326a:	4604      	mov	r4, r0
 800326c:	4839      	ldr	r0, [pc, #228]	@ (8003354 <HAL_ADC_ConfigChannel+0x4dc>)
 800326e:	f7ff fc27 	bl	8002ac0 <LL_ADC_IsEnabled>
 8003272:	4603      	mov	r3, r0
 8003274:	4323      	orrs	r3, r4
 8003276:	2b00      	cmp	r3, #0
 8003278:	bf0c      	ite	eq
 800327a:	2301      	moveq	r3, #1
 800327c:	2300      	movne	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	e008      	b.n	8003294 <HAL_ADC_ConfigChannel+0x41c>
 8003282:	4837      	ldr	r0, [pc, #220]	@ (8003360 <HAL_ADC_ConfigChannel+0x4e8>)
 8003284:	f7ff fc1c 	bl	8002ac0 <LL_ADC_IsEnabled>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	bf0c      	ite	eq
 800328e:	2301      	moveq	r3, #1
 8003290:	2300      	movne	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	f000 80b3 	beq.w	8003400 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a31      	ldr	r2, [pc, #196]	@ (8003364 <HAL_ADC_ConfigChannel+0x4ec>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d165      	bne.n	8003370 <HAL_ADC_ConfigChannel+0x4f8>
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d160      	bne.n	8003370 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003360 <HAL_ADC_ConfigChannel+0x4e8>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	f040 80b6 	bne.w	8003426 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a13      	ldr	r2, [pc, #76]	@ (800330c <HAL_ADC_ConfigChannel+0x494>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d004      	beq.n	80032ce <HAL_ADC_ConfigChannel+0x456>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a22      	ldr	r2, [pc, #136]	@ (8003354 <HAL_ADC_ConfigChannel+0x4dc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x45a>
 80032ce:	4a22      	ldr	r2, [pc, #136]	@ (8003358 <HAL_ADC_ConfigChannel+0x4e0>)
 80032d0:	e000      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x45c>
 80032d2:	4a22      	ldr	r2, [pc, #136]	@ (800335c <HAL_ADC_ConfigChannel+0x4e4>)
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032da:	4619      	mov	r1, r3
 80032dc:	4610      	mov	r0, r2
 80032de:	f7ff fa7e 	bl	80027de <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032e2:	4b21      	ldr	r3, [pc, #132]	@ (8003368 <HAL_ADC_ConfigChannel+0x4f0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	099b      	lsrs	r3, r3, #6
 80032e8:	4a20      	ldr	r2, [pc, #128]	@ (800336c <HAL_ADC_ConfigChannel+0x4f4>)
 80032ea:	fba2 2303 	umull	r2, r3, r2, r3
 80032ee:	099b      	lsrs	r3, r3, #6
 80032f0:	3301      	adds	r3, #1
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80032f6:	e002      	b.n	80032fe <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1f9      	bne.n	80032f8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003304:	e08f      	b.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
 8003306:	bf00      	nop
 8003308:	47ff0000 	.word	0x47ff0000
 800330c:	40022000 	.word	0x40022000
 8003310:	04300002 	.word	0x04300002
 8003314:	08600004 	.word	0x08600004
 8003318:	0c900008 	.word	0x0c900008
 800331c:	10c00010 	.word	0x10c00010
 8003320:	14f00020 	.word	0x14f00020
 8003324:	2a000400 	.word	0x2a000400
 8003328:	2e300800 	.word	0x2e300800
 800332c:	32601000 	.word	0x32601000
 8003330:	43210000 	.word	0x43210000
 8003334:	4b840000 	.word	0x4b840000
 8003338:	4fb80000 	.word	0x4fb80000
 800333c:	47520000 	.word	0x47520000
 8003340:	36902000 	.word	0x36902000
 8003344:	25b00200 	.word	0x25b00200
 8003348:	21800100 	.word	0x21800100
 800334c:	1d500080 	.word	0x1d500080
 8003350:	19200040 	.word	0x19200040
 8003354:	40022100 	.word	0x40022100
 8003358:	40022300 	.word	0x40022300
 800335c:	58026300 	.word	0x58026300
 8003360:	58026000 	.word	0x58026000
 8003364:	cb840000 	.word	0xcb840000
 8003368:	2400001c 	.word	0x2400001c
 800336c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a31      	ldr	r2, [pc, #196]	@ (800343c <HAL_ADC_ConfigChannel+0x5c4>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d11e      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x540>
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d119      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a2d      	ldr	r2, [pc, #180]	@ (8003440 <HAL_ADC_ConfigChannel+0x5c8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d14b      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a2c      	ldr	r2, [pc, #176]	@ (8003444 <HAL_ADC_ConfigChannel+0x5cc>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d004      	beq.n	80033a2 <HAL_ADC_ConfigChannel+0x52a>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a2a      	ldr	r2, [pc, #168]	@ (8003448 <HAL_ADC_ConfigChannel+0x5d0>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d101      	bne.n	80033a6 <HAL_ADC_ConfigChannel+0x52e>
 80033a2:	4a2a      	ldr	r2, [pc, #168]	@ (800344c <HAL_ADC_ConfigChannel+0x5d4>)
 80033a4:	e000      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x530>
 80033a6:	4a2a      	ldr	r2, [pc, #168]	@ (8003450 <HAL_ADC_ConfigChannel+0x5d8>)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033ae:	4619      	mov	r1, r3
 80033b0:	4610      	mov	r0, r2
 80033b2:	f7ff fa14 	bl	80027de <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033b6:	e036      	b.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a25      	ldr	r2, [pc, #148]	@ (8003454 <HAL_ADC_ConfigChannel+0x5dc>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d131      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d12c      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003440 <HAL_ADC_ConfigChannel+0x5c8>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d127      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1a      	ldr	r2, [pc, #104]	@ (8003444 <HAL_ADC_ConfigChannel+0x5cc>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d004      	beq.n	80033ea <HAL_ADC_ConfigChannel+0x572>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a18      	ldr	r2, [pc, #96]	@ (8003448 <HAL_ADC_ConfigChannel+0x5d0>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d101      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x576>
 80033ea:	4a18      	ldr	r2, [pc, #96]	@ (800344c <HAL_ADC_ConfigChannel+0x5d4>)
 80033ec:	e000      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x578>
 80033ee:	4a18      	ldr	r2, [pc, #96]	@ (8003450 <HAL_ADC_ConfigChannel+0x5d8>)
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033f6:	4619      	mov	r1, r3
 80033f8:	4610      	mov	r0, r2
 80033fa:	f7ff f9f0 	bl	80027de <LL_ADC_SetCommonPathInternalCh>
 80033fe:	e012      	b.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003404:	f043 0220 	orr.w	r2, r3, #32
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003412:	e008      	b.n	8003426 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003418:	f043 0220 	orr.w	r2, r3, #32
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800342e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003432:	4618      	mov	r0, r3
 8003434:	3734      	adds	r7, #52	@ 0x34
 8003436:	46bd      	mov	sp, r7
 8003438:	bd90      	pop	{r4, r7, pc}
 800343a:	bf00      	nop
 800343c:	c7520000 	.word	0xc7520000
 8003440:	58026000 	.word	0x58026000
 8003444:	40022000 	.word	0x40022000
 8003448:	40022100 	.word	0x40022100
 800344c:	40022300 	.word	0x40022300
 8003450:	58026300 	.word	0x58026300
 8003454:	cfb80000 	.word	0xcfb80000

08003458 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a7a      	ldr	r2, [pc, #488]	@ (8003650 <ADC_ConfigureBoostMode+0x1f8>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d004      	beq.n	8003474 <ADC_ConfigureBoostMode+0x1c>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a79      	ldr	r2, [pc, #484]	@ (8003654 <ADC_ConfigureBoostMode+0x1fc>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d109      	bne.n	8003488 <ADC_ConfigureBoostMode+0x30>
 8003474:	4b78      	ldr	r3, [pc, #480]	@ (8003658 <ADC_ConfigureBoostMode+0x200>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800347c:	2b00      	cmp	r3, #0
 800347e:	bf14      	ite	ne
 8003480:	2301      	movne	r3, #1
 8003482:	2300      	moveq	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	e008      	b.n	800349a <ADC_ConfigureBoostMode+0x42>
 8003488:	4b74      	ldr	r3, [pc, #464]	@ (800365c <ADC_ConfigureBoostMode+0x204>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf14      	ite	ne
 8003494:	2301      	movne	r3, #1
 8003496:	2300      	moveq	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d01c      	beq.n	80034d8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800349e:	f002 f897 	bl	80055d0 <HAL_RCC_GetHCLKFreq>
 80034a2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80034ac:	d010      	beq.n	80034d0 <ADC_ConfigureBoostMode+0x78>
 80034ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80034b2:	d873      	bhi.n	800359c <ADC_ConfigureBoostMode+0x144>
 80034b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034b8:	d002      	beq.n	80034c0 <ADC_ConfigureBoostMode+0x68>
 80034ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034be:	d16d      	bne.n	800359c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	0c1b      	lsrs	r3, r3, #16
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034cc:	60fb      	str	r3, [r7, #12]
        break;
 80034ce:	e068      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	089b      	lsrs	r3, r3, #2
 80034d4:	60fb      	str	r3, [r7, #12]
        break;
 80034d6:	e064      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80034d8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80034dc:	f04f 0100 	mov.w	r1, #0
 80034e0:	f003 fadc 	bl	8006a9c <HAL_RCCEx_GetPeriphCLKFreq>
 80034e4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80034ee:	d051      	beq.n	8003594 <ADC_ConfigureBoostMode+0x13c>
 80034f0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80034f4:	d854      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 80034f6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80034fa:	d047      	beq.n	800358c <ADC_ConfigureBoostMode+0x134>
 80034fc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003500:	d84e      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 8003502:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003506:	d03d      	beq.n	8003584 <ADC_ConfigureBoostMode+0x12c>
 8003508:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800350c:	d848      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 800350e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003512:	d033      	beq.n	800357c <ADC_ConfigureBoostMode+0x124>
 8003514:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003518:	d842      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 800351a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800351e:	d029      	beq.n	8003574 <ADC_ConfigureBoostMode+0x11c>
 8003520:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003524:	d83c      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 8003526:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800352a:	d01a      	beq.n	8003562 <ADC_ConfigureBoostMode+0x10a>
 800352c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003530:	d836      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 8003532:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003536:	d014      	beq.n	8003562 <ADC_ConfigureBoostMode+0x10a>
 8003538:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800353c:	d830      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 800353e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003542:	d00e      	beq.n	8003562 <ADC_ConfigureBoostMode+0x10a>
 8003544:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003548:	d82a      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 800354a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800354e:	d008      	beq.n	8003562 <ADC_ConfigureBoostMode+0x10a>
 8003550:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003554:	d824      	bhi.n	80035a0 <ADC_ConfigureBoostMode+0x148>
 8003556:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800355a:	d002      	beq.n	8003562 <ADC_ConfigureBoostMode+0x10a>
 800355c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003560:	d11e      	bne.n	80035a0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	0c9b      	lsrs	r3, r3, #18
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003570:	60fb      	str	r3, [r7, #12]
        break;
 8003572:	e016      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	091b      	lsrs	r3, r3, #4
 8003578:	60fb      	str	r3, [r7, #12]
        break;
 800357a:	e012      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	60fb      	str	r3, [r7, #12]
        break;
 8003582:	e00e      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	099b      	lsrs	r3, r3, #6
 8003588:	60fb      	str	r3, [r7, #12]
        break;
 800358a:	e00a      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	09db      	lsrs	r3, r3, #7
 8003590:	60fb      	str	r3, [r7, #12]
        break;
 8003592:	e006      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	0a1b      	lsrs	r3, r3, #8
 8003598:	60fb      	str	r3, [r7, #12]
        break;
 800359a:	e002      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
        break;
 800359c:	bf00      	nop
 800359e:	e000      	b.n	80035a2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80035a0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80035a2:	f7ff f8fd 	bl	80027a0 <HAL_GetREVID>
 80035a6:	4603      	mov	r3, r0
 80035a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d815      	bhi.n	80035dc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003660 <ADC_ConfigureBoostMode+0x208>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d908      	bls.n	80035ca <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80035c8:	e03e      	b.n	8003648 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035d8:	609a      	str	r2, [r3, #8]
}
 80035da:	e035      	b.n	8003648 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	085b      	lsrs	r3, r3, #1
 80035e0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003664 <ADC_ConfigureBoostMode+0x20c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d808      	bhi.n	80035fc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80035f8:	609a      	str	r2, [r3, #8]
}
 80035fa:	e025      	b.n	8003648 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003668 <ADC_ConfigureBoostMode+0x210>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d80a      	bhi.n	800361a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003616:	609a      	str	r2, [r3, #8]
}
 8003618:	e016      	b.n	8003648 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	4a13      	ldr	r2, [pc, #76]	@ (800366c <ADC_ConfigureBoostMode+0x214>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d80a      	bhi.n	8003638 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003634:	609a      	str	r2, [r3, #8]
}
 8003636:	e007      	b.n	8003648 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003646:	609a      	str	r2, [r3, #8]
}
 8003648:	bf00      	nop
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40022000 	.word	0x40022000
 8003654:	40022100 	.word	0x40022100
 8003658:	40022300 	.word	0x40022300
 800365c:	58026300 	.word	0x58026300
 8003660:	01312d00 	.word	0x01312d00
 8003664:	005f5e10 	.word	0x005f5e10
 8003668:	00bebc20 	.word	0x00bebc20
 800366c:	017d7840 	.word	0x017d7840

08003670 <LL_ADC_IsEnabled>:
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <LL_ADC_IsEnabled+0x18>
 8003684:	2301      	movs	r3, #1
 8003686:	e000      	b.n	800368a <LL_ADC_IsEnabled+0x1a>
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <LL_ADC_REG_IsConversionOngoing>:
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d101      	bne.n	80036ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80036bc:	b590      	push	{r4, r7, lr}
 80036be:	b09f      	sub	sp, #124	@ 0x7c
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036c6:	2300      	movs	r3, #0
 80036c8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d101      	bne.n	80036da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80036d6:	2302      	movs	r3, #2
 80036d8:	e0be      	b.n	8003858 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80036e2:	2300      	movs	r3, #0
 80036e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80036e6:	2300      	movs	r3, #0
 80036e8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a5c      	ldr	r2, [pc, #368]	@ (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d102      	bne.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80036f4:	4b5b      	ldr	r3, [pc, #364]	@ (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	e001      	b.n	80036fe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80036fa:	2300      	movs	r3, #0
 80036fc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10b      	bne.n	800371c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e09d      	b.n	8003858 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	4618      	mov	r0, r3
 8003720:	f7ff ffb9 	bl	8003696 <LL_ADC_REG_IsConversionOngoing>
 8003724:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4618      	mov	r0, r3
 800372c:	f7ff ffb3 	bl	8003696 <LL_ADC_REG_IsConversionOngoing>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d17f      	bne.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003736:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003738:	2b00      	cmp	r3, #0
 800373a:	d17c      	bne.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a47      	ldr	r2, [pc, #284]	@ (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d004      	beq.n	8003750 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a46      	ldr	r2, [pc, #280]	@ (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d101      	bne.n	8003754 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003750:	4b45      	ldr	r3, [pc, #276]	@ (8003868 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003752:	e000      	b.n	8003756 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003754:	4b45      	ldr	r3, [pc, #276]	@ (800386c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003756:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d039      	beq.n	80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003760:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	431a      	orrs	r2, r3
 800376e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003770:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a3a      	ldr	r2, [pc, #232]	@ (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d004      	beq.n	8003786 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a38      	ldr	r2, [pc, #224]	@ (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d10e      	bne.n	80037a4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003786:	4836      	ldr	r0, [pc, #216]	@ (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003788:	f7ff ff72 	bl	8003670 <LL_ADC_IsEnabled>
 800378c:	4604      	mov	r4, r0
 800378e:	4835      	ldr	r0, [pc, #212]	@ (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003790:	f7ff ff6e 	bl	8003670 <LL_ADC_IsEnabled>
 8003794:	4603      	mov	r3, r0
 8003796:	4323      	orrs	r3, r4
 8003798:	2b00      	cmp	r3, #0
 800379a:	bf0c      	ite	eq
 800379c:	2301      	moveq	r3, #1
 800379e:	2300      	movne	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	e008      	b.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80037a4:	4832      	ldr	r0, [pc, #200]	@ (8003870 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80037a6:	f7ff ff63 	bl	8003670 <LL_ADC_IsEnabled>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d047      	beq.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80037ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	4b2d      	ldr	r3, [pc, #180]	@ (8003874 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	6811      	ldr	r1, [r2, #0]
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	6892      	ldr	r2, [r2, #8]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	431a      	orrs	r2, r3
 80037ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037d0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037d2:	e03a      	b.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80037d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037de:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d004      	beq.n	80037f4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d10e      	bne.n	8003812 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80037f4:	481a      	ldr	r0, [pc, #104]	@ (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80037f6:	f7ff ff3b 	bl	8003670 <LL_ADC_IsEnabled>
 80037fa:	4604      	mov	r4, r0
 80037fc:	4819      	ldr	r0, [pc, #100]	@ (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80037fe:	f7ff ff37 	bl	8003670 <LL_ADC_IsEnabled>
 8003802:	4603      	mov	r3, r0
 8003804:	4323      	orrs	r3, r4
 8003806:	2b00      	cmp	r3, #0
 8003808:	bf0c      	ite	eq
 800380a:	2301      	moveq	r3, #1
 800380c:	2300      	movne	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	e008      	b.n	8003824 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003812:	4817      	ldr	r0, [pc, #92]	@ (8003870 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003814:	f7ff ff2c 	bl	8003670 <LL_ADC_IsEnabled>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	bf0c      	ite	eq
 800381e:	2301      	moveq	r3, #1
 8003820:	2300      	movne	r3, #0
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d010      	beq.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003828:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	4b11      	ldr	r3, [pc, #68]	@ (8003874 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800382e:	4013      	ands	r3, r2
 8003830:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003832:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003834:	e009      	b.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383a:	f043 0220 	orr.w	r2, r3, #32
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003848:	e000      	b.n	800384c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800384a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003854:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003858:	4618      	mov	r0, r3
 800385a:	377c      	adds	r7, #124	@ 0x7c
 800385c:	46bd      	mov	sp, r7
 800385e:	bd90      	pop	{r4, r7, pc}
 8003860:	40022000 	.word	0x40022000
 8003864:	40022100 	.word	0x40022100
 8003868:	40022300 	.word	0x40022300
 800386c:	58026300 	.word	0x58026300
 8003870:	58026000 	.word	0x58026000
 8003874:	fffff0e0 	.word	0xfffff0e0

08003878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003888:	4b0b      	ldr	r3, [pc, #44]	@ (80038b8 <__NVIC_SetPriorityGrouping+0x40>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003894:	4013      	ands	r3, r2
 8003896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80038a0:	4b06      	ldr	r3, [pc, #24]	@ (80038bc <__NVIC_SetPriorityGrouping+0x44>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038a6:	4a04      	ldr	r2, [pc, #16]	@ (80038b8 <__NVIC_SetPriorityGrouping+0x40>)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	60d3      	str	r3, [r2, #12]
}
 80038ac:	bf00      	nop
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000ed00 	.word	0xe000ed00
 80038bc:	05fa0000 	.word	0x05fa0000

080038c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038c4:	4b04      	ldr	r3, [pc, #16]	@ (80038d8 <__NVIC_GetPriorityGrouping+0x18>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	0a1b      	lsrs	r3, r3, #8
 80038ca:	f003 0307 	and.w	r3, r3, #7
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	4603      	mov	r3, r0
 80038e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80038e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	db0b      	blt.n	8003906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ee:	88fb      	ldrh	r3, [r7, #6]
 80038f0:	f003 021f 	and.w	r2, r3, #31
 80038f4:	4907      	ldr	r1, [pc, #28]	@ (8003914 <__NVIC_EnableIRQ+0x38>)
 80038f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	2001      	movs	r0, #1
 80038fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	e000e100 	.word	0xe000e100

08003918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	6039      	str	r1, [r7, #0]
 8003922:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003924:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003928:	2b00      	cmp	r3, #0
 800392a:	db0a      	blt.n	8003942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	b2da      	uxtb	r2, r3
 8003930:	490c      	ldr	r1, [pc, #48]	@ (8003964 <__NVIC_SetPriority+0x4c>)
 8003932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003936:	0112      	lsls	r2, r2, #4
 8003938:	b2d2      	uxtb	r2, r2
 800393a:	440b      	add	r3, r1
 800393c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003940:	e00a      	b.n	8003958 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	b2da      	uxtb	r2, r3
 8003946:	4908      	ldr	r1, [pc, #32]	@ (8003968 <__NVIC_SetPriority+0x50>)
 8003948:	88fb      	ldrh	r3, [r7, #6]
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	3b04      	subs	r3, #4
 8003950:	0112      	lsls	r2, r2, #4
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	440b      	add	r3, r1
 8003956:	761a      	strb	r2, [r3, #24]
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	e000e100 	.word	0xe000e100
 8003968:	e000ed00 	.word	0xe000ed00

0800396c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800396c:	b480      	push	{r7}
 800396e:	b089      	sub	sp, #36	@ 0x24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f1c3 0307 	rsb	r3, r3, #7
 8003986:	2b04      	cmp	r3, #4
 8003988:	bf28      	it	cs
 800398a:	2304      	movcs	r3, #4
 800398c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	3304      	adds	r3, #4
 8003992:	2b06      	cmp	r3, #6
 8003994:	d902      	bls.n	800399c <NVIC_EncodePriority+0x30>
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3b03      	subs	r3, #3
 800399a:	e000      	b.n	800399e <NVIC_EncodePriority+0x32>
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a0:	f04f 32ff 	mov.w	r2, #4294967295
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	43da      	mvns	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	401a      	ands	r2, r3
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039b4:	f04f 31ff 	mov.w	r1, #4294967295
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	fa01 f303 	lsl.w	r3, r1, r3
 80039be:	43d9      	mvns	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c4:	4313      	orrs	r3, r2
         );
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3724      	adds	r7, #36	@ 0x24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
	...

080039d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3b01      	subs	r3, #1
 80039e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039e4:	d301      	bcc.n	80039ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039e6:	2301      	movs	r3, #1
 80039e8:	e00f      	b.n	8003a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003a14 <SysTick_Config+0x40>)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039f2:	210f      	movs	r1, #15
 80039f4:	f04f 30ff 	mov.w	r0, #4294967295
 80039f8:	f7ff ff8e 	bl	8003918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039fc:	4b05      	ldr	r3, [pc, #20]	@ (8003a14 <SysTick_Config+0x40>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a02:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <SysTick_Config+0x40>)
 8003a04:	2207      	movs	r2, #7
 8003a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	e000e010 	.word	0xe000e010

08003a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f7ff ff29 	bl	8003878 <__NVIC_SetPriorityGrouping>
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b086      	sub	sp, #24
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	4603      	mov	r3, r0
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
 8003a3a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a3c:	f7ff ff40 	bl	80038c0 <__NVIC_GetPriorityGrouping>
 8003a40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	68b9      	ldr	r1, [r7, #8]
 8003a46:	6978      	ldr	r0, [r7, #20]
 8003a48:	f7ff ff90 	bl	800396c <NVIC_EncodePriority>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a52:	4611      	mov	r1, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff ff5f 	bl	8003918 <__NVIC_SetPriority>
}
 8003a5a:	bf00      	nop
 8003a5c:	3718      	adds	r7, #24
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	4603      	mov	r3, r0
 8003a6a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff ff33 	bl	80038dc <__NVIC_EnableIRQ>
}
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff ffa4 	bl	80039d4 <SysTick_Config>
 8003a8c:	4603      	mov	r3, r0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003a9c:	f3bf 8f5f 	dmb	sy
}
 8003aa0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003aa2:	4b07      	ldr	r3, [pc, #28]	@ (8003ac0 <HAL_MPU_Disable+0x28>)
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	4a06      	ldr	r2, [pc, #24]	@ (8003ac0 <HAL_MPU_Disable+0x28>)
 8003aa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aac:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003aae:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <HAL_MPU_Disable+0x2c>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	605a      	str	r2, [r3, #4]
}
 8003ab4:	bf00      	nop
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	e000ed00 	.word	0xe000ed00
 8003ac4:	e000ed90 	.word	0xe000ed90

08003ac8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8003b00 <HAL_MPU_Enable+0x38>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f043 0301 	orr.w	r3, r3, #1
 8003ad8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003ada:	4b0a      	ldr	r3, [pc, #40]	@ (8003b04 <HAL_MPU_Enable+0x3c>)
 8003adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ade:	4a09      	ldr	r2, [pc, #36]	@ (8003b04 <HAL_MPU_Enable+0x3c>)
 8003ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ae4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003ae6:	f3bf 8f4f 	dsb	sy
}
 8003aea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003aec:	f3bf 8f6f 	isb	sy
}
 8003af0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	e000ed90 	.word	0xe000ed90
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	785a      	ldrb	r2, [r3, #1]
 8003b14:	4b1b      	ldr	r3, [pc, #108]	@ (8003b84 <HAL_MPU_ConfigRegion+0x7c>)
 8003b16:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003b18:	4b1a      	ldr	r3, [pc, #104]	@ (8003b84 <HAL_MPU_ConfigRegion+0x7c>)
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	4a19      	ldr	r2, [pc, #100]	@ (8003b84 <HAL_MPU_ConfigRegion+0x7c>)
 8003b1e:	f023 0301 	bic.w	r3, r3, #1
 8003b22:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003b24:	4a17      	ldr	r2, [pc, #92]	@ (8003b84 <HAL_MPU_ConfigRegion+0x7c>)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	7b1b      	ldrb	r3, [r3, #12]
 8003b30:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	7adb      	ldrb	r3, [r3, #11]
 8003b36:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	7a9b      	ldrb	r3, [r3, #10]
 8003b3e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003b40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	7b5b      	ldrb	r3, [r3, #13]
 8003b46:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003b48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	7b9b      	ldrb	r3, [r3, #14]
 8003b4e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003b50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	7bdb      	ldrb	r3, [r3, #15]
 8003b56:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003b58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	7a5b      	ldrb	r3, [r3, #9]
 8003b5e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003b60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	7a1b      	ldrb	r3, [r3, #8]
 8003b66:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003b68:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	7812      	ldrb	r2, [r2, #0]
 8003b6e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b70:	4a04      	ldr	r2, [pc, #16]	@ (8003b84 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003b72:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b74:	6113      	str	r3, [r2, #16]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	e000ed90 	.word	0xe000ed90

08003b88 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b098      	sub	sp, #96	@ 0x60
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003b90:	4a84      	ldr	r2, [pc, #528]	@ (8003da4 <HAL_FDCAN_Init+0x21c>)
 8003b92:	f107 030c 	add.w	r3, r7, #12
 8003b96:	4611      	mov	r1, r2
 8003b98:	224c      	movs	r2, #76	@ 0x4c
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f006 fb26 	bl	800a1ec <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e1c6      	b.n	8003f38 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a7e      	ldr	r2, [pc, #504]	@ (8003da8 <HAL_FDCAN_Init+0x220>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d106      	bne.n	8003bc2 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fe fa8e 	bl	80020f8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0210 	bic.w	r2, r2, #16
 8003bea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bec:	f7fe fda8 	bl	8002740 <HAL_GetTick>
 8003bf0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003bf2:	e014      	b.n	8003c1e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003bf4:	f7fe fda4 	bl	8002740 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b0a      	cmp	r3, #10
 8003c00:	d90d      	bls.n	8003c1e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c08:	f043 0201 	orr.w	r2, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2203      	movs	r2, #3
 8003c16:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e18c      	b.n	8003f38 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d0e3      	beq.n	8003bf4 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c3c:	f7fe fd80 	bl	8002740 <HAL_GetTick>
 8003c40:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003c42:	e014      	b.n	8003c6e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c44:	f7fe fd7c 	bl	8002740 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b0a      	cmp	r3, #10
 8003c50:	d90d      	bls.n	8003c6e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c58:	f043 0201 	orr.w	r2, r3, #1
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2203      	movs	r2, #3
 8003c66:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e164      	b.n	8003f38 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0e3      	beq.n	8003c44 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	699a      	ldr	r2, [r3, #24]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0202 	orr.w	r2, r2, #2
 8003c8a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	7c1b      	ldrb	r3, [r3, #16]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d108      	bne.n	8003ca6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699a      	ldr	r2, [r3, #24]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ca2:	619a      	str	r2, [r3, #24]
 8003ca4:	e007      	b.n	8003cb6 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699a      	ldr	r2, [r3, #24]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cb4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7c5b      	ldrb	r3, [r3, #17]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d108      	bne.n	8003cd0 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	699a      	ldr	r2, [r3, #24]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ccc:	619a      	str	r2, [r3, #24]
 8003cce:	e007      	b.n	8003ce0 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699a      	ldr	r2, [r3, #24]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003cde:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	7c9b      	ldrb	r3, [r3, #18]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d108      	bne.n	8003cfa <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699a      	ldr	r2, [r3, #24]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cf6:	619a      	str	r2, [r3, #24]
 8003cf8:	e007      	b.n	8003d0a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	699a      	ldr	r2, [r3, #24]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d08:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003d2e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0210 	bic.w	r2, r2, #16
 8003d3e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d108      	bne.n	8003d5a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0204 	orr.w	r2, r2, #4
 8003d56:	619a      	str	r2, [r3, #24]
 8003d58:	e030      	b.n	8003dbc <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d02c      	beq.n	8003dbc <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d020      	beq.n	8003dac <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d78:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	691a      	ldr	r2, [r3, #16]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f042 0210 	orr.w	r2, r2, #16
 8003d88:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	2b03      	cmp	r3, #3
 8003d90:	d114      	bne.n	8003dbc <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	699a      	ldr	r2, [r3, #24]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0220 	orr.w	r2, r2, #32
 8003da0:	619a      	str	r2, [r3, #24]
 8003da2:	e00b      	b.n	8003dbc <HAL_FDCAN_Init+0x234>
 8003da4:	0800b050 	.word	0x0800b050
 8003da8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0220 	orr.w	r2, r2, #32
 8003dba:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003dcc:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003dd4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003de4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003de6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003df0:	d115      	bne.n	8003e1e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e00:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e06:	3b01      	subs	r3, #1
 8003e08:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e0a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e12:	3b01      	subs	r3, #1
 8003e14:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e1a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e1c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e44:	4413      	add	r3, r2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d011      	beq.n	8003e6e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003e52:	f023 0107 	bic.w	r1, r3, #7
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	3360      	adds	r3, #96	@ 0x60
 8003e5e:	443b      	add	r3, r7
 8003e60:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d011      	beq.n	8003e9a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e7e:	f023 0107 	bic.w	r1, r3, #7
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	3360      	adds	r3, #96	@ 0x60
 8003e8a:	443b      	add	r3, r7
 8003e8c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d012      	beq.n	8003ec8 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003eaa:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	3360      	adds	r3, #96	@ 0x60
 8003eb6:	443b      	add	r3, r7
 8003eb8:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003ebc:	011a      	lsls	r2, r3, #4
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d012      	beq.n	8003ef6 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003ed8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	3360      	adds	r3, #96	@ 0x60
 8003ee4:	443b      	add	r3, r7
 8003ee6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003eea:	021a      	lsls	r2, r3, #8
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a11      	ldr	r2, [pc, #68]	@ (8003f40 <HAL_FDCAN_Init+0x3b8>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d107      	bne.n	8003f10 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f022 0203 	bic.w	r2, r2, #3
 8003f0e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f80b 	bl	8003f44 <FDCAN_CalcultateRamBlockAddresses>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003f34:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3760      	adds	r7, #96	@ 0x60
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	4000a000 	.word	0x4000a000

08003f44 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f50:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003f5a:	4ba7      	ldr	r3, [pc, #668]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	0091      	lsls	r1, r2, #2
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6812      	ldr	r2, [r2, #0]
 8003f66:	430b      	orrs	r3, r1
 8003f68:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f74:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7c:	041a      	lsls	r2, r3, #16
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	4413      	add	r3, r2
 8003f90:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f9a:	4b97      	ldr	r3, [pc, #604]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	0091      	lsls	r1, r2, #2
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6812      	ldr	r2, [r2, #0]
 8003fa6:	430b      	orrs	r3, r1
 8003fa8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbc:	041a      	lsls	r2, r3, #16
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003fdc:	4b86      	ldr	r3, [pc, #536]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	0091      	lsls	r1, r2, #2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ff6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	041a      	lsls	r2, r3, #16
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004012:	fb02 f303 	mul.w	r3, r2, r3
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	4413      	add	r3, r2
 800401a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004024:	4b74      	ldr	r3, [pc, #464]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004026:	4013      	ands	r3, r2
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	0091      	lsls	r1, r2, #2
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6812      	ldr	r2, [r2, #0]
 8004030:	430b      	orrs	r3, r1
 8004032:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800403e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004046:	041a      	lsls	r2, r3, #16
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800405a:	fb02 f303 	mul.w	r3, r2, r3
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	4413      	add	r3, r2
 8004062:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800406c:	4b62      	ldr	r3, [pc, #392]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800406e:	4013      	ands	r3, r2
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	0091      	lsls	r1, r2, #2
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6812      	ldr	r2, [r2, #0]
 8004078:	430b      	orrs	r3, r1
 800407a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004086:	fb02 f303 	mul.w	r3, r2, r3
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	4413      	add	r3, r2
 800408e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004098:	4b57      	ldr	r3, [pc, #348]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800409a:	4013      	ands	r3, r2
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	0091      	lsls	r1, r2, #2
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040b2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ba:	041a      	lsls	r2, r3, #16
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	4413      	add	r3, r2
 80040d0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80040da:	4b47      	ldr	r3, [pc, #284]	@ (80041f8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80040dc:	4013      	ands	r3, r2
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	0091      	lsls	r1, r2, #2
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	430b      	orrs	r3, r1
 80040e8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040f4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fc:	041a      	lsls	r2, r3, #16
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004110:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004118:	061a      	lsls	r2, r3, #24
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	430a      	orrs	r2, r1
 8004120:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004128:	4b34      	ldr	r3, [pc, #208]	@ (80041fc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800412a:	4413      	add	r3, r2
 800412c:	009a      	lsls	r2, r3, #2
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	441a      	add	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	441a      	add	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	6879      	ldr	r1, [r7, #4]
 800415c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800415e:	fb01 f303 	mul.w	r3, r1, r3
 8004162:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004164:	441a      	add	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004176:	fb01 f303 	mul.w	r3, r1, r3
 800417a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800417c:	441a      	add	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800418e:	fb01 f303 	mul.w	r3, r1, r3
 8004192:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004194:	441a      	add	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	441a      	add	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80041be:	fb01 f303 	mul.w	r3, r1, r3
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	441a      	add	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80041da:	fb01 f303 	mul.w	r3, r1, r3
 80041de:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80041e0:	441a      	add	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	4a04      	ldr	r2, [pc, #16]	@ (8004200 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d915      	bls.n	8004220 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80041f4:	e006      	b.n	8004204 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80041f6:	bf00      	nop
 80041f8:	ffff0003 	.word	0xffff0003
 80041fc:	10002b00 	.word	0x10002b00
 8004200:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800420a:	f043 0220 	orr.w	r2, r3, #32
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2203      	movs	r2, #3
 8004218:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e010      	b.n	8004242 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	e005      	b.n	8004234 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	3304      	adds	r3, #4
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	429a      	cmp	r2, r3
 800423e:	d3f3      	bcc.n	8004228 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3714      	adds	r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop

08004250 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004250:	b480      	push	{r7}
 8004252:	b089      	sub	sp, #36	@ 0x24
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800425a:	2300      	movs	r3, #0
 800425c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800425e:	4b89      	ldr	r3, [pc, #548]	@ (8004484 <HAL_GPIO_Init+0x234>)
 8004260:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004262:	e194      	b.n	800458e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	2101      	movs	r1, #1
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa01 f303 	lsl.w	r3, r1, r3
 8004270:	4013      	ands	r3, r2
 8004272:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	f000 8186 	beq.w	8004588 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 0303 	and.w	r3, r3, #3
 8004284:	2b01      	cmp	r3, #1
 8004286:	d005      	beq.n	8004294 <HAL_GPIO_Init+0x44>
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f003 0303 	and.w	r3, r3, #3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d130      	bne.n	80042f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	2203      	movs	r2, #3
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	43db      	mvns	r3, r3
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	4013      	ands	r3, r2
 80042aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	68da      	ldr	r2, [r3, #12]
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042ca:	2201      	movs	r2, #1
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	43db      	mvns	r3, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4013      	ands	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	091b      	lsrs	r3, r3, #4
 80042e0:	f003 0201 	and.w	r2, r3, #1
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f003 0303 	and.w	r3, r3, #3
 80042fe:	2b03      	cmp	r3, #3
 8004300:	d017      	beq.n	8004332 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	2203      	movs	r2, #3
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	43db      	mvns	r3, r3
 8004314:	69ba      	ldr	r2, [r7, #24]
 8004316:	4013      	ands	r3, r2
 8004318:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	689a      	ldr	r2, [r3, #8]
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	4313      	orrs	r3, r2
 800432a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 0303 	and.w	r3, r3, #3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d123      	bne.n	8004386 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	08da      	lsrs	r2, r3, #3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	3208      	adds	r2, #8
 8004346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800434a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	220f      	movs	r2, #15
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	43db      	mvns	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	691a      	ldr	r2, [r3, #16]
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	69ba      	ldr	r2, [r7, #24]
 8004374:	4313      	orrs	r3, r2
 8004376:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	08da      	lsrs	r2, r3, #3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3208      	adds	r2, #8
 8004380:	69b9      	ldr	r1, [r7, #24]
 8004382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	2203      	movs	r2, #3
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	43db      	mvns	r3, r3
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	4013      	ands	r3, r2
 800439c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 0203 	and.w	r2, r3, #3
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	fa02 f303 	lsl.w	r3, r2, r3
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 80e0 	beq.w	8004588 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043c8:	4b2f      	ldr	r3, [pc, #188]	@ (8004488 <HAL_GPIO_Init+0x238>)
 80043ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80043ce:	4a2e      	ldr	r2, [pc, #184]	@ (8004488 <HAL_GPIO_Init+0x238>)
 80043d0:	f043 0302 	orr.w	r3, r3, #2
 80043d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80043d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004488 <HAL_GPIO_Init+0x238>)
 80043da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043e6:	4a29      	ldr	r2, [pc, #164]	@ (800448c <HAL_GPIO_Init+0x23c>)
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	089b      	lsrs	r3, r3, #2
 80043ec:	3302      	adds	r3, #2
 80043ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	f003 0303 	and.w	r3, r3, #3
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	220f      	movs	r2, #15
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	43db      	mvns	r3, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4013      	ands	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a20      	ldr	r2, [pc, #128]	@ (8004490 <HAL_GPIO_Init+0x240>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d052      	beq.n	80044b8 <HAL_GPIO_Init+0x268>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a1f      	ldr	r2, [pc, #124]	@ (8004494 <HAL_GPIO_Init+0x244>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d031      	beq.n	800447e <HAL_GPIO_Init+0x22e>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a1e      	ldr	r2, [pc, #120]	@ (8004498 <HAL_GPIO_Init+0x248>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d02b      	beq.n	800447a <HAL_GPIO_Init+0x22a>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a1d      	ldr	r2, [pc, #116]	@ (800449c <HAL_GPIO_Init+0x24c>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d025      	beq.n	8004476 <HAL_GPIO_Init+0x226>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a1c      	ldr	r2, [pc, #112]	@ (80044a0 <HAL_GPIO_Init+0x250>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d01f      	beq.n	8004472 <HAL_GPIO_Init+0x222>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a1b      	ldr	r2, [pc, #108]	@ (80044a4 <HAL_GPIO_Init+0x254>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d019      	beq.n	800446e <HAL_GPIO_Init+0x21e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a1a      	ldr	r2, [pc, #104]	@ (80044a8 <HAL_GPIO_Init+0x258>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d013      	beq.n	800446a <HAL_GPIO_Init+0x21a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a19      	ldr	r2, [pc, #100]	@ (80044ac <HAL_GPIO_Init+0x25c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d00d      	beq.n	8004466 <HAL_GPIO_Init+0x216>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a18      	ldr	r2, [pc, #96]	@ (80044b0 <HAL_GPIO_Init+0x260>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d007      	beq.n	8004462 <HAL_GPIO_Init+0x212>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a17      	ldr	r2, [pc, #92]	@ (80044b4 <HAL_GPIO_Init+0x264>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d101      	bne.n	800445e <HAL_GPIO_Init+0x20e>
 800445a:	2309      	movs	r3, #9
 800445c:	e02d      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 800445e:	230a      	movs	r3, #10
 8004460:	e02b      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 8004462:	2308      	movs	r3, #8
 8004464:	e029      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 8004466:	2307      	movs	r3, #7
 8004468:	e027      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 800446a:	2306      	movs	r3, #6
 800446c:	e025      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 800446e:	2305      	movs	r3, #5
 8004470:	e023      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 8004472:	2304      	movs	r3, #4
 8004474:	e021      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 8004476:	2303      	movs	r3, #3
 8004478:	e01f      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 800447a:	2302      	movs	r3, #2
 800447c:	e01d      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 800447e:	2301      	movs	r3, #1
 8004480:	e01b      	b.n	80044ba <HAL_GPIO_Init+0x26a>
 8004482:	bf00      	nop
 8004484:	58000080 	.word	0x58000080
 8004488:	58024400 	.word	0x58024400
 800448c:	58000400 	.word	0x58000400
 8004490:	58020000 	.word	0x58020000
 8004494:	58020400 	.word	0x58020400
 8004498:	58020800 	.word	0x58020800
 800449c:	58020c00 	.word	0x58020c00
 80044a0:	58021000 	.word	0x58021000
 80044a4:	58021400 	.word	0x58021400
 80044a8:	58021800 	.word	0x58021800
 80044ac:	58021c00 	.word	0x58021c00
 80044b0:	58022000 	.word	0x58022000
 80044b4:	58022400 	.word	0x58022400
 80044b8:	2300      	movs	r3, #0
 80044ba:	69fa      	ldr	r2, [r7, #28]
 80044bc:	f002 0203 	and.w	r2, r2, #3
 80044c0:	0092      	lsls	r2, r2, #2
 80044c2:	4093      	lsls	r3, r2
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044ca:	4938      	ldr	r1, [pc, #224]	@ (80045ac <HAL_GPIO_Init+0x35c>)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	3302      	adds	r3, #2
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	43db      	mvns	r3, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4013      	ands	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80044fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004506:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	43db      	mvns	r3, r3
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	4013      	ands	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	4313      	orrs	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800452c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	43db      	mvns	r3, r3
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4013      	ands	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	43db      	mvns	r3, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4013      	ands	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	3301      	adds	r3, #1
 800458c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	fa22 f303 	lsr.w	r3, r2, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	f47f ae63 	bne.w	8004264 <HAL_GPIO_Init+0x14>
  }
}
 800459e:	bf00      	nop
 80045a0:	bf00      	nop
 80045a2:	3724      	adds	r7, #36	@ 0x24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr
 80045ac:	58000400 	.word	0x58000400

080045b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	460b      	mov	r3, r1
 80045ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	691a      	ldr	r2, [r3, #16]
 80045c0:	887b      	ldrh	r3, [r7, #2]
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045c8:	2301      	movs	r3, #1
 80045ca:	73fb      	strb	r3, [r7, #15]
 80045cc:	e001      	b.n	80045d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045ce:	2300      	movs	r3, #0
 80045d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3714      	adds	r7, #20
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	807b      	strh	r3, [r7, #2]
 80045ec:	4613      	mov	r3, r2
 80045ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045f0:	787b      	ldrb	r3, [r7, #1]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045f6:	887a      	ldrh	r2, [r7, #2]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80045fc:	e003      	b.n	8004606 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80045fe:	887b      	ldrh	r3, [r7, #2]
 8004600:	041a      	lsls	r2, r3, #16
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	619a      	str	r2, [r3, #24]
}
 8004606:	bf00      	nop
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	460b      	mov	r3, r1
 800461c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004624:	887a      	ldrh	r2, [r7, #2]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	4013      	ands	r3, r2
 800462a:	041a      	lsls	r2, r3, #16
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	43d9      	mvns	r1, r3
 8004630:	887b      	ldrh	r3, [r7, #2]
 8004632:	400b      	ands	r3, r1
 8004634:	431a      	orrs	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	619a      	str	r2, [r3, #24]
}
 800463a:	bf00      	nop
 800463c:	3714      	adds	r7, #20
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
	...

08004648 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004650:	4b19      	ldr	r3, [pc, #100]	@ (80046b8 <HAL_PWREx_ConfigSupply+0x70>)
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b04      	cmp	r3, #4
 800465a:	d00a      	beq.n	8004672 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800465c:	4b16      	ldr	r3, [pc, #88]	@ (80046b8 <HAL_PWREx_ConfigSupply+0x70>)
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f003 0307 	and.w	r3, r3, #7
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	429a      	cmp	r2, r3
 8004668:	d001      	beq.n	800466e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e01f      	b.n	80046ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800466e:	2300      	movs	r3, #0
 8004670:	e01d      	b.n	80046ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004672:	4b11      	ldr	r3, [pc, #68]	@ (80046b8 <HAL_PWREx_ConfigSupply+0x70>)
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f023 0207 	bic.w	r2, r3, #7
 800467a:	490f      	ldr	r1, [pc, #60]	@ (80046b8 <HAL_PWREx_ConfigSupply+0x70>)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4313      	orrs	r3, r2
 8004680:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004682:	f7fe f85d 	bl	8002740 <HAL_GetTick>
 8004686:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004688:	e009      	b.n	800469e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800468a:	f7fe f859 	bl	8002740 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004698:	d901      	bls.n	800469e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e007      	b.n	80046ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800469e:	4b06      	ldr	r3, [pc, #24]	@ (80046b8 <HAL_PWREx_ConfigSupply+0x70>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046aa:	d1ee      	bne.n	800468a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	58024800 	.word	0x58024800

080046bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b08c      	sub	sp, #48	@ 0x30
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d102      	bne.n	80046d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	f000 bc48 	b.w	8004f60 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8088 	beq.w	80047ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046de:	4b99      	ldr	r3, [pc, #612]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80046e8:	4b96      	ldr	r3, [pc, #600]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80046ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80046ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d007      	beq.n	8004704 <HAL_RCC_OscConfig+0x48>
 80046f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f6:	2b18      	cmp	r3, #24
 80046f8:	d111      	bne.n	800471e <HAL_RCC_OscConfig+0x62>
 80046fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fc:	f003 0303 	and.w	r3, r3, #3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d10c      	bne.n	800471e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004704:	4b8f      	ldr	r3, [pc, #572]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d06d      	beq.n	80047ec <HAL_RCC_OscConfig+0x130>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d169      	bne.n	80047ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	f000 bc21 	b.w	8004f60 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004726:	d106      	bne.n	8004736 <HAL_RCC_OscConfig+0x7a>
 8004728:	4b86      	ldr	r3, [pc, #536]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a85      	ldr	r2, [pc, #532]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800472e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004732:	6013      	str	r3, [r2, #0]
 8004734:	e02e      	b.n	8004794 <HAL_RCC_OscConfig+0xd8>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10c      	bne.n	8004758 <HAL_RCC_OscConfig+0x9c>
 800473e:	4b81      	ldr	r3, [pc, #516]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a80      	ldr	r2, [pc, #512]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004748:	6013      	str	r3, [r2, #0]
 800474a:	4b7e      	ldr	r3, [pc, #504]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a7d      	ldr	r2, [pc, #500]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004750:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004754:	6013      	str	r3, [r2, #0]
 8004756:	e01d      	b.n	8004794 <HAL_RCC_OscConfig+0xd8>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004760:	d10c      	bne.n	800477c <HAL_RCC_OscConfig+0xc0>
 8004762:	4b78      	ldr	r3, [pc, #480]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a77      	ldr	r2, [pc, #476]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004768:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800476c:	6013      	str	r3, [r2, #0]
 800476e:	4b75      	ldr	r3, [pc, #468]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a74      	ldr	r2, [pc, #464]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	e00b      	b.n	8004794 <HAL_RCC_OscConfig+0xd8>
 800477c:	4b71      	ldr	r3, [pc, #452]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a70      	ldr	r2, [pc, #448]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004782:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004786:	6013      	str	r3, [r2, #0]
 8004788:	4b6e      	ldr	r3, [pc, #440]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a6d      	ldr	r2, [pc, #436]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800478e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004792:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d013      	beq.n	80047c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fd ffd0 	bl	8002740 <HAL_GetTick>
 80047a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a4:	f7fd ffcc 	bl	8002740 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	@ 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e3d4      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047b6:	4b63      	ldr	r3, [pc, #396]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0f0      	beq.n	80047a4 <HAL_RCC_OscConfig+0xe8>
 80047c2:	e014      	b.n	80047ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c4:	f7fd ffbc 	bl	8002740 <HAL_GetTick>
 80047c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047cc:	f7fd ffb8 	bl	8002740 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b64      	cmp	r3, #100	@ 0x64
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e3c0      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047de:	4b59      	ldr	r3, [pc, #356]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1f0      	bne.n	80047cc <HAL_RCC_OscConfig+0x110>
 80047ea:	e000      	b.n	80047ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 80ca 	beq.w	8004990 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047fc:	4b51      	ldr	r3, [pc, #324]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004804:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004806:	4b4f      	ldr	r3, [pc, #316]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d007      	beq.n	8004822 <HAL_RCC_OscConfig+0x166>
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	2b18      	cmp	r3, #24
 8004816:	d156      	bne.n	80048c6 <HAL_RCC_OscConfig+0x20a>
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d151      	bne.n	80048c6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004822:	4b48      	ldr	r3, [pc, #288]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0304 	and.w	r3, r3, #4
 800482a:	2b00      	cmp	r3, #0
 800482c:	d005      	beq.n	800483a <HAL_RCC_OscConfig+0x17e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e392      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800483a:	4b42      	ldr	r3, [pc, #264]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f023 0219 	bic.w	r2, r3, #25
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	493f      	ldr	r1, [pc, #252]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004848:	4313      	orrs	r3, r2
 800484a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484c:	f7fd ff78 	bl	8002740 <HAL_GetTick>
 8004850:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004854:	f7fd ff74 	bl	8002740 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e37c      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004866:	4b37      	ldr	r3, [pc, #220]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0304 	and.w	r3, r3, #4
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004872:	f7fd ff95 	bl	80027a0 <HAL_GetREVID>
 8004876:	4603      	mov	r3, r0
 8004878:	f241 0203 	movw	r2, #4099	@ 0x1003
 800487c:	4293      	cmp	r3, r2
 800487e:	d817      	bhi.n	80048b0 <HAL_RCC_OscConfig+0x1f4>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	2b40      	cmp	r3, #64	@ 0x40
 8004886:	d108      	bne.n	800489a <HAL_RCC_OscConfig+0x1de>
 8004888:	4b2e      	ldr	r3, [pc, #184]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004890:	4a2c      	ldr	r2, [pc, #176]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004896:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004898:	e07a      	b.n	8004990 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800489a:	4b2a      	ldr	r3, [pc, #168]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	031b      	lsls	r3, r3, #12
 80048a8:	4926      	ldr	r1, [pc, #152]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048ae:	e06f      	b.n	8004990 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b0:	4b24      	ldr	r3, [pc, #144]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	061b      	lsls	r3, r3, #24
 80048be:	4921      	ldr	r1, [pc, #132]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048c4:	e064      	b.n	8004990 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d047      	beq.n	800495e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80048ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 0219 	bic.w	r2, r3, #25
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	491a      	ldr	r1, [pc, #104]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e0:	f7fd ff2e 	bl	8002740 <HAL_GetTick>
 80048e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048e8:	f7fd ff2a 	bl	8002740 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e332      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048fa:	4b12      	ldr	r3, [pc, #72]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0304 	and.w	r3, r3, #4
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0f0      	beq.n	80048e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004906:	f7fd ff4b 	bl	80027a0 <HAL_GetREVID>
 800490a:	4603      	mov	r3, r0
 800490c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004910:	4293      	cmp	r3, r2
 8004912:	d819      	bhi.n	8004948 <HAL_RCC_OscConfig+0x28c>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	2b40      	cmp	r3, #64	@ 0x40
 800491a:	d108      	bne.n	800492e <HAL_RCC_OscConfig+0x272>
 800491c:	4b09      	ldr	r3, [pc, #36]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004924:	4a07      	ldr	r2, [pc, #28]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800492a:	6053      	str	r3, [r2, #4]
 800492c:	e030      	b.n	8004990 <HAL_RCC_OscConfig+0x2d4>
 800492e:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	031b      	lsls	r3, r3, #12
 800493c:	4901      	ldr	r1, [pc, #4]	@ (8004944 <HAL_RCC_OscConfig+0x288>)
 800493e:	4313      	orrs	r3, r2
 8004940:	604b      	str	r3, [r1, #4]
 8004942:	e025      	b.n	8004990 <HAL_RCC_OscConfig+0x2d4>
 8004944:	58024400 	.word	0x58024400
 8004948:	4b9a      	ldr	r3, [pc, #616]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	061b      	lsls	r3, r3, #24
 8004956:	4997      	ldr	r1, [pc, #604]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004958:	4313      	orrs	r3, r2
 800495a:	604b      	str	r3, [r1, #4]
 800495c:	e018      	b.n	8004990 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800495e:	4b95      	ldr	r3, [pc, #596]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a94      	ldr	r2, [pc, #592]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004964:	f023 0301 	bic.w	r3, r3, #1
 8004968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496a:	f7fd fee9 	bl	8002740 <HAL_GetTick>
 800496e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004972:	f7fd fee5 	bl	8002740 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e2ed      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004984:	4b8b      	ldr	r3, [pc, #556]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1f0      	bne.n	8004972 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 80a9 	beq.w	8004af0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800499e:	4b85      	ldr	r3, [pc, #532]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049a6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80049a8:	4b82      	ldr	r3, [pc, #520]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 80049aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d007      	beq.n	80049c4 <HAL_RCC_OscConfig+0x308>
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b18      	cmp	r3, #24
 80049b8:	d13a      	bne.n	8004a30 <HAL_RCC_OscConfig+0x374>
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f003 0303 	and.w	r3, r3, #3
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d135      	bne.n	8004a30 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80049c4:	4b7b      	ldr	r3, [pc, #492]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d005      	beq.n	80049dc <HAL_RCC_OscConfig+0x320>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	2b80      	cmp	r3, #128	@ 0x80
 80049d6:	d001      	beq.n	80049dc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e2c1      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80049dc:	f7fd fee0 	bl	80027a0 <HAL_GetREVID>
 80049e0:	4603      	mov	r3, r0
 80049e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d817      	bhi.n	8004a1a <HAL_RCC_OscConfig+0x35e>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d108      	bne.n	8004a04 <HAL_RCC_OscConfig+0x348>
 80049f2:	4b70      	ldr	r3, [pc, #448]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80049fa:	4a6e      	ldr	r2, [pc, #440]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 80049fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a00:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a02:	e075      	b.n	8004af0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a04:	4b6b      	ldr	r3, [pc, #428]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	069b      	lsls	r3, r3, #26
 8004a12:	4968      	ldr	r1, [pc, #416]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a18:	e06a      	b.n	8004af0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a1a:	4b66      	ldr	r3, [pc, #408]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	061b      	lsls	r3, r3, #24
 8004a28:	4962      	ldr	r1, [pc, #392]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004a2e:	e05f      	b.n	8004af0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	69db      	ldr	r3, [r3, #28]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d042      	beq.n	8004abe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004a38:	4b5e      	ldr	r3, [pc, #376]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a44:	f7fd fe7c 	bl	8002740 <HAL_GetTick>
 8004a48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004a4c:	f7fd fe78 	bl	8002740 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e280      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a5e:	4b55      	ldr	r3, [pc, #340]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0f0      	beq.n	8004a4c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a6a:	f7fd fe99 	bl	80027a0 <HAL_GetREVID>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d817      	bhi.n	8004aa8 <HAL_RCC_OscConfig+0x3ec>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d108      	bne.n	8004a92 <HAL_RCC_OscConfig+0x3d6>
 8004a80:	4b4c      	ldr	r3, [pc, #304]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004a88:	4a4a      	ldr	r2, [pc, #296]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a8e:	6053      	str	r3, [r2, #4]
 8004a90:	e02e      	b.n	8004af0 <HAL_RCC_OscConfig+0x434>
 8004a92:	4b48      	ldr	r3, [pc, #288]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	069b      	lsls	r3, r3, #26
 8004aa0:	4944      	ldr	r1, [pc, #272]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	604b      	str	r3, [r1, #4]
 8004aa6:	e023      	b.n	8004af0 <HAL_RCC_OscConfig+0x434>
 8004aa8:	4b42      	ldr	r3, [pc, #264]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	061b      	lsls	r3, r3, #24
 8004ab6:	493f      	ldr	r1, [pc, #252]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	60cb      	str	r3, [r1, #12]
 8004abc:	e018      	b.n	8004af0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004abe:	4b3d      	ldr	r3, [pc, #244]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a3c      	ldr	r2, [pc, #240]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004ac4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aca:	f7fd fe39 	bl	8002740 <HAL_GetTick>
 8004ace:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004ad2:	f7fd fe35 	bl	8002740 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e23d      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004ae4:	4b33      	ldr	r3, [pc, #204]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1f0      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0308 	and.w	r3, r3, #8
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d036      	beq.n	8004b6a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d019      	beq.n	8004b38 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b04:	4b2b      	ldr	r3, [pc, #172]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b08:	4a2a      	ldr	r2, [pc, #168]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b0a:	f043 0301 	orr.w	r3, r3, #1
 8004b0e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b10:	f7fd fe16 	bl	8002740 <HAL_GetTick>
 8004b14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b18:	f7fd fe12 	bl	8002740 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e21a      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b2a:	4b22      	ldr	r3, [pc, #136]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0f0      	beq.n	8004b18 <HAL_RCC_OscConfig+0x45c>
 8004b36:	e018      	b.n	8004b6a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b38:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b3e:	f023 0301 	bic.w	r3, r3, #1
 8004b42:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b44:	f7fd fdfc 	bl	8002740 <HAL_GetTick>
 8004b48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b4c:	f7fd fdf8 	bl	8002740 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e200      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b5e:	4b15      	ldr	r3, [pc, #84]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f0      	bne.n	8004b4c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0320 	and.w	r3, r3, #32
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d039      	beq.n	8004bea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d01c      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a0c      	ldr	r2, [pc, #48]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004b84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004b88:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004b8a:	f7fd fdd9 	bl	8002740 <HAL_GetTick>
 8004b8e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b90:	e008      	b.n	8004ba4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b92:	f7fd fdd5 	bl	8002740 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e1dd      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004ba4:	4b03      	ldr	r3, [pc, #12]	@ (8004bb4 <HAL_RCC_OscConfig+0x4f8>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d0f0      	beq.n	8004b92 <HAL_RCC_OscConfig+0x4d6>
 8004bb0:	e01b      	b.n	8004bea <HAL_RCC_OscConfig+0x52e>
 8004bb2:	bf00      	nop
 8004bb4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bb8:	4b9b      	ldr	r3, [pc, #620]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a9a      	ldr	r2, [pc, #616]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004bbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bc2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004bc4:	f7fd fdbc 	bl	8002740 <HAL_GetTick>
 8004bc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bcc:	f7fd fdb8 	bl	8002740 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e1c0      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004bde:	4b92      	ldr	r3, [pc, #584]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f0      	bne.n	8004bcc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0304 	and.w	r3, r3, #4
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f000 8081 	beq.w	8004cfa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004bf8:	4b8c      	ldr	r3, [pc, #560]	@ (8004e2c <HAL_RCC_OscConfig+0x770>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a8b      	ldr	r2, [pc, #556]	@ (8004e2c <HAL_RCC_OscConfig+0x770>)
 8004bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c04:	f7fd fd9c 	bl	8002740 <HAL_GetTick>
 8004c08:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c0c:	f7fd fd98 	bl	8002740 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b64      	cmp	r3, #100	@ 0x64
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e1a0      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c1e:	4b83      	ldr	r3, [pc, #524]	@ (8004e2c <HAL_RCC_OscConfig+0x770>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d0f0      	beq.n	8004c0c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d106      	bne.n	8004c40 <HAL_RCC_OscConfig+0x584>
 8004c32:	4b7d      	ldr	r3, [pc, #500]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c36:	4a7c      	ldr	r2, [pc, #496]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c3e:	e02d      	b.n	8004c9c <HAL_RCC_OscConfig+0x5e0>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10c      	bne.n	8004c62 <HAL_RCC_OscConfig+0x5a6>
 8004c48:	4b77      	ldr	r3, [pc, #476]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4c:	4a76      	ldr	r2, [pc, #472]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c4e:	f023 0301 	bic.w	r3, r3, #1
 8004c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c54:	4b74      	ldr	r3, [pc, #464]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c58:	4a73      	ldr	r2, [pc, #460]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c5a:	f023 0304 	bic.w	r3, r3, #4
 8004c5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c60:	e01c      	b.n	8004c9c <HAL_RCC_OscConfig+0x5e0>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	2b05      	cmp	r3, #5
 8004c68:	d10c      	bne.n	8004c84 <HAL_RCC_OscConfig+0x5c8>
 8004c6a:	4b6f      	ldr	r3, [pc, #444]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6e:	4a6e      	ldr	r2, [pc, #440]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c70:	f043 0304 	orr.w	r3, r3, #4
 8004c74:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c76:	4b6c      	ldr	r3, [pc, #432]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c7a:	4a6b      	ldr	r2, [pc, #428]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c7c:	f043 0301 	orr.w	r3, r3, #1
 8004c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c82:	e00b      	b.n	8004c9c <HAL_RCC_OscConfig+0x5e0>
 8004c84:	4b68      	ldr	r3, [pc, #416]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c88:	4a67      	ldr	r2, [pc, #412]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c8a:	f023 0301 	bic.w	r3, r3, #1
 8004c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c90:	4b65      	ldr	r3, [pc, #404]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c94:	4a64      	ldr	r2, [pc, #400]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004c96:	f023 0304 	bic.w	r3, r3, #4
 8004c9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d015      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca4:	f7fd fd4c 	bl	8002740 <HAL_GetTick>
 8004ca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004caa:	e00a      	b.n	8004cc2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cac:	f7fd fd48 	bl	8002740 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e14e      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cc2:	4b59      	ldr	r3, [pc, #356]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0ee      	beq.n	8004cac <HAL_RCC_OscConfig+0x5f0>
 8004cce:	e014      	b.n	8004cfa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd0:	f7fd fd36 	bl	8002740 <HAL_GetTick>
 8004cd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004cd6:	e00a      	b.n	8004cee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cd8:	f7fd fd32 	bl	8002740 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e138      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004cee:	4b4e      	ldr	r3, [pc, #312]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1ee      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 812d 	beq.w	8004f5e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004d04:	4b48      	ldr	r3, [pc, #288]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d0c:	2b18      	cmp	r3, #24
 8004d0e:	f000 80bd 	beq.w	8004e8c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	f040 809e 	bne.w	8004e58 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d1c:	4b42      	ldr	r3, [pc, #264]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a41      	ldr	r2, [pc, #260]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d28:	f7fd fd0a 	bl	8002740 <HAL_GetTick>
 8004d2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d2e:	e008      	b.n	8004d42 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d30:	f7fd fd06 	bl	8002740 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d901      	bls.n	8004d42 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e10e      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d42:	4b39      	ldr	r3, [pc, #228]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1f0      	bne.n	8004d30 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d4e:	4b36      	ldr	r3, [pc, #216]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d52:	4b37      	ldr	r3, [pc, #220]	@ (8004e30 <HAL_RCC_OscConfig+0x774>)
 8004d54:	4013      	ands	r3, r2
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d5e:	0112      	lsls	r2, r2, #4
 8004d60:	430a      	orrs	r2, r1
 8004d62:	4931      	ldr	r1, [pc, #196]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d76:	3b01      	subs	r3, #1
 8004d78:	025b      	lsls	r3, r3, #9
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d82:	3b01      	subs	r3, #1
 8004d84:	041b      	lsls	r3, r3, #16
 8004d86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d90:	3b01      	subs	r3, #1
 8004d92:	061b      	lsls	r3, r3, #24
 8004d94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d98:	4923      	ldr	r1, [pc, #140]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004d9e:	4b22      	ldr	r3, [pc, #136]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da2:	4a21      	ldr	r2, [pc, #132]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004da4:	f023 0301 	bic.w	r3, r3, #1
 8004da8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004daa:	4b1f      	ldr	r3, [pc, #124]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dae:	4b21      	ldr	r3, [pc, #132]	@ (8004e34 <HAL_RCC_OscConfig+0x778>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004db6:	00d2      	lsls	r2, r2, #3
 8004db8:	491b      	ldr	r1, [pc, #108]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc2:	f023 020c 	bic.w	r2, r3, #12
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dca:	4917      	ldr	r1, [pc, #92]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004dd0:	4b15      	ldr	r3, [pc, #84]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd4:	f023 0202 	bic.w	r2, r3, #2
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ddc:	4912      	ldr	r1, [pc, #72]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004de2:	4b11      	ldr	r3, [pc, #68]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de6:	4a10      	ldr	r2, [pc, #64]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dee:	4b0e      	ldr	r3, [pc, #56]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df2:	4a0d      	ldr	r2, [pc, #52]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004df8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004e00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004e06:	4b08      	ldr	r3, [pc, #32]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e0a:	4a07      	ldr	r2, [pc, #28]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e12:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a04      	ldr	r2, [pc, #16]	@ (8004e28 <HAL_RCC_OscConfig+0x76c>)
 8004e18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1e:	f7fd fc8f 	bl	8002740 <HAL_GetTick>
 8004e22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e24:	e011      	b.n	8004e4a <HAL_RCC_OscConfig+0x78e>
 8004e26:	bf00      	nop
 8004e28:	58024400 	.word	0x58024400
 8004e2c:	58024800 	.word	0x58024800
 8004e30:	fffffc0c 	.word	0xfffffc0c
 8004e34:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e38:	f7fd fc82 	bl	8002740 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e08a      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e4a:	4b47      	ldr	r3, [pc, #284]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0f0      	beq.n	8004e38 <HAL_RCC_OscConfig+0x77c>
 8004e56:	e082      	b.n	8004f5e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e58:	4b43      	ldr	r3, [pc, #268]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a42      	ldr	r2, [pc, #264]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004e5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e64:	f7fd fc6c 	bl	8002740 <HAL_GetTick>
 8004e68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e6c:	f7fd fc68 	bl	8002740 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e070      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f0      	bne.n	8004e6c <HAL_RCC_OscConfig+0x7b0>
 8004e8a:	e068      	b.n	8004f5e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004e8c:	4b36      	ldr	r3, [pc, #216]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e90:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004e92:	4b35      	ldr	r3, [pc, #212]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e96:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d031      	beq.n	8004f04 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	f003 0203 	and.w	r2, r3, #3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d12a      	bne.n	8004f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	091b      	lsrs	r3, r3, #4
 8004eb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d122      	bne.n	8004f04 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d11a      	bne.n	8004f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	0a5b      	lsrs	r3, r3, #9
 8004ed2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eda:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d111      	bne.n	8004f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	0c1b      	lsrs	r3, r3, #16
 8004ee4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d108      	bne.n	8004f04 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	0e1b      	lsrs	r3, r3, #24
 8004ef6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004efe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d001      	beq.n	8004f08 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e02b      	b.n	8004f60 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004f08:	4b17      	ldr	r3, [pc, #92]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0c:	08db      	lsrs	r3, r3, #3
 8004f0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f12:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d01f      	beq.n	8004f5e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004f1e:	4b12      	ldr	r3, [pc, #72]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f22:	4a11      	ldr	r2, [pc, #68]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f24:	f023 0301 	bic.w	r3, r3, #1
 8004f28:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f2a:	f7fd fc09 	bl	8002740 <HAL_GetTick>
 8004f2e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004f30:	bf00      	nop
 8004f32:	f7fd fc05 	bl	8002740 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d0f9      	beq.n	8004f32 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f42:	4b0a      	ldr	r3, [pc, #40]	@ (8004f6c <HAL_RCC_OscConfig+0x8b0>)
 8004f44:	4013      	ands	r3, r2
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f4a:	00d2      	lsls	r2, r2, #3
 8004f4c:	4906      	ldr	r1, [pc, #24]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004f52:	4b05      	ldr	r3, [pc, #20]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f56:	4a04      	ldr	r2, [pc, #16]	@ (8004f68 <HAL_RCC_OscConfig+0x8ac>)
 8004f58:	f043 0301 	orr.w	r3, r3, #1
 8004f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3730      	adds	r7, #48	@ 0x30
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	58024400 	.word	0x58024400
 8004f6c:	ffff0007 	.word	0xffff0007

08004f70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d101      	bne.n	8004f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e19c      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f84:	4b8a      	ldr	r3, [pc, #552]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 030f 	and.w	r3, r3, #15
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d910      	bls.n	8004fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f92:	4b87      	ldr	r3, [pc, #540]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f023 020f 	bic.w	r2, r3, #15
 8004f9a:	4985      	ldr	r1, [pc, #532]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fa2:	4b83      	ldr	r3, [pc, #524]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 030f 	and.w	r3, r3, #15
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d001      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e184      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d010      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	691a      	ldr	r2, [r3, #16]
 8004fc4:	4b7b      	ldr	r3, [pc, #492]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d908      	bls.n	8004fe2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004fd0:	4b78      	ldr	r3, [pc, #480]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	4975      	ldr	r1, [pc, #468]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d010      	beq.n	8005010 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	695a      	ldr	r2, [r3, #20]
 8004ff2:	4b70      	ldr	r3, [pc, #448]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d908      	bls.n	8005010 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	496a      	ldr	r1, [pc, #424]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800500c:	4313      	orrs	r3, r2
 800500e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0310 	and.w	r3, r3, #16
 8005018:	2b00      	cmp	r3, #0
 800501a:	d010      	beq.n	800503e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	699a      	ldr	r2, [r3, #24]
 8005020:	4b64      	ldr	r3, [pc, #400]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005022:	69db      	ldr	r3, [r3, #28]
 8005024:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005028:	429a      	cmp	r2, r3
 800502a:	d908      	bls.n	800503e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800502c:	4b61      	ldr	r3, [pc, #388]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800502e:	69db      	ldr	r3, [r3, #28]
 8005030:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	495e      	ldr	r1, [pc, #376]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800503a:	4313      	orrs	r3, r2
 800503c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0320 	and.w	r3, r3, #32
 8005046:	2b00      	cmp	r3, #0
 8005048:	d010      	beq.n	800506c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69da      	ldr	r2, [r3, #28]
 800504e:	4b59      	ldr	r3, [pc, #356]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005050:	6a1b      	ldr	r3, [r3, #32]
 8005052:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005056:	429a      	cmp	r2, r3
 8005058:	d908      	bls.n	800506c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800505a:	4b56      	ldr	r3, [pc, #344]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	4953      	ldr	r1, [pc, #332]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005068:	4313      	orrs	r3, r2
 800506a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d010      	beq.n	800509a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68da      	ldr	r2, [r3, #12]
 800507c:	4b4d      	ldr	r3, [pc, #308]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	f003 030f 	and.w	r3, r3, #15
 8005084:	429a      	cmp	r2, r3
 8005086:	d908      	bls.n	800509a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005088:	4b4a      	ldr	r3, [pc, #296]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	f023 020f 	bic.w	r2, r3, #15
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	4947      	ldr	r1, [pc, #284]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005096:	4313      	orrs	r3, r2
 8005098:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d055      	beq.n	8005152 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80050a6:	4b43      	ldr	r3, [pc, #268]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	4940      	ldr	r1, [pc, #256]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d107      	bne.n	80050d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80050c0:	4b3c      	ldr	r3, [pc, #240]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d121      	bne.n	8005110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e0f6      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	2b03      	cmp	r3, #3
 80050d6:	d107      	bne.n	80050e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80050d8:	4b36      	ldr	r3, [pc, #216]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d115      	bne.n	8005110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0ea      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d107      	bne.n	8005100 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80050f0:	4b30      	ldr	r3, [pc, #192]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d109      	bne.n	8005110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e0de      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005100:	4b2c      	ldr	r3, [pc, #176]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0304 	and.w	r3, r3, #4
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e0d6      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005110:	4b28      	ldr	r3, [pc, #160]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	f023 0207 	bic.w	r2, r3, #7
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	4925      	ldr	r1, [pc, #148]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800511e:	4313      	orrs	r3, r2
 8005120:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005122:	f7fd fb0d 	bl	8002740 <HAL_GetTick>
 8005126:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005128:	e00a      	b.n	8005140 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800512a:	f7fd fb09 	bl	8002740 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005138:	4293      	cmp	r3, r2
 800513a:	d901      	bls.n	8005140 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e0be      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005140:	4b1c      	ldr	r3, [pc, #112]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	429a      	cmp	r2, r3
 8005150:	d1eb      	bne.n	800512a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d010      	beq.n	8005180 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	4b14      	ldr	r3, [pc, #80]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	429a      	cmp	r2, r3
 800516c:	d208      	bcs.n	8005180 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800516e:	4b11      	ldr	r3, [pc, #68]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	f023 020f 	bic.w	r2, r3, #15
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	490e      	ldr	r1, [pc, #56]	@ (80051b4 <HAL_RCC_ClockConfig+0x244>)
 800517c:	4313      	orrs	r3, r2
 800517e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005180:	4b0b      	ldr	r3, [pc, #44]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 030f 	and.w	r3, r3, #15
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	429a      	cmp	r2, r3
 800518c:	d214      	bcs.n	80051b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800518e:	4b08      	ldr	r3, [pc, #32]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f023 020f 	bic.w	r2, r3, #15
 8005196:	4906      	ldr	r1, [pc, #24]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	4313      	orrs	r3, r2
 800519c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800519e:	4b04      	ldr	r3, [pc, #16]	@ (80051b0 <HAL_RCC_ClockConfig+0x240>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 030f 	and.w	r3, r3, #15
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d005      	beq.n	80051b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e086      	b.n	80052be <HAL_RCC_ClockConfig+0x34e>
 80051b0:	52002000 	.word	0x52002000
 80051b4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0304 	and.w	r3, r3, #4
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d010      	beq.n	80051e6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	4b3f      	ldr	r3, [pc, #252]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d208      	bcs.n	80051e6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80051d4:	4b3c      	ldr	r3, [pc, #240]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	4939      	ldr	r1, [pc, #228]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0308 	and.w	r3, r3, #8
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d010      	beq.n	8005214 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	695a      	ldr	r2, [r3, #20]
 80051f6:	4b34      	ldr	r3, [pc, #208]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051fe:	429a      	cmp	r2, r3
 8005200:	d208      	bcs.n	8005214 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005202:	4b31      	ldr	r3, [pc, #196]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	492e      	ldr	r1, [pc, #184]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005210:	4313      	orrs	r3, r2
 8005212:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0310 	and.w	r3, r3, #16
 800521c:	2b00      	cmp	r3, #0
 800521e:	d010      	beq.n	8005242 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	699a      	ldr	r2, [r3, #24]
 8005224:	4b28      	ldr	r3, [pc, #160]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005226:	69db      	ldr	r3, [r3, #28]
 8005228:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800522c:	429a      	cmp	r2, r3
 800522e:	d208      	bcs.n	8005242 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005230:	4b25      	ldr	r3, [pc, #148]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	4922      	ldr	r1, [pc, #136]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 800523e:	4313      	orrs	r3, r2
 8005240:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0320 	and.w	r3, r3, #32
 800524a:	2b00      	cmp	r3, #0
 800524c:	d010      	beq.n	8005270 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	69da      	ldr	r2, [r3, #28]
 8005252:	4b1d      	ldr	r3, [pc, #116]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800525a:	429a      	cmp	r2, r3
 800525c:	d208      	bcs.n	8005270 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800525e:	4b1a      	ldr	r3, [pc, #104]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	4917      	ldr	r1, [pc, #92]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 800526c:	4313      	orrs	r3, r2
 800526e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005270:	f000 f834 	bl	80052dc <HAL_RCC_GetSysClockFreq>
 8005274:	4602      	mov	r2, r0
 8005276:	4b14      	ldr	r3, [pc, #80]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	0a1b      	lsrs	r3, r3, #8
 800527c:	f003 030f 	and.w	r3, r3, #15
 8005280:	4912      	ldr	r1, [pc, #72]	@ (80052cc <HAL_RCC_ClockConfig+0x35c>)
 8005282:	5ccb      	ldrb	r3, [r1, r3]
 8005284:	f003 031f 	and.w	r3, r3, #31
 8005288:	fa22 f303 	lsr.w	r3, r2, r3
 800528c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800528e:	4b0e      	ldr	r3, [pc, #56]	@ (80052c8 <HAL_RCC_ClockConfig+0x358>)
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	f003 030f 	and.w	r3, r3, #15
 8005296:	4a0d      	ldr	r2, [pc, #52]	@ (80052cc <HAL_RCC_ClockConfig+0x35c>)
 8005298:	5cd3      	ldrb	r3, [r2, r3]
 800529a:	f003 031f 	and.w	r3, r3, #31
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	fa22 f303 	lsr.w	r3, r2, r3
 80052a4:	4a0a      	ldr	r2, [pc, #40]	@ (80052d0 <HAL_RCC_ClockConfig+0x360>)
 80052a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80052a8:	4a0a      	ldr	r2, [pc, #40]	@ (80052d4 <HAL_RCC_ClockConfig+0x364>)
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80052ae:	4b0a      	ldr	r3, [pc, #40]	@ (80052d8 <HAL_RCC_ClockConfig+0x368>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7fd f9fa 	bl	80026ac <HAL_InitTick>
 80052b8:	4603      	mov	r3, r0
 80052ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	58024400 	.word	0x58024400
 80052cc:	0800b25c 	.word	0x0800b25c
 80052d0:	24000020 	.word	0x24000020
 80052d4:	2400001c 	.word	0x2400001c
 80052d8:	24000024 	.word	0x24000024

080052dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	b089      	sub	sp, #36	@ 0x24
 80052e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052e2:	4bb3      	ldr	r3, [pc, #716]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052ea:	2b18      	cmp	r3, #24
 80052ec:	f200 8155 	bhi.w	800559a <HAL_RCC_GetSysClockFreq+0x2be>
 80052f0:	a201      	add	r2, pc, #4	@ (adr r2, 80052f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80052f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f6:	bf00      	nop
 80052f8:	0800535d 	.word	0x0800535d
 80052fc:	0800559b 	.word	0x0800559b
 8005300:	0800559b 	.word	0x0800559b
 8005304:	0800559b 	.word	0x0800559b
 8005308:	0800559b 	.word	0x0800559b
 800530c:	0800559b 	.word	0x0800559b
 8005310:	0800559b 	.word	0x0800559b
 8005314:	0800559b 	.word	0x0800559b
 8005318:	08005383 	.word	0x08005383
 800531c:	0800559b 	.word	0x0800559b
 8005320:	0800559b 	.word	0x0800559b
 8005324:	0800559b 	.word	0x0800559b
 8005328:	0800559b 	.word	0x0800559b
 800532c:	0800559b 	.word	0x0800559b
 8005330:	0800559b 	.word	0x0800559b
 8005334:	0800559b 	.word	0x0800559b
 8005338:	08005389 	.word	0x08005389
 800533c:	0800559b 	.word	0x0800559b
 8005340:	0800559b 	.word	0x0800559b
 8005344:	0800559b 	.word	0x0800559b
 8005348:	0800559b 	.word	0x0800559b
 800534c:	0800559b 	.word	0x0800559b
 8005350:	0800559b 	.word	0x0800559b
 8005354:	0800559b 	.word	0x0800559b
 8005358:	0800538f 	.word	0x0800538f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800535c:	4b94      	ldr	r3, [pc, #592]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0320 	and.w	r3, r3, #32
 8005364:	2b00      	cmp	r3, #0
 8005366:	d009      	beq.n	800537c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005368:	4b91      	ldr	r3, [pc, #580]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	08db      	lsrs	r3, r3, #3
 800536e:	f003 0303 	and.w	r3, r3, #3
 8005372:	4a90      	ldr	r2, [pc, #576]	@ (80055b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005374:	fa22 f303 	lsr.w	r3, r2, r3
 8005378:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800537a:	e111      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800537c:	4b8d      	ldr	r3, [pc, #564]	@ (80055b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800537e:	61bb      	str	r3, [r7, #24]
      break;
 8005380:	e10e      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005382:	4b8d      	ldr	r3, [pc, #564]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005384:	61bb      	str	r3, [r7, #24]
      break;
 8005386:	e10b      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005388:	4b8c      	ldr	r3, [pc, #560]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800538a:	61bb      	str	r3, [r7, #24]
      break;
 800538c:	e108      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800538e:	4b88      	ldr	r3, [pc, #544]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005392:	f003 0303 	and.w	r3, r3, #3
 8005396:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005398:	4b85      	ldr	r3, [pc, #532]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800539a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800539c:	091b      	lsrs	r3, r3, #4
 800539e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80053a4:	4b82      	ldr	r3, [pc, #520]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a8:	f003 0301 	and.w	r3, r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80053ae:	4b80      	ldr	r3, [pc, #512]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b2:	08db      	lsrs	r3, r3, #3
 80053b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	fb02 f303 	mul.w	r3, r2, r3
 80053be:	ee07 3a90 	vmov	s15, r3
 80053c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053c6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 80e1 	beq.w	8005594 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	f000 8083 	beq.w	80054e0 <HAL_RCC_GetSysClockFreq+0x204>
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b02      	cmp	r3, #2
 80053de:	f200 80a1 	bhi.w	8005524 <HAL_RCC_GetSysClockFreq+0x248>
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <HAL_RCC_GetSysClockFreq+0x114>
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d056      	beq.n	800549c <HAL_RCC_GetSysClockFreq+0x1c0>
 80053ee:	e099      	b.n	8005524 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053f0:	4b6f      	ldr	r3, [pc, #444]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d02d      	beq.n	8005458 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053fc:	4b6c      	ldr	r3, [pc, #432]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	08db      	lsrs	r3, r3, #3
 8005402:	f003 0303 	and.w	r3, r3, #3
 8005406:	4a6b      	ldr	r2, [pc, #428]	@ (80055b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005408:	fa22 f303 	lsr.w	r3, r2, r3
 800540c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	ee07 3a90 	vmov	s15, r3
 8005414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	ee07 3a90 	vmov	s15, r3
 800541e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005426:	4b62      	ldr	r3, [pc, #392]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005436:	ed97 6a02 	vldr	s12, [r7, #8]
 800543a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80055c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800543e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800544a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800544e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005452:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005456:	e087      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	ee07 3a90 	vmov	s15, r3
 800545e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005462:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80055c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800546a:	4b51      	ldr	r3, [pc, #324]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800546c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800547a:	ed97 6a02 	vldr	s12, [r7, #8]
 800547e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80055c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800548a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800548e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005496:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800549a:	e065      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	ee07 3a90 	vmov	s15, r3
 80054a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80055c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80054aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054ae:	4b40      	ldr	r3, [pc, #256]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b6:	ee07 3a90 	vmov	s15, r3
 80054ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054be:	ed97 6a02 	vldr	s12, [r7, #8]
 80054c2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80055c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80054c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80054de:	e043      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	ee07 3a90 	vmov	s15, r3
 80054e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80055cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80054ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054f2:	4b2f      	ldr	r3, [pc, #188]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005502:	ed97 6a02 	vldr	s12, [r7, #8]
 8005506:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80055c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800550a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800550e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800551a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800551e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005522:	e021      	b.n	8005568 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	ee07 3a90 	vmov	s15, r3
 800552a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800552e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80055c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005536:	4b1e      	ldr	r3, [pc, #120]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800553e:	ee07 3a90 	vmov	s15, r3
 8005542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005546:	ed97 6a02 	vldr	s12, [r7, #8]
 800554a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80055c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800554e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800555a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800555e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005562:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005566:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005568:	4b11      	ldr	r3, [pc, #68]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800556a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556c:	0a5b      	lsrs	r3, r3, #9
 800556e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005572:	3301      	adds	r3, #1
 8005574:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	ee07 3a90 	vmov	s15, r3
 800557c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005580:	edd7 6a07 	vldr	s13, [r7, #28]
 8005584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800558c:	ee17 3a90 	vmov	r3, s15
 8005590:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005592:	e005      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005594:	2300      	movs	r3, #0
 8005596:	61bb      	str	r3, [r7, #24]
      break;
 8005598:	e002      	b.n	80055a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800559a:	4b07      	ldr	r3, [pc, #28]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800559c:	61bb      	str	r3, [r7, #24]
      break;
 800559e:	bf00      	nop
  }

  return sysclockfreq;
 80055a0:	69bb      	ldr	r3, [r7, #24]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3724      	adds	r7, #36	@ 0x24
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	58024400 	.word	0x58024400
 80055b4:	03d09000 	.word	0x03d09000
 80055b8:	003d0900 	.word	0x003d0900
 80055bc:	017d7840 	.word	0x017d7840
 80055c0:	46000000 	.word	0x46000000
 80055c4:	4c742400 	.word	0x4c742400
 80055c8:	4a742400 	.word	0x4a742400
 80055cc:	4bbebc20 	.word	0x4bbebc20

080055d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80055d6:	f7ff fe81 	bl	80052dc <HAL_RCC_GetSysClockFreq>
 80055da:	4602      	mov	r2, r0
 80055dc:	4b10      	ldr	r3, [pc, #64]	@ (8005620 <HAL_RCC_GetHCLKFreq+0x50>)
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	0a1b      	lsrs	r3, r3, #8
 80055e2:	f003 030f 	and.w	r3, r3, #15
 80055e6:	490f      	ldr	r1, [pc, #60]	@ (8005624 <HAL_RCC_GetHCLKFreq+0x54>)
 80055e8:	5ccb      	ldrb	r3, [r1, r3]
 80055ea:	f003 031f 	and.w	r3, r3, #31
 80055ee:	fa22 f303 	lsr.w	r3, r2, r3
 80055f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80055f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005620 <HAL_RCC_GetHCLKFreq+0x50>)
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	f003 030f 	and.w	r3, r3, #15
 80055fc:	4a09      	ldr	r2, [pc, #36]	@ (8005624 <HAL_RCC_GetHCLKFreq+0x54>)
 80055fe:	5cd3      	ldrb	r3, [r2, r3]
 8005600:	f003 031f 	and.w	r3, r3, #31
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	fa22 f303 	lsr.w	r3, r2, r3
 800560a:	4a07      	ldr	r2, [pc, #28]	@ (8005628 <HAL_RCC_GetHCLKFreq+0x58>)
 800560c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800560e:	4a07      	ldr	r2, [pc, #28]	@ (800562c <HAL_RCC_GetHCLKFreq+0x5c>)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005614:	4b04      	ldr	r3, [pc, #16]	@ (8005628 <HAL_RCC_GetHCLKFreq+0x58>)
 8005616:	681b      	ldr	r3, [r3, #0]
}
 8005618:	4618      	mov	r0, r3
 800561a:	3708      	adds	r7, #8
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	58024400 	.word	0x58024400
 8005624:	0800b25c 	.word	0x0800b25c
 8005628:	24000020 	.word	0x24000020
 800562c:	2400001c 	.word	0x2400001c

08005630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005634:	f7ff ffcc 	bl	80055d0 <HAL_RCC_GetHCLKFreq>
 8005638:	4602      	mov	r2, r0
 800563a:	4b06      	ldr	r3, [pc, #24]	@ (8005654 <HAL_RCC_GetPCLK1Freq+0x24>)
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	091b      	lsrs	r3, r3, #4
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	4904      	ldr	r1, [pc, #16]	@ (8005658 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005646:	5ccb      	ldrb	r3, [r1, r3]
 8005648:	f003 031f 	and.w	r3, r3, #31
 800564c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005650:	4618      	mov	r0, r3
 8005652:	bd80      	pop	{r7, pc}
 8005654:	58024400 	.word	0x58024400
 8005658:	0800b25c 	.word	0x0800b25c

0800565c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005660:	f7ff ffb6 	bl	80055d0 <HAL_RCC_GetHCLKFreq>
 8005664:	4602      	mov	r2, r0
 8005666:	4b06      	ldr	r3, [pc, #24]	@ (8005680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005668:	69db      	ldr	r3, [r3, #28]
 800566a:	0a1b      	lsrs	r3, r3, #8
 800566c:	f003 0307 	and.w	r3, r3, #7
 8005670:	4904      	ldr	r1, [pc, #16]	@ (8005684 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005672:	5ccb      	ldrb	r3, [r1, r3]
 8005674:	f003 031f 	and.w	r3, r3, #31
 8005678:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800567c:	4618      	mov	r0, r3
 800567e:	bd80      	pop	{r7, pc}
 8005680:	58024400 	.word	0x58024400
 8005684:	0800b25c 	.word	0x0800b25c

08005688 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800568c:	b0ca      	sub	sp, #296	@ 0x128
 800568e:	af00      	add	r7, sp, #0
 8005690:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005694:	2300      	movs	r3, #0
 8005696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800569a:	2300      	movs	r3, #0
 800569c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80056a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80056ac:	2500      	movs	r5, #0
 80056ae:	ea54 0305 	orrs.w	r3, r4, r5
 80056b2:	d049      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80056b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056be:	d02f      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80056c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056c4:	d828      	bhi.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80056c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056ca:	d01a      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80056cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056d0:	d822      	bhi.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x56>
 80056d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056da:	d007      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80056dc:	e01c      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056de:	4bb8      	ldr	r3, [pc, #736]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e2:	4ab7      	ldr	r2, [pc, #732]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80056ea:	e01a      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80056ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f0:	3308      	adds	r3, #8
 80056f2:	2102      	movs	r1, #2
 80056f4:	4618      	mov	r0, r3
 80056f6:	f002 fb61 	bl	8007dbc <RCCEx_PLL2_Config>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005700:	e00f      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005706:	3328      	adds	r3, #40	@ 0x28
 8005708:	2102      	movs	r1, #2
 800570a:	4618      	mov	r0, r3
 800570c:	f002 fc08 	bl	8007f20 <RCCEx_PLL3_Config>
 8005710:	4603      	mov	r3, r0
 8005712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005716:	e004      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800571e:	e000      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10a      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800572a:	4ba5      	ldr	r3, [pc, #660]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800572c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800572e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005738:	4aa1      	ldr	r2, [pc, #644]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800573a:	430b      	orrs	r3, r1
 800573c:	6513      	str	r3, [r2, #80]	@ 0x50
 800573e:	e003      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005740:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005744:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005750:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005754:	f04f 0900 	mov.w	r9, #0
 8005758:	ea58 0309 	orrs.w	r3, r8, r9
 800575c:	d047      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800575e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005764:	2b04      	cmp	r3, #4
 8005766:	d82a      	bhi.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005768:	a201      	add	r2, pc, #4	@ (adr r2, 8005770 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800576a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576e:	bf00      	nop
 8005770:	08005785 	.word	0x08005785
 8005774:	08005793 	.word	0x08005793
 8005778:	080057a9 	.word	0x080057a9
 800577c:	080057c7 	.word	0x080057c7
 8005780:	080057c7 	.word	0x080057c7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005784:	4b8e      	ldr	r3, [pc, #568]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	4a8d      	ldr	r2, [pc, #564]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800578a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800578e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005790:	e01a      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005796:	3308      	adds	r3, #8
 8005798:	2100      	movs	r1, #0
 800579a:	4618      	mov	r0, r3
 800579c:	f002 fb0e 	bl	8007dbc <RCCEx_PLL2_Config>
 80057a0:	4603      	mov	r3, r0
 80057a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80057a6:	e00f      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80057a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ac:	3328      	adds	r3, #40	@ 0x28
 80057ae:	2100      	movs	r1, #0
 80057b0:	4618      	mov	r0, r3
 80057b2:	f002 fbb5 	bl	8007f20 <RCCEx_PLL3_Config>
 80057b6:	4603      	mov	r3, r0
 80057b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80057bc:	e004      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057c4:	e000      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80057c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d10a      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057d0:	4b7b      	ldr	r3, [pc, #492]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d4:	f023 0107 	bic.w	r1, r3, #7
 80057d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057de:	4a78      	ldr	r2, [pc, #480]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057e0:	430b      	orrs	r3, r1
 80057e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80057e4:	e003      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80057ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80057fa:	f04f 0b00 	mov.w	fp, #0
 80057fe:	ea5a 030b 	orrs.w	r3, sl, fp
 8005802:	d04c      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800580a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800580e:	d030      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005810:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005814:	d829      	bhi.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005816:	2bc0      	cmp	r3, #192	@ 0xc0
 8005818:	d02d      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800581a:	2bc0      	cmp	r3, #192	@ 0xc0
 800581c:	d825      	bhi.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800581e:	2b80      	cmp	r3, #128	@ 0x80
 8005820:	d018      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005822:	2b80      	cmp	r3, #128	@ 0x80
 8005824:	d821      	bhi.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800582a:	2b40      	cmp	r3, #64	@ 0x40
 800582c:	d007      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800582e:	e01c      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005830:	4b63      	ldr	r3, [pc, #396]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005834:	4a62      	ldr	r2, [pc, #392]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800583a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800583c:	e01c      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800583e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005842:	3308      	adds	r3, #8
 8005844:	2100      	movs	r1, #0
 8005846:	4618      	mov	r0, r3
 8005848:	f002 fab8 	bl	8007dbc <RCCEx_PLL2_Config>
 800584c:	4603      	mov	r3, r0
 800584e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005852:	e011      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005858:	3328      	adds	r3, #40	@ 0x28
 800585a:	2100      	movs	r1, #0
 800585c:	4618      	mov	r0, r3
 800585e:	f002 fb5f 	bl	8007f20 <RCCEx_PLL3_Config>
 8005862:	4603      	mov	r3, r0
 8005864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005868:	e006      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005870:	e002      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005872:	bf00      	nop
 8005874:	e000      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005876:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10a      	bne.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005880:	4b4f      	ldr	r3, [pc, #316]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005884:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800588e:	4a4c      	ldr	r2, [pc, #304]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005890:	430b      	orrs	r3, r1
 8005892:	6513      	str	r3, [r2, #80]	@ 0x50
 8005894:	e003      	b.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800589a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800589e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80058aa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80058ae:	2300      	movs	r3, #0
 80058b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80058b4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80058b8:	460b      	mov	r3, r1
 80058ba:	4313      	orrs	r3, r2
 80058bc:	d053      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80058be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80058c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058ca:	d035      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80058cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058d0:	d82e      	bhi.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058d6:	d031      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80058d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80058dc:	d828      	bhi.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058e2:	d01a      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80058e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058e8:	d822      	bhi.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80058ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058f2:	d007      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80058f4:	e01c      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f6:	4b32      	ldr	r3, [pc, #200]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fa:	4a31      	ldr	r2, [pc, #196]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005900:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005902:	e01c      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005908:	3308      	adds	r3, #8
 800590a:	2100      	movs	r1, #0
 800590c:	4618      	mov	r0, r3
 800590e:	f002 fa55 	bl	8007dbc <RCCEx_PLL2_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005918:	e011      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800591a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591e:	3328      	adds	r3, #40	@ 0x28
 8005920:	2100      	movs	r1, #0
 8005922:	4618      	mov	r0, r3
 8005924:	f002 fafc 	bl	8007f20 <RCCEx_PLL3_Config>
 8005928:	4603      	mov	r3, r0
 800592a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800592e:	e006      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005936:	e002      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005938:	bf00      	nop
 800593a:	e000      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800593c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800593e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10b      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005946:	4b1e      	ldr	r3, [pc, #120]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800594e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005952:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005956:	4a1a      	ldr	r2, [pc, #104]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005958:	430b      	orrs	r3, r1
 800595a:	6593      	str	r3, [r2, #88]	@ 0x58
 800595c:	e003      	b.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800595e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005962:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005972:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005976:	2300      	movs	r3, #0
 8005978:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800597c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005980:	460b      	mov	r3, r1
 8005982:	4313      	orrs	r3, r2
 8005984:	d056      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800598a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800598e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005992:	d038      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005994:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005998:	d831      	bhi.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 800599a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800599e:	d034      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80059a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059a4:	d82b      	bhi.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059aa:	d01d      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80059ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059b0:	d825      	bhi.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d006      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80059b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059ba:	d00a      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80059bc:	e01f      	b.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059be:	bf00      	nop
 80059c0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059c4:	4ba2      	ldr	r3, [pc, #648]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c8:	4aa1      	ldr	r2, [pc, #644]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059d0:	e01c      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d6:	3308      	adds	r3, #8
 80059d8:	2100      	movs	r1, #0
 80059da:	4618      	mov	r0, r3
 80059dc:	f002 f9ee 	bl	8007dbc <RCCEx_PLL2_Config>
 80059e0:	4603      	mov	r3, r0
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80059e6:	e011      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ec:	3328      	adds	r3, #40	@ 0x28
 80059ee:	2100      	movs	r1, #0
 80059f0:	4618      	mov	r0, r3
 80059f2:	f002 fa95 	bl	8007f20 <RCCEx_PLL3_Config>
 80059f6:	4603      	mov	r3, r0
 80059f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059fc:	e006      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a04:	e002      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005a06:	bf00      	nop
 8005a08:	e000      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005a14:	4b8e      	ldr	r3, [pc, #568]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a20:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005a24:	4a8a      	ldr	r2, [pc, #552]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a26:	430b      	orrs	r3, r1
 8005a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a2a:	e003      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005a40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a44:	2300      	movs	r3, #0
 8005a46:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005a4a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4313      	orrs	r3, r2
 8005a52:	d03a      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a5a:	2b30      	cmp	r3, #48	@ 0x30
 8005a5c:	d01f      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005a5e:	2b30      	cmp	r3, #48	@ 0x30
 8005a60:	d819      	bhi.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005a62:	2b20      	cmp	r3, #32
 8005a64:	d00c      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	d815      	bhi.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d019      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005a6e:	2b10      	cmp	r3, #16
 8005a70:	d111      	bne.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a72:	4b77      	ldr	r3, [pc, #476]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a76:	4a76      	ldr	r2, [pc, #472]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005a7e:	e011      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a84:	3308      	adds	r3, #8
 8005a86:	2102      	movs	r1, #2
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f002 f997 	bl	8007dbc <RCCEx_PLL2_Config>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005a94:	e006      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a9c:	e002      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005a9e:	bf00      	nop
 8005aa0:	e000      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005aa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10a      	bne.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005aac:	4b68      	ldr	r3, [pc, #416]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aba:	4a65      	ldr	r2, [pc, #404]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005abc:	430b      	orrs	r3, r1
 8005abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ac0:	e003      	b.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ac6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005ad6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005ada:	2300      	movs	r3, #0
 8005adc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005ae0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	d051      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005af4:	d035      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005af6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005afa:	d82e      	bhi.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005afc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b00:	d031      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005b02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b06:	d828      	bhi.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b0c:	d01a      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005b0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b12:	d822      	bhi.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d003      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b1c:	d007      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005b1e:	e01c      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b20:	4b4b      	ldr	r3, [pc, #300]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	4a4a      	ldr	r2, [pc, #296]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b2c:	e01c      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b32:	3308      	adds	r3, #8
 8005b34:	2100      	movs	r1, #0
 8005b36:	4618      	mov	r0, r3
 8005b38:	f002 f940 	bl	8007dbc <RCCEx_PLL2_Config>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b42:	e011      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b48:	3328      	adds	r3, #40	@ 0x28
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f002 f9e7 	bl	8007f20 <RCCEx_PLL3_Config>
 8005b52:	4603      	mov	r3, r0
 8005b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005b58:	e006      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b60:	e002      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005b62:	bf00      	nop
 8005b64:	e000      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005b66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10a      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005b70:	4b37      	ldr	r3, [pc, #220]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b74:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b7e:	4a34      	ldr	r2, [pc, #208]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b80:	430b      	orrs	r3, r1
 8005b82:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b84:	e003      	b.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b96:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005b9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005ba4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005ba8:	460b      	mov	r3, r1
 8005baa:	4313      	orrs	r3, r2
 8005bac:	d056      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bb8:	d033      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005bba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bbe:	d82c      	bhi.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bc0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bc4:	d02f      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005bc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bca:	d826      	bhi.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bcc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bd0:	d02b      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005bd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bd6:	d820      	bhi.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bdc:	d012      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005bde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005be2:	d81a      	bhi.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d022      	beq.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bec:	d115      	bne.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf2:	3308      	adds	r3, #8
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f002 f8e0 	bl	8007dbc <RCCEx_PLL2_Config>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c02:	e015      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c08:	3328      	adds	r3, #40	@ 0x28
 8005c0a:	2101      	movs	r1, #1
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f002 f987 	bl	8007f20 <RCCEx_PLL3_Config>
 8005c12:	4603      	mov	r3, r0
 8005c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005c18:	e00a      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c20:	e006      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c22:	bf00      	nop
 8005c24:	e004      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c26:	bf00      	nop
 8005c28:	e002      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c2a:	bf00      	nop
 8005c2c:	e000      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10d      	bne.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005c38:	4b05      	ldr	r3, [pc, #20]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c46:	4a02      	ldr	r2, [pc, #8]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c48:	430b      	orrs	r3, r1
 8005c4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c4c:	e006      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005c4e:	bf00      	nop
 8005c50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005c68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c72:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005c76:	460b      	mov	r3, r1
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	d055      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c88:	d033      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c8e:	d82c      	bhi.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c94:	d02f      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c9a:	d826      	bhi.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005c9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ca0:	d02b      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005ca2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ca6:	d820      	bhi.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cac:	d012      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005cae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cb2:	d81a      	bhi.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d022      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005cb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cbc:	d115      	bne.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	3308      	adds	r3, #8
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f002 f878 	bl	8007dbc <RCCEx_PLL2_Config>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005cd2:	e015      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd8:	3328      	adds	r3, #40	@ 0x28
 8005cda:	2101      	movs	r1, #1
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f002 f91f 	bl	8007f20 <RCCEx_PLL3_Config>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005ce8:	e00a      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cf0:	e006      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cf2:	bf00      	nop
 8005cf4:	e004      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cf6:	bf00      	nop
 8005cf8:	e002      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cfa:	bf00      	nop
 8005cfc:	e000      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005cfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d10b      	bne.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005d08:	4ba3      	ldr	r3, [pc, #652]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d14:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d18:	4a9f      	ldr	r2, [pc, #636]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d1a:	430b      	orrs	r3, r1
 8005d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d1e:	e003      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d30:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005d34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d38:	2300      	movs	r3, #0
 8005d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005d3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d42:	460b      	mov	r3, r1
 8005d44:	4313      	orrs	r3, r2
 8005d46:	d037      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d52:	d00e      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005d54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d58:	d816      	bhi.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d018      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d62:	d111      	bne.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d64:	4b8c      	ldr	r3, [pc, #560]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d68:	4a8b      	ldr	r2, [pc, #556]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005d70:	e00f      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d76:	3308      	adds	r3, #8
 8005d78:	2101      	movs	r1, #1
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f002 f81e 	bl	8007dbc <RCCEx_PLL2_Config>
 8005d80:	4603      	mov	r3, r0
 8005d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005d86:	e004      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d8e:	e000      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10a      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005d9a:	4b7f      	ldr	r3, [pc, #508]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d9e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da8:	4a7b      	ldr	r2, [pc, #492]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005daa:	430b      	orrs	r3, r1
 8005dac:	6513      	str	r3, [r2, #80]	@ 0x50
 8005dae:	e003      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005dc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005dce:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	d039      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ddc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dde:	2b03      	cmp	r3, #3
 8005de0:	d81c      	bhi.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005de2:	a201      	add	r2, pc, #4	@ (adr r2, 8005de8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005e25 	.word	0x08005e25
 8005dec:	08005df9 	.word	0x08005df9
 8005df0:	08005e07 	.word	0x08005e07
 8005df4:	08005e25 	.word	0x08005e25
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005df8:	4b67      	ldr	r3, [pc, #412]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	4a66      	ldr	r2, [pc, #408]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e04:	e00f      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0a:	3308      	adds	r3, #8
 8005e0c:	2102      	movs	r1, #2
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f001 ffd4 	bl	8007dbc <RCCEx_PLL2_Config>
 8005e14:	4603      	mov	r3, r0
 8005e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005e1a:	e004      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e22:	e000      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10a      	bne.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005e2e:	4b5a      	ldr	r3, [pc, #360]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e32:	f023 0103 	bic.w	r1, r3, #3
 8005e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e3c:	4a56      	ldr	r2, [pc, #344]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e3e:	430b      	orrs	r3, r1
 8005e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e42:	e003      	b.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e54:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005e58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005e66:	460b      	mov	r3, r1
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	f000 809f 	beq.w	8005fac <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e6e:	4b4b      	ldr	r3, [pc, #300]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a4a      	ldr	r2, [pc, #296]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e7a:	f7fc fc61 	bl	8002740 <HAL_GetTick>
 8005e7e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e82:	e00b      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e84:	f7fc fc5c 	bl	8002740 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b64      	cmp	r3, #100	@ 0x64
 8005e92:	d903      	bls.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e9a:	e005      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e9c:	4b3f      	ldr	r3, [pc, #252]	@ (8005f9c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d0ed      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d179      	bne.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005eb0:	4b39      	ldr	r3, [pc, #228]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eb2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ebc:	4053      	eors	r3, r2
 8005ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d015      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ec6:	4b34      	ldr	r3, [pc, #208]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ece:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ed2:	4b31      	ldr	r3, [pc, #196]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed6:	4a30      	ldr	r2, [pc, #192]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005edc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ede:	4b2e      	ldr	r3, [pc, #184]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee2:	4a2d      	ldr	r2, [pc, #180]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ee4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ee8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005eea:	4a2b      	ldr	r2, [pc, #172]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005eec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005ef0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005efe:	d118      	bne.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f00:	f7fc fc1e 	bl	8002740 <HAL_GetTick>
 8005f04:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f08:	e00d      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f0a:	f7fc fc19 	bl	8002740 <HAL_GetTick>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005f14:	1ad2      	subs	r2, r2, r3
 8005f16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d903      	bls.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005f24:	e005      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f26:	4b1c      	ldr	r3, [pc, #112]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f2a:	f003 0302 	and.w	r3, r3, #2
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0eb      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d129      	bne.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f4a:	d10e      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005f4c:	4b12      	ldr	r3, [pc, #72]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f5c:	091a      	lsrs	r2, r3, #4
 8005f5e:	4b10      	ldr	r3, [pc, #64]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	4a0d      	ldr	r2, [pc, #52]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f64:	430b      	orrs	r3, r1
 8005f66:	6113      	str	r3, [r2, #16]
 8005f68:	e005      	b.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f74:	6113      	str	r3, [r2, #16]
 8005f76:	4b08      	ldr	r3, [pc, #32]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f78:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f86:	4a04      	ldr	r2, [pc, #16]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f88:	430b      	orrs	r3, r1
 8005f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f8c:	e00e      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005f96:	e009      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005f98:	58024400 	.word	0x58024400
 8005f9c:	58024800 	.word	0x58024800
 8005fa0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	f002 0301 	and.w	r3, r2, #1
 8005fb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fc2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f000 8089 	beq.w	80060e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fd4:	2b28      	cmp	r3, #40	@ 0x28
 8005fd6:	d86b      	bhi.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fde:	bf00      	nop
 8005fe0:	080060b9 	.word	0x080060b9
 8005fe4:	080060b1 	.word	0x080060b1
 8005fe8:	080060b1 	.word	0x080060b1
 8005fec:	080060b1 	.word	0x080060b1
 8005ff0:	080060b1 	.word	0x080060b1
 8005ff4:	080060b1 	.word	0x080060b1
 8005ff8:	080060b1 	.word	0x080060b1
 8005ffc:	080060b1 	.word	0x080060b1
 8006000:	08006085 	.word	0x08006085
 8006004:	080060b1 	.word	0x080060b1
 8006008:	080060b1 	.word	0x080060b1
 800600c:	080060b1 	.word	0x080060b1
 8006010:	080060b1 	.word	0x080060b1
 8006014:	080060b1 	.word	0x080060b1
 8006018:	080060b1 	.word	0x080060b1
 800601c:	080060b1 	.word	0x080060b1
 8006020:	0800609b 	.word	0x0800609b
 8006024:	080060b1 	.word	0x080060b1
 8006028:	080060b1 	.word	0x080060b1
 800602c:	080060b1 	.word	0x080060b1
 8006030:	080060b1 	.word	0x080060b1
 8006034:	080060b1 	.word	0x080060b1
 8006038:	080060b1 	.word	0x080060b1
 800603c:	080060b1 	.word	0x080060b1
 8006040:	080060b9 	.word	0x080060b9
 8006044:	080060b1 	.word	0x080060b1
 8006048:	080060b1 	.word	0x080060b1
 800604c:	080060b1 	.word	0x080060b1
 8006050:	080060b1 	.word	0x080060b1
 8006054:	080060b1 	.word	0x080060b1
 8006058:	080060b1 	.word	0x080060b1
 800605c:	080060b1 	.word	0x080060b1
 8006060:	080060b9 	.word	0x080060b9
 8006064:	080060b1 	.word	0x080060b1
 8006068:	080060b1 	.word	0x080060b1
 800606c:	080060b1 	.word	0x080060b1
 8006070:	080060b1 	.word	0x080060b1
 8006074:	080060b1 	.word	0x080060b1
 8006078:	080060b1 	.word	0x080060b1
 800607c:	080060b1 	.word	0x080060b1
 8006080:	080060b9 	.word	0x080060b9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006088:	3308      	adds	r3, #8
 800608a:	2101      	movs	r1, #1
 800608c:	4618      	mov	r0, r3
 800608e:	f001 fe95 	bl	8007dbc <RCCEx_PLL2_Config>
 8006092:	4603      	mov	r3, r0
 8006094:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006098:	e00f      	b.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800609a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800609e:	3328      	adds	r3, #40	@ 0x28
 80060a0:	2101      	movs	r1, #1
 80060a2:	4618      	mov	r0, r3
 80060a4:	f001 ff3c 	bl	8007f20 <RCCEx_PLL3_Config>
 80060a8:	4603      	mov	r3, r0
 80060aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80060ae:	e004      	b.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060b6:	e000      	b.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80060b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10a      	bne.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80060c2:	4bbf      	ldr	r3, [pc, #764]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80060ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060d0:	4abb      	ldr	r2, [pc, #748]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060d2:	430b      	orrs	r3, r1
 80060d4:	6553      	str	r3, [r2, #84]	@ 0x54
 80060d6:	e003      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80060e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e8:	f002 0302 	and.w	r3, r2, #2
 80060ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060f0:	2300      	movs	r3, #0
 80060f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80060f6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80060fa:	460b      	mov	r3, r1
 80060fc:	4313      	orrs	r3, r2
 80060fe:	d041      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006104:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006106:	2b05      	cmp	r3, #5
 8006108:	d824      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800610a:	a201      	add	r2, pc, #4	@ (adr r2, 8006110 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800610c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006110:	0800615d 	.word	0x0800615d
 8006114:	08006129 	.word	0x08006129
 8006118:	0800613f 	.word	0x0800613f
 800611c:	0800615d 	.word	0x0800615d
 8006120:	0800615d 	.word	0x0800615d
 8006124:	0800615d 	.word	0x0800615d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612c:	3308      	adds	r3, #8
 800612e:	2101      	movs	r1, #1
 8006130:	4618      	mov	r0, r3
 8006132:	f001 fe43 	bl	8007dbc <RCCEx_PLL2_Config>
 8006136:	4603      	mov	r3, r0
 8006138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800613c:	e00f      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006142:	3328      	adds	r3, #40	@ 0x28
 8006144:	2101      	movs	r1, #1
 8006146:	4618      	mov	r0, r3
 8006148:	f001 feea 	bl	8007f20 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006152:	e004      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800615a:	e000      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800615c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800615e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006162:	2b00      	cmp	r3, #0
 8006164:	d10a      	bne.n	800617c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006166:	4b96      	ldr	r3, [pc, #600]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800616a:	f023 0107 	bic.w	r1, r3, #7
 800616e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006172:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006174:	4a92      	ldr	r2, [pc, #584]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006176:	430b      	orrs	r3, r1
 8006178:	6553      	str	r3, [r2, #84]	@ 0x54
 800617a:	e003      	b.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800617c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006180:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618c:	f002 0304 	and.w	r3, r2, #4
 8006190:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006194:	2300      	movs	r3, #0
 8006196:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800619a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800619e:	460b      	mov	r3, r1
 80061a0:	4313      	orrs	r3, r2
 80061a2:	d044      	beq.n	800622e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80061a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061ac:	2b05      	cmp	r3, #5
 80061ae:	d825      	bhi.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80061b0:	a201      	add	r2, pc, #4	@ (adr r2, 80061b8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80061b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b6:	bf00      	nop
 80061b8:	08006205 	.word	0x08006205
 80061bc:	080061d1 	.word	0x080061d1
 80061c0:	080061e7 	.word	0x080061e7
 80061c4:	08006205 	.word	0x08006205
 80061c8:	08006205 	.word	0x08006205
 80061cc:	08006205 	.word	0x08006205
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80061d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d4:	3308      	adds	r3, #8
 80061d6:	2101      	movs	r1, #1
 80061d8:	4618      	mov	r0, r3
 80061da:	f001 fdef 	bl	8007dbc <RCCEx_PLL2_Config>
 80061de:	4603      	mov	r3, r0
 80061e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80061e4:	e00f      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ea:	3328      	adds	r3, #40	@ 0x28
 80061ec:	2101      	movs	r1, #1
 80061ee:	4618      	mov	r0, r3
 80061f0:	f001 fe96 	bl	8007f20 <RCCEx_PLL3_Config>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80061fa:	e004      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006202:	e000      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10b      	bne.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800620e:	4b6c      	ldr	r3, [pc, #432]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006212:	f023 0107 	bic.w	r1, r3, #7
 8006216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800621a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800621e:	4a68      	ldr	r2, [pc, #416]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006220:	430b      	orrs	r3, r1
 8006222:	6593      	str	r3, [r2, #88]	@ 0x58
 8006224:	e003      	b.n	800622e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800622a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800622e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006236:	f002 0320 	and.w	r3, r2, #32
 800623a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800623e:	2300      	movs	r3, #0
 8006240:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006248:	460b      	mov	r3, r1
 800624a:	4313      	orrs	r3, r2
 800624c:	d055      	beq.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800624e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800625a:	d033      	beq.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800625c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006260:	d82c      	bhi.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006266:	d02f      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800626c:	d826      	bhi.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800626e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006272:	d02b      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006274:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006278:	d820      	bhi.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800627a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800627e:	d012      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006284:	d81a      	bhi.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d022      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800628a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800628e:	d115      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006294:	3308      	adds	r3, #8
 8006296:	2100      	movs	r1, #0
 8006298:	4618      	mov	r0, r3
 800629a:	f001 fd8f 	bl	8007dbc <RCCEx_PLL2_Config>
 800629e:	4603      	mov	r3, r0
 80062a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062a4:	e015      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062aa:	3328      	adds	r3, #40	@ 0x28
 80062ac:	2102      	movs	r1, #2
 80062ae:	4618      	mov	r0, r3
 80062b0:	f001 fe36 	bl	8007f20 <RCCEx_PLL3_Config>
 80062b4:	4603      	mov	r3, r0
 80062b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80062ba:	e00a      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062c2:	e006      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062c4:	bf00      	nop
 80062c6:	e004      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062c8:	bf00      	nop
 80062ca:	e002      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062cc:	bf00      	nop
 80062ce:	e000      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80062d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10b      	bne.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062da:	4b39      	ldr	r3, [pc, #228]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062de:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80062e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ea:	4a35      	ldr	r2, [pc, #212]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062ec:	430b      	orrs	r3, r1
 80062ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80062f0:	e003      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80062fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006302:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006306:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800630a:	2300      	movs	r3, #0
 800630c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006310:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006314:	460b      	mov	r3, r1
 8006316:	4313      	orrs	r3, r2
 8006318:	d058      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800631a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006322:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006326:	d033      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006328:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800632c:	d82c      	bhi.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800632e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006332:	d02f      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006334:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006338:	d826      	bhi.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800633a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800633e:	d02b      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006340:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006344:	d820      	bhi.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006346:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800634a:	d012      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800634c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006350:	d81a      	bhi.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d022      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800635a:	d115      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800635c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006360:	3308      	adds	r3, #8
 8006362:	2100      	movs	r1, #0
 8006364:	4618      	mov	r0, r3
 8006366:	f001 fd29 	bl	8007dbc <RCCEx_PLL2_Config>
 800636a:	4603      	mov	r3, r0
 800636c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006370:	e015      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006376:	3328      	adds	r3, #40	@ 0x28
 8006378:	2102      	movs	r1, #2
 800637a:	4618      	mov	r0, r3
 800637c:	f001 fdd0 	bl	8007f20 <RCCEx_PLL3_Config>
 8006380:	4603      	mov	r3, r0
 8006382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006386:	e00a      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800638e:	e006      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006390:	bf00      	nop
 8006392:	e004      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006394:	bf00      	nop
 8006396:	e002      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006398:	bf00      	nop
 800639a:	e000      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800639c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800639e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d10e      	bne.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063a6:	4b06      	ldr	r3, [pc, #24]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063aa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80063ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063b6:	4a02      	ldr	r2, [pc, #8]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063b8:	430b      	orrs	r3, r1
 80063ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80063bc:	e006      	b.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80063be:	bf00      	nop
 80063c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80063cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80063d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063dc:	2300      	movs	r3, #0
 80063de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063e2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80063e6:	460b      	mov	r3, r1
 80063e8:	4313      	orrs	r3, r2
 80063ea:	d055      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80063ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80063f4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80063f8:	d033      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80063fa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80063fe:	d82c      	bhi.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006404:	d02f      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006406:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800640a:	d826      	bhi.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800640c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006410:	d02b      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006412:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006416:	d820      	bhi.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006418:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800641c:	d012      	beq.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800641e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006422:	d81a      	bhi.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006424:	2b00      	cmp	r3, #0
 8006426:	d022      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006428:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800642c:	d115      	bne.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006432:	3308      	adds	r3, #8
 8006434:	2100      	movs	r1, #0
 8006436:	4618      	mov	r0, r3
 8006438:	f001 fcc0 	bl	8007dbc <RCCEx_PLL2_Config>
 800643c:	4603      	mov	r3, r0
 800643e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006442:	e015      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006448:	3328      	adds	r3, #40	@ 0x28
 800644a:	2102      	movs	r1, #2
 800644c:	4618      	mov	r0, r3
 800644e:	f001 fd67 	bl	8007f20 <RCCEx_PLL3_Config>
 8006452:	4603      	mov	r3, r0
 8006454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006458:	e00a      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006460:	e006      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006462:	bf00      	nop
 8006464:	e004      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006466:	bf00      	nop
 8006468:	e002      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800646a:	bf00      	nop
 800646c:	e000      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800646e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10b      	bne.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006478:	4ba1      	ldr	r3, [pc, #644]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800647a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006484:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006488:	4a9d      	ldr	r2, [pc, #628]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800648a:	430b      	orrs	r3, r1
 800648c:	6593      	str	r3, [r2, #88]	@ 0x58
 800648e:	e003      	b.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a0:	f002 0308 	and.w	r3, r2, #8
 80064a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80064a8:	2300      	movs	r3, #0
 80064aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80064ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80064b2:	460b      	mov	r3, r1
 80064b4:	4313      	orrs	r3, r2
 80064b6:	d01e      	beq.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80064b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064c4:	d10c      	bne.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80064c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ca:	3328      	adds	r3, #40	@ 0x28
 80064cc:	2102      	movs	r1, #2
 80064ce:	4618      	mov	r0, r3
 80064d0:	f001 fd26 	bl	8007f20 <RCCEx_PLL3_Config>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80064e0:	4b87      	ldr	r3, [pc, #540]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80064e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064f0:	4a83      	ldr	r2, [pc, #524]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064f2:	430b      	orrs	r3, r1
 80064f4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fe:	f002 0310 	and.w	r3, r2, #16
 8006502:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006506:	2300      	movs	r3, #0
 8006508:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800650c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006510:	460b      	mov	r3, r1
 8006512:	4313      	orrs	r3, r2
 8006514:	d01e      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800651a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800651e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006522:	d10c      	bne.n	800653e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006528:	3328      	adds	r3, #40	@ 0x28
 800652a:	2102      	movs	r1, #2
 800652c:	4618      	mov	r0, r3
 800652e:	f001 fcf7 	bl	8007f20 <RCCEx_PLL3_Config>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d002      	beq.n	800653e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800653e:	4b70      	ldr	r3, [pc, #448]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006542:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800654a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800654e:	4a6c      	ldr	r2, [pc, #432]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006550:	430b      	orrs	r3, r1
 8006552:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006560:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006564:	2300      	movs	r3, #0
 8006566:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800656a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800656e:	460b      	mov	r3, r1
 8006570:	4313      	orrs	r3, r2
 8006572:	d03e      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006578:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800657c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006580:	d022      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006586:	d81b      	bhi.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800658c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006590:	d00b      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006592:	e015      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006598:	3308      	adds	r3, #8
 800659a:	2100      	movs	r1, #0
 800659c:	4618      	mov	r0, r3
 800659e:	f001 fc0d 	bl	8007dbc <RCCEx_PLL2_Config>
 80065a2:	4603      	mov	r3, r0
 80065a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065a8:	e00f      	b.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ae:	3328      	adds	r3, #40	@ 0x28
 80065b0:	2102      	movs	r1, #2
 80065b2:	4618      	mov	r0, r3
 80065b4:	f001 fcb4 	bl	8007f20 <RCCEx_PLL3_Config>
 80065b8:	4603      	mov	r3, r0
 80065ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80065be:	e004      	b.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065c6:	e000      	b.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80065c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10b      	bne.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80065da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065e2:	4a47      	ldr	r2, [pc, #284]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80065e4:	430b      	orrs	r3, r1
 80065e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80065e8:	e003      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80065f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80065fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006600:	2300      	movs	r3, #0
 8006602:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006604:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006608:	460b      	mov	r3, r1
 800660a:	4313      	orrs	r3, r2
 800660c:	d03b      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800660e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006616:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800661a:	d01f      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800661c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006620:	d818      	bhi.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006626:	d003      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006628:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800662c:	d007      	beq.n	800663e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800662e:	e011      	b.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006630:	4b33      	ldr	r3, [pc, #204]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006634:	4a32      	ldr	r2, [pc, #200]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800663a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800663c:	e00f      	b.n	800665e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800663e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006642:	3328      	adds	r3, #40	@ 0x28
 8006644:	2101      	movs	r1, #1
 8006646:	4618      	mov	r0, r3
 8006648:	f001 fc6a 	bl	8007f20 <RCCEx_PLL3_Config>
 800664c:	4603      	mov	r3, r0
 800664e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006652:	e004      	b.n	800665e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800665a:	e000      	b.n	800665e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800665c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800665e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10b      	bne.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006666:	4b26      	ldr	r3, [pc, #152]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800666a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800666e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006676:	4a22      	ldr	r2, [pc, #136]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006678:	430b      	orrs	r3, r1
 800667a:	6553      	str	r3, [r2, #84]	@ 0x54
 800667c:	e003      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800667e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006692:	673b      	str	r3, [r7, #112]	@ 0x70
 8006694:	2300      	movs	r3, #0
 8006696:	677b      	str	r3, [r7, #116]	@ 0x74
 8006698:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800669c:	460b      	mov	r3, r1
 800669e:	4313      	orrs	r3, r2
 80066a0:	d034      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80066a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d003      	beq.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80066ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b0:	d007      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80066b2:	e011      	b.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066b4:	4b12      	ldr	r3, [pc, #72]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b8:	4a11      	ldr	r2, [pc, #68]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80066c0:	e00e      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c6:	3308      	adds	r3, #8
 80066c8:	2102      	movs	r1, #2
 80066ca:	4618      	mov	r0, r3
 80066cc:	f001 fb76 	bl	8007dbc <RCCEx_PLL2_Config>
 80066d0:	4603      	mov	r3, r0
 80066d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80066d6:	e003      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d10d      	bne.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80066e8:	4b05      	ldr	r3, [pc, #20]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066f6:	4a02      	ldr	r2, [pc, #8]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066f8:	430b      	orrs	r3, r1
 80066fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066fc:	e006      	b.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80066fe:	bf00      	nop
 8006700:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006704:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006708:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800670c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006714:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006718:	66bb      	str	r3, [r7, #104]	@ 0x68
 800671a:	2300      	movs	r3, #0
 800671c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800671e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006722:	460b      	mov	r3, r1
 8006724:	4313      	orrs	r3, r2
 8006726:	d00c      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800672c:	3328      	adds	r3, #40	@ 0x28
 800672e:	2102      	movs	r1, #2
 8006730:	4618      	mov	r0, r3
 8006732:	f001 fbf5 	bl	8007f20 <RCCEx_PLL3_Config>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d002      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800674e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006750:	2300      	movs	r3, #0
 8006752:	667b      	str	r3, [r7, #100]	@ 0x64
 8006754:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006758:	460b      	mov	r3, r1
 800675a:	4313      	orrs	r3, r2
 800675c:	d038      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800675e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006766:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800676a:	d018      	beq.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800676c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006770:	d811      	bhi.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006776:	d014      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800677c:	d80b      	bhi.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800677e:	2b00      	cmp	r3, #0
 8006780:	d011      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006786:	d106      	bne.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006788:	4bc3      	ldr	r3, [pc, #780]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800678a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678c:	4ac2      	ldr	r2, [pc, #776]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800678e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006794:	e008      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800679c:	e004      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800679e:	bf00      	nop
 80067a0:	e002      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80067a2:	bf00      	nop
 80067a4:	e000      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80067a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10b      	bne.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067b0:	4bb9      	ldr	r3, [pc, #740]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067b4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80067b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067c0:	4ab5      	ldr	r2, [pc, #724]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067c2:	430b      	orrs	r3, r1
 80067c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80067c6:	e003      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80067d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80067dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067de:	2300      	movs	r3, #0
 80067e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067e2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80067e6:	460b      	mov	r3, r1
 80067e8:	4313      	orrs	r3, r2
 80067ea:	d009      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80067ec:	4baa      	ldr	r3, [pc, #680]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80067f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067fa:	4aa7      	ldr	r2, [pc, #668]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80067fc:	430b      	orrs	r3, r1
 80067fe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006808:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800680c:	653b      	str	r3, [r7, #80]	@ 0x50
 800680e:	2300      	movs	r3, #0
 8006810:	657b      	str	r3, [r7, #84]	@ 0x54
 8006812:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006816:	460b      	mov	r3, r1
 8006818:	4313      	orrs	r3, r2
 800681a:	d00a      	beq.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800681c:	4b9e      	ldr	r3, [pc, #632]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006828:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800682c:	4a9a      	ldr	r2, [pc, #616]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800682e:	430b      	orrs	r3, r1
 8006830:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800683e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006840:	2300      	movs	r3, #0
 8006842:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006844:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006848:	460b      	mov	r3, r1
 800684a:	4313      	orrs	r3, r2
 800684c:	d009      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800684e:	4b92      	ldr	r3, [pc, #584]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006852:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800685c:	4a8e      	ldr	r2, [pc, #568]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800685e:	430b      	orrs	r3, r1
 8006860:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800686e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006870:	2300      	movs	r3, #0
 8006872:	647b      	str	r3, [r7, #68]	@ 0x44
 8006874:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006878:	460b      	mov	r3, r1
 800687a:	4313      	orrs	r3, r2
 800687c:	d00e      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800687e:	4b86      	ldr	r3, [pc, #536]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	4a85      	ldr	r2, [pc, #532]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006884:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006888:	6113      	str	r3, [r2, #16]
 800688a:	4b83      	ldr	r3, [pc, #524]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800688c:	6919      	ldr	r1, [r3, #16]
 800688e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006892:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006896:	4a80      	ldr	r2, [pc, #512]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006898:	430b      	orrs	r3, r1
 800689a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800689c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80068a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068aa:	2300      	movs	r3, #0
 80068ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068ae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80068b2:	460b      	mov	r3, r1
 80068b4:	4313      	orrs	r3, r2
 80068b6:	d009      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80068b8:	4b77      	ldr	r3, [pc, #476]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068bc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80068c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068c6:	4a74      	ldr	r2, [pc, #464]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068c8:	430b      	orrs	r3, r1
 80068ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80068cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80068d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80068da:	2300      	movs	r3, #0
 80068dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80068de:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80068e2:	460b      	mov	r3, r1
 80068e4:	4313      	orrs	r3, r2
 80068e6:	d00a      	beq.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80068e8:	4b6b      	ldr	r3, [pc, #428]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ec:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80068f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068f8:	4a67      	ldr	r2, [pc, #412]	@ (8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80068fa:	430b      	orrs	r3, r1
 80068fc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80068fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006906:	2100      	movs	r1, #0
 8006908:	62b9      	str	r1, [r7, #40]	@ 0x28
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006910:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006914:	460b      	mov	r3, r1
 8006916:	4313      	orrs	r3, r2
 8006918:	d011      	beq.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800691a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800691e:	3308      	adds	r3, #8
 8006920:	2100      	movs	r1, #0
 8006922:	4618      	mov	r0, r3
 8006924:	f001 fa4a 	bl	8007dbc <RCCEx_PLL2_Config>
 8006928:	4603      	mov	r3, r0
 800692a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800692e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800693a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800693e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006946:	2100      	movs	r1, #0
 8006948:	6239      	str	r1, [r7, #32]
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006950:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006954:	460b      	mov	r3, r1
 8006956:	4313      	orrs	r3, r2
 8006958:	d011      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800695a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695e:	3308      	adds	r3, #8
 8006960:	2101      	movs	r1, #1
 8006962:	4618      	mov	r0, r3
 8006964:	f001 fa2a 	bl	8007dbc <RCCEx_PLL2_Config>
 8006968:	4603      	mov	r3, r0
 800696a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800696e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800697a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800697e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006986:	2100      	movs	r1, #0
 8006988:	61b9      	str	r1, [r7, #24]
 800698a:	f003 0304 	and.w	r3, r3, #4
 800698e:	61fb      	str	r3, [r7, #28]
 8006990:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006994:	460b      	mov	r3, r1
 8006996:	4313      	orrs	r3, r2
 8006998:	d011      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800699a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800699e:	3308      	adds	r3, #8
 80069a0:	2102      	movs	r1, #2
 80069a2:	4618      	mov	r0, r3
 80069a4:	f001 fa0a 	bl	8007dbc <RCCEx_PLL2_Config>
 80069a8:	4603      	mov	r3, r0
 80069aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80069ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80069be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c6:	2100      	movs	r1, #0
 80069c8:	6139      	str	r1, [r7, #16]
 80069ca:	f003 0308 	and.w	r3, r3, #8
 80069ce:	617b      	str	r3, [r7, #20]
 80069d0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80069d4:	460b      	mov	r3, r1
 80069d6:	4313      	orrs	r3, r2
 80069d8:	d011      	beq.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069de:	3328      	adds	r3, #40	@ 0x28
 80069e0:	2100      	movs	r1, #0
 80069e2:	4618      	mov	r0, r3
 80069e4:	f001 fa9c 	bl	8007f20 <RCCEx_PLL3_Config>
 80069e8:	4603      	mov	r3, r0
 80069ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80069ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d003      	beq.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80069fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a06:	2100      	movs	r1, #0
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	f003 0310 	and.w	r3, r3, #16
 8006a0e:	60fb      	str	r3, [r7, #12]
 8006a10:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006a14:	460b      	mov	r3, r1
 8006a16:	4313      	orrs	r3, r2
 8006a18:	d011      	beq.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a1e:	3328      	adds	r3, #40	@ 0x28
 8006a20:	2101      	movs	r1, #1
 8006a22:	4618      	mov	r0, r3
 8006a24:	f001 fa7c 	bl	8007f20 <RCCEx_PLL3_Config>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d003      	beq.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a46:	2100      	movs	r1, #0
 8006a48:	6039      	str	r1, [r7, #0]
 8006a4a:	f003 0320 	and.w	r3, r3, #32
 8006a4e:	607b      	str	r3, [r7, #4]
 8006a50:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006a54:	460b      	mov	r3, r1
 8006a56:	4313      	orrs	r3, r2
 8006a58:	d011      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5e:	3328      	adds	r3, #40	@ 0x28
 8006a60:	2102      	movs	r1, #2
 8006a62:	4618      	mov	r0, r3
 8006a64:	f001 fa5c 	bl	8007f20 <RCCEx_PLL3_Config>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d003      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006a7e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006a86:	2300      	movs	r3, #0
 8006a88:	e000      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006a92:	46bd      	mov	sp, r7
 8006a94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a98:	58024400 	.word	0x58024400

08006a9c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b090      	sub	sp, #64	@ 0x40
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006aa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006aaa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006aae:	430b      	orrs	r3, r1
 8006ab0:	f040 8094 	bne.w	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006ab4:	4b9e      	ldr	r3, [pc, #632]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ab8:	f003 0307 	and.w	r3, r3, #7
 8006abc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	f200 8087 	bhi.w	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8006acc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006acc:	08006ae1 	.word	0x08006ae1
 8006ad0:	08006b09 	.word	0x08006b09
 8006ad4:	08006b31 	.word	0x08006b31
 8006ad8:	08006bcd 	.word	0x08006bcd
 8006adc:	08006b59 	.word	0x08006b59
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ae0:	4b93      	ldr	r3, [pc, #588]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006aec:	d108      	bne.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006af2:	4618      	mov	r0, r3
 8006af4:	f001 f810 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006afc:	f000 bd45 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b00:	2300      	movs	r3, #0
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b04:	f000 bd41 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b08:	4b89      	ldr	r3, [pc, #548]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b14:	d108      	bne.n	8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b16:	f107 0318 	add.w	r3, r7, #24
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f000 fd54 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b24:	f000 bd31 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b2c:	f000 bd2d 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b30:	4b7f      	ldr	r3, [pc, #508]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b3c:	d108      	bne.n	8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b3e:	f107 030c 	add.w	r3, r7, #12
 8006b42:	4618      	mov	r0, r3
 8006b44:	f000 fe94 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b4c:	f000 bd1d 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b50:	2300      	movs	r3, #0
 8006b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b54:	f000 bd19 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b58:	4b75      	ldr	r3, [pc, #468]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b60:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b62:	4b73      	ldr	r3, [pc, #460]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0304 	and.w	r3, r3, #4
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	d10c      	bne.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d109      	bne.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b74:	4b6e      	ldr	r3, [pc, #440]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	08db      	lsrs	r3, r3, #3
 8006b7a:	f003 0303 	and.w	r3, r3, #3
 8006b7e:	4a6d      	ldr	r2, [pc, #436]	@ (8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006b80:	fa22 f303 	lsr.w	r3, r2, r3
 8006b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b86:	e01f      	b.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b88:	4b69      	ldr	r3, [pc, #420]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b94:	d106      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b9c:	d102      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006b9e:	4b66      	ldr	r3, [pc, #408]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ba2:	e011      	b.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ba4:	4b62      	ldr	r3, [pc, #392]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bb0:	d106      	bne.n	8006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bb8:	d102      	bne.n	8006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006bba:	4b60      	ldr	r3, [pc, #384]	@ (8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bbe:	e003      	b.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006bc4:	f000 bce1 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006bc8:	f000 bcdf 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006bcc:	4b5c      	ldr	r3, [pc, #368]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bd0:	f000 bcdb 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bd8:	f000 bcd7 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006bdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006be0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006be4:	430b      	orrs	r3, r1
 8006be6:	f040 80ad 	bne.w	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006bea:	4b51      	ldr	r3, [pc, #324]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bee:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006bf2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bfa:	d056      	beq.n	8006caa <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c02:	f200 8090 	bhi.w	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c0a:	f000 8088 	beq.w	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c12:	f200 8088 	bhi.w	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	2b80      	cmp	r3, #128	@ 0x80
 8006c1a:	d032      	beq.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1e:	2b80      	cmp	r3, #128	@ 0x80
 8006c20:	f200 8081 	bhi.w	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d003      	beq.n	8006c32 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	2b40      	cmp	r3, #64	@ 0x40
 8006c2e:	d014      	beq.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006c30:	e079      	b.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c32:	4b3f      	ldr	r3, [pc, #252]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c3e:	d108      	bne.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 ff67 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c4e:	f000 bc9c 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c52:	2300      	movs	r3, #0
 8006c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c56:	f000 bc98 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c5a:	4b35      	ldr	r3, [pc, #212]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c66:	d108      	bne.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c68:	f107 0318 	add.w	r3, r7, #24
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f000 fcab 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c76:	f000 bc88 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c7e:	f000 bc84 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c82:	4b2b      	ldr	r3, [pc, #172]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c8e:	d108      	bne.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c90:	f107 030c 	add.w	r3, r7, #12
 8006c94:	4618      	mov	r0, r3
 8006c96:	f000 fdeb 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c9e:	f000 bc74 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ca6:	f000 bc70 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006caa:	4b21      	ldr	r3, [pc, #132]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006cb2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0304 	and.w	r3, r3, #4
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d10c      	bne.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006cc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d109      	bne.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	08db      	lsrs	r3, r3, #3
 8006ccc:	f003 0303 	and.w	r3, r3, #3
 8006cd0:	4a18      	ldr	r2, [pc, #96]	@ (8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cd8:	e01f      	b.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006cda:	4b15      	ldr	r3, [pc, #84]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ce2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ce6:	d106      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cee:	d102      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006cf0:	4b11      	ldr	r3, [pc, #68]	@ (8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cf4:	e011      	b.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d02:	d106      	bne.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d0a:	d102      	bne.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d10:	e003      	b.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006d12:	2300      	movs	r3, #0
 8006d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006d16:	f000 bc38 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d1a:	f000 bc36 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006d1e:	4b08      	ldr	r3, [pc, #32]	@ (8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d22:	f000 bc32 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006d26:	2300      	movs	r3, #0
 8006d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d2a:	f000 bc2e 	b.w	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d2e:	bf00      	nop
 8006d30:	58024400 	.word	0x58024400
 8006d34:	03d09000 	.word	0x03d09000
 8006d38:	003d0900 	.word	0x003d0900
 8006d3c:	017d7840 	.word	0x017d7840
 8006d40:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006d44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d48:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006d4c:	430b      	orrs	r3, r1
 8006d4e:	f040 809c 	bne.w	8006e8a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006d52:	4b9e      	ldr	r3, [pc, #632]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d56:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006d5a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d62:	d054      	beq.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d6a:	f200 808b 	bhi.w	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d70:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d74:	f000 8083 	beq.w	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d7e:	f200 8081 	bhi.w	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d88:	d02f      	beq.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d90:	d878      	bhi.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d004      	beq.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d9e:	d012      	beq.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006da0:	e070      	b.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006da2:	4b8a      	ldr	r3, [pc, #552]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006daa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006dae:	d107      	bne.n	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006db4:	4618      	mov	r0, r3
 8006db6:	f000 feaf 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dbe:	e3e4      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dc4:	e3e1      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006dc6:	4b81      	ldr	r3, [pc, #516]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dd2:	d107      	bne.n	8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dd4:	f107 0318 	add.w	r3, r7, #24
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f000 fbf5 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006de2:	e3d2      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006de4:	2300      	movs	r3, #0
 8006de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006de8:	e3cf      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006dea:	4b78      	ldr	r3, [pc, #480]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006df2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006df6:	d107      	bne.n	8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006df8:	f107 030c 	add.w	r3, r7, #12
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f000 fd37 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e06:	e3c0      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e0c:	e3bd      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e0e:	4b6f      	ldr	r3, [pc, #444]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e16:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e18:	4b6c      	ldr	r3, [pc, #432]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 0304 	and.w	r3, r3, #4
 8006e20:	2b04      	cmp	r3, #4
 8006e22:	d10c      	bne.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d109      	bne.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e2a:	4b68      	ldr	r3, [pc, #416]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	08db      	lsrs	r3, r3, #3
 8006e30:	f003 0303 	and.w	r3, r3, #3
 8006e34:	4a66      	ldr	r2, [pc, #408]	@ (8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006e36:	fa22 f303 	lsr.w	r3, r2, r3
 8006e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e3c:	e01e      	b.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e3e:	4b63      	ldr	r3, [pc, #396]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e4a:	d106      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e52:	d102      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006e54:	4b5f      	ldr	r3, [pc, #380]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e58:	e010      	b.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e5a:	4b5c      	ldr	r3, [pc, #368]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e66:	d106      	bne.n	8006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e6e:	d102      	bne.n	8006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006e70:	4b59      	ldr	r3, [pc, #356]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e74:	e002      	b.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006e76:	2300      	movs	r3, #0
 8006e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006e7a:	e386      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006e7c:	e385      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006e7e:	4b57      	ldr	r3, [pc, #348]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e82:	e382      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006e84:	2300      	movs	r3, #0
 8006e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e88:	e37f      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006e8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e8e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006e92:	430b      	orrs	r3, r1
 8006e94:	f040 80a7 	bne.w	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006e98:	4b4c      	ldr	r3, [pc, #304]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e9c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006ea0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ea8:	d055      	beq.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006eb0:	f200 8096 	bhi.w	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006eba:	f000 8084 	beq.w	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ec4:	f200 808c 	bhi.w	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ece:	d030      	beq.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ed6:	f200 8083 	bhi.w	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d004      	beq.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ee6:	d012      	beq.n	8006f0e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006ee8:	e07a      	b.n	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006eea:	4b38      	ldr	r3, [pc, #224]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ef2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ef6:	d107      	bne.n	8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ef8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006efc:	4618      	mov	r0, r3
 8006efe:	f000 fe0b 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f06:	e340      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f0c:	e33d      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f1a:	d107      	bne.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f1c:	f107 0318 	add.w	r3, r7, #24
 8006f20:	4618      	mov	r0, r3
 8006f22:	f000 fb51 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f2a:	e32e      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f30:	e32b      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f32:	4b26      	ldr	r3, [pc, #152]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f3e:	d107      	bne.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f40:	f107 030c 	add.w	r3, r7, #12
 8006f44:	4618      	mov	r0, r3
 8006f46:	f000 fc93 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f4e:	e31c      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f50:	2300      	movs	r3, #0
 8006f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f54:	e319      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f56:	4b1d      	ldr	r3, [pc, #116]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006f5e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f60:	4b1a      	ldr	r3, [pc, #104]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b04      	cmp	r3, #4
 8006f6a:	d10c      	bne.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d109      	bne.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f72:	4b16      	ldr	r3, [pc, #88]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	08db      	lsrs	r3, r3, #3
 8006f78:	f003 0303 	and.w	r3, r3, #3
 8006f7c:	4a14      	ldr	r2, [pc, #80]	@ (8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f84:	e01e      	b.n	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f86:	4b11      	ldr	r3, [pc, #68]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f92:	d106      	bne.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f9a:	d102      	bne.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fa0:	e010      	b.n	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006faa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fae:	d106      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fb6:	d102      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006fb8:	4b07      	ldr	r3, [pc, #28]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fbc:	e002      	b.n	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006fc2:	e2e2      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006fc4:	e2e1      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006fc6:	4b05      	ldr	r3, [pc, #20]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fca:	e2de      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006fcc:	58024400 	.word	0x58024400
 8006fd0:	03d09000 	.word	0x03d09000
 8006fd4:	003d0900 	.word	0x003d0900
 8006fd8:	017d7840 	.word	0x017d7840
 8006fdc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fe4:	e2d1      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006fe6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fea:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006fee:	430b      	orrs	r3, r1
 8006ff0:	f040 809c 	bne.w	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006ff4:	4b93      	ldr	r3, [pc, #588]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006ffc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007000:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007004:	d054      	beq.n	80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8007006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007008:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800700c:	f200 808b 	bhi.w	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007012:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007016:	f000 8083 	beq.w	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800701a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800701c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007020:	f200 8081 	bhi.w	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007026:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800702a:	d02f      	beq.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800702c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007032:	d878      	bhi.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007036:	2b00      	cmp	r3, #0
 8007038:	d004      	beq.n	8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800703a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007040:	d012      	beq.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8007042:	e070      	b.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007044:	4b7f      	ldr	r3, [pc, #508]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800704c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007050:	d107      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007056:	4618      	mov	r0, r3
 8007058:	f000 fd5e 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800705c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007060:	e293      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007062:	2300      	movs	r3, #0
 8007064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007066:	e290      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007068:	4b76      	ldr	r3, [pc, #472]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007070:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007074:	d107      	bne.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007076:	f107 0318 	add.w	r3, r7, #24
 800707a:	4618      	mov	r0, r3
 800707c:	f000 faa4 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007084:	e281      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007086:	2300      	movs	r3, #0
 8007088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800708a:	e27e      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800708c:	4b6d      	ldr	r3, [pc, #436]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007094:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007098:	d107      	bne.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800709a:	f107 030c 	add.w	r3, r7, #12
 800709e:	4618      	mov	r0, r3
 80070a0:	f000 fbe6 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070a8:	e26f      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070aa:	2300      	movs	r3, #0
 80070ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070ae:	e26c      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80070b0:	4b64      	ldr	r3, [pc, #400]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80070b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070ba:	4b62      	ldr	r3, [pc, #392]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0304 	and.w	r3, r3, #4
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	d10c      	bne.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80070c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d109      	bne.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070cc:	4b5d      	ldr	r3, [pc, #372]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	08db      	lsrs	r3, r3, #3
 80070d2:	f003 0303 	and.w	r3, r3, #3
 80070d6:	4a5c      	ldr	r2, [pc, #368]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80070d8:	fa22 f303 	lsr.w	r3, r2, r3
 80070dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070de:	e01e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070e0:	4b58      	ldr	r3, [pc, #352]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ec:	d106      	bne.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80070ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070f4:	d102      	bne.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80070f6:	4b55      	ldr	r3, [pc, #340]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80070f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070fa:	e010      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80070fc:	4b51      	ldr	r3, [pc, #324]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007104:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007108:	d106      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800710a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800710c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007110:	d102      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007112:	4b4f      	ldr	r3, [pc, #316]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007114:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007116:	e002      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800711c:	e235      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800711e:	e234      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007120:	4b4c      	ldr	r3, [pc, #304]	@ (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8007122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007124:	e231      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007126:	2300      	movs	r3, #0
 8007128:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800712a:	e22e      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800712c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007130:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007134:	430b      	orrs	r3, r1
 8007136:	f040 808f 	bne.w	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800713a:	4b42      	ldr	r3, [pc, #264]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800713c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800713e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007142:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007146:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800714a:	d06b      	beq.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800714c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007152:	d874      	bhi.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007156:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800715a:	d056      	beq.n	800720a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007162:	d86c      	bhi.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007166:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800716a:	d03b      	beq.n	80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800716c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800716e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007172:	d864      	bhi.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007176:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800717a:	d021      	beq.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800717c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007182:	d85c      	bhi.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007186:	2b00      	cmp	r3, #0
 8007188:	d004      	beq.n	8007194 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800718a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007190:	d004      	beq.n	800719c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8007192:	e054      	b.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007194:	f7fe fa4c 	bl	8005630 <HAL_RCC_GetPCLK1Freq>
 8007198:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800719a:	e1f6      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800719c:	4b29      	ldr	r3, [pc, #164]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071a8:	d107      	bne.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071aa:	f107 0318 	add.w	r3, r7, #24
 80071ae:	4618      	mov	r0, r3
 80071b0:	f000 fa0a 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071b8:	e1e7      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071ba:	2300      	movs	r3, #0
 80071bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071be:	e1e4      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80071c0:	4b20      	ldr	r3, [pc, #128]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071cc:	d107      	bne.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ce:	f107 030c 	add.w	r3, r7, #12
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 fb4c 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071dc:	e1d5      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071de:	2300      	movs	r3, #0
 80071e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071e2:	e1d2      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071e4:	4b17      	ldr	r3, [pc, #92]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0304 	and.w	r3, r3, #4
 80071ec:	2b04      	cmp	r3, #4
 80071ee:	d109      	bne.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80071f0:	4b14      	ldr	r3, [pc, #80]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	08db      	lsrs	r3, r3, #3
 80071f6:	f003 0303 	and.w	r3, r3, #3
 80071fa:	4a13      	ldr	r2, [pc, #76]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80071fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007202:	e1c2      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007204:	2300      	movs	r3, #0
 8007206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007208:	e1bf      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800720a:	4b0e      	ldr	r3, [pc, #56]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007216:	d102      	bne.n	800721e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007218:	4b0c      	ldr	r3, [pc, #48]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800721a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800721c:	e1b5      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800721e:	2300      	movs	r3, #0
 8007220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007222:	e1b2      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007224:	4b07      	ldr	r3, [pc, #28]	@ (8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800722c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007230:	d102      	bne.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8007232:	4b07      	ldr	r3, [pc, #28]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007236:	e1a8      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007238:	2300      	movs	r3, #0
 800723a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800723c:	e1a5      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800723e:	2300      	movs	r3, #0
 8007240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007242:	e1a2      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007244:	58024400 	.word	0x58024400
 8007248:	03d09000 	.word	0x03d09000
 800724c:	003d0900 	.word	0x003d0900
 8007250:	017d7840 	.word	0x017d7840
 8007254:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007258:	e9d7 2300 	ldrd	r2, r3, [r7]
 800725c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007260:	430b      	orrs	r3, r1
 8007262:	d173      	bne.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007264:	4b9c      	ldr	r3, [pc, #624]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007268:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800726c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007270:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007274:	d02f      	beq.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007278:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800727c:	d863      	bhi.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800727e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800728a:	d012      	beq.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800728c:	e05b      	b.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800728e:	4b92      	ldr	r3, [pc, #584]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007296:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800729a:	d107      	bne.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800729c:	f107 0318 	add.w	r3, r7, #24
 80072a0:	4618      	mov	r0, r3
 80072a2:	f000 f991 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072aa:	e16e      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072ac:	2300      	movs	r3, #0
 80072ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072b0:	e16b      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072b2:	4b89      	ldr	r3, [pc, #548]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072be:	d107      	bne.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072c0:	f107 030c 	add.w	r3, r7, #12
 80072c4:	4618      	mov	r0, r3
 80072c6:	f000 fad3 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072ce:	e15c      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072d0:	2300      	movs	r3, #0
 80072d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072d4:	e159      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80072d6:	4b80      	ldr	r3, [pc, #512]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80072e0:	4b7d      	ldr	r3, [pc, #500]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0304 	and.w	r3, r3, #4
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d10c      	bne.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80072ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d109      	bne.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072f2:	4b79      	ldr	r3, [pc, #484]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	08db      	lsrs	r3, r3, #3
 80072f8:	f003 0303 	and.w	r3, r3, #3
 80072fc:	4a77      	ldr	r2, [pc, #476]	@ (80074dc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80072fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007304:	e01e      	b.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007306:	4b74      	ldr	r3, [pc, #464]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800730e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007312:	d106      	bne.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8007314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007316:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800731a:	d102      	bne.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800731c:	4b70      	ldr	r3, [pc, #448]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800731e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007320:	e010      	b.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007322:	4b6d      	ldr	r3, [pc, #436]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800732a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800732e:	d106      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007332:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007336:	d102      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007338:	4b6a      	ldr	r3, [pc, #424]	@ (80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800733a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800733c:	e002      	b.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800733e:	2300      	movs	r3, #0
 8007340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007342:	e122      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007344:	e121      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007346:	2300      	movs	r3, #0
 8007348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800734a:	e11e      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800734c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007350:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007354:	430b      	orrs	r3, r1
 8007356:	d133      	bne.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007358:	4b5f      	ldr	r3, [pc, #380]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800735a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800735c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007360:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007364:	2b00      	cmp	r3, #0
 8007366:	d004      	beq.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800736e:	d012      	beq.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007370:	e023      	b.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007372:	4b59      	ldr	r3, [pc, #356]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800737a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800737e:	d107      	bne.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007380:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007384:	4618      	mov	r0, r3
 8007386:	f000 fbc7 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800738a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800738e:	e0fc      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007390:	2300      	movs	r3, #0
 8007392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007394:	e0f9      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007396:	4b50      	ldr	r3, [pc, #320]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800739e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073a2:	d107      	bne.n	80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073a4:	f107 0318 	add.w	r3, r7, #24
 80073a8:	4618      	mov	r0, r3
 80073aa:	f000 f90d 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073b2:	e0ea      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073b4:	2300      	movs	r3, #0
 80073b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073b8:	e0e7      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80073ba:	2300      	movs	r3, #0
 80073bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073be:	e0e4      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80073c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073c4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80073c8:	430b      	orrs	r3, r1
 80073ca:	f040 808d 	bne.w	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80073ce:	4b42      	ldr	r3, [pc, #264]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80073d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80073d6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80073d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073de:	d06b      	beq.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80073e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073e6:	d874      	bhi.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80073e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073ee:	d056      	beq.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80073f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f6:	d86c      	bhi.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80073f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80073fe:	d03b      	beq.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007402:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007406:	d864      	bhi.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800740a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800740e:	d021      	beq.n	8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007416:	d85c      	bhi.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741a:	2b00      	cmp	r3, #0
 800741c:	d004      	beq.n	8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800741e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007424:	d004      	beq.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007426:	e054      	b.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007428:	f000 f8b8 	bl	800759c <HAL_RCCEx_GetD3PCLK1Freq>
 800742c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800742e:	e0ac      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007430:	4b29      	ldr	r3, [pc, #164]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007438:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800743c:	d107      	bne.n	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800743e:	f107 0318 	add.w	r3, r7, #24
 8007442:	4618      	mov	r0, r3
 8007444:	f000 f8c0 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800744c:	e09d      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800744e:	2300      	movs	r3, #0
 8007450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007452:	e09a      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007454:	4b20      	ldr	r3, [pc, #128]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800745c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007460:	d107      	bne.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007462:	f107 030c 	add.w	r3, r7, #12
 8007466:	4618      	mov	r0, r3
 8007468:	f000 fa02 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007470:	e08b      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007472:	2300      	movs	r3, #0
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007476:	e088      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007478:	4b17      	ldr	r3, [pc, #92]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0304 	and.w	r3, r3, #4
 8007480:	2b04      	cmp	r3, #4
 8007482:	d109      	bne.n	8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007484:	4b14      	ldr	r3, [pc, #80]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	08db      	lsrs	r3, r3, #3
 800748a:	f003 0303 	and.w	r3, r3, #3
 800748e:	4a13      	ldr	r2, [pc, #76]	@ (80074dc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007490:	fa22 f303 	lsr.w	r3, r2, r3
 8007494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007496:	e078      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007498:	2300      	movs	r3, #0
 800749a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800749c:	e075      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800749e:	4b0e      	ldr	r3, [pc, #56]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074aa:	d102      	bne.n	80074b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80074ac:	4b0c      	ldr	r3, [pc, #48]	@ (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80074ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074b0:	e06b      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074b2:	2300      	movs	r3, #0
 80074b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074b6:	e068      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80074b8:	4b07      	ldr	r3, [pc, #28]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074c4:	d102      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80074c6:	4b07      	ldr	r3, [pc, #28]	@ (80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80074c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074ca:	e05e      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074cc:	2300      	movs	r3, #0
 80074ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074d0:	e05b      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80074d2:	2300      	movs	r3, #0
 80074d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074d6:	e058      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80074d8:	58024400 	.word	0x58024400
 80074dc:	03d09000 	.word	0x03d09000
 80074e0:	003d0900 	.word	0x003d0900
 80074e4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80074e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ec:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80074f0:	430b      	orrs	r3, r1
 80074f2:	d148      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80074f4:	4b27      	ldr	r3, [pc, #156]	@ (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80074f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80074fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80074fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007500:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007504:	d02a      	beq.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8007506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800750c:	d838      	bhi.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800750e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007510:	2b00      	cmp	r3, #0
 8007512:	d004      	beq.n	800751e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800751a:	d00d      	beq.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800751c:	e030      	b.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800751e:	4b1d      	ldr	r3, [pc, #116]	@ (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007526:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800752a:	d102      	bne.n	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800752c:	4b1a      	ldr	r3, [pc, #104]	@ (8007598 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800752e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007530:	e02b      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007532:	2300      	movs	r3, #0
 8007534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007536:	e028      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007538:	4b16      	ldr	r3, [pc, #88]	@ (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007540:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007544:	d107      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007546:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800754a:	4618      	mov	r0, r3
 800754c:	f000 fae4 	bl	8007b18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007554:	e019      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800755a:	e016      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800755c:	4b0d      	ldr	r3, [pc, #52]	@ (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007568:	d107      	bne.n	800757a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800756a:	f107 0318 	add.w	r3, r7, #24
 800756e:	4618      	mov	r0, r3
 8007570:	f000 f82a 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007578:	e007      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800757a:	2300      	movs	r3, #0
 800757c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800757e:	e004      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007580:	2300      	movs	r3, #0
 8007582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007584:	e001      	b.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007586:	2300      	movs	r3, #0
 8007588:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800758a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800758c:	4618      	mov	r0, r3
 800758e:	3740      	adds	r7, #64	@ 0x40
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	58024400 	.word	0x58024400
 8007598:	017d7840 	.word	0x017d7840

0800759c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80075a0:	f7fe f816 	bl	80055d0 <HAL_RCC_GetHCLKFreq>
 80075a4:	4602      	mov	r2, r0
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80075a8:	6a1b      	ldr	r3, [r3, #32]
 80075aa:	091b      	lsrs	r3, r3, #4
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	4904      	ldr	r1, [pc, #16]	@ (80075c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80075b2:	5ccb      	ldrb	r3, [r1, r3]
 80075b4:	f003 031f 	and.w	r3, r3, #31
 80075b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80075bc:	4618      	mov	r0, r3
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	58024400 	.word	0x58024400
 80075c4:	0800b25c 	.word	0x0800b25c

080075c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b089      	sub	sp, #36	@ 0x24
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075d0:	4ba1      	ldr	r3, [pc, #644]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d4:	f003 0303 	and.w	r3, r3, #3
 80075d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80075da:	4b9f      	ldr	r3, [pc, #636]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075de:	0b1b      	lsrs	r3, r3, #12
 80075e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80075e6:	4b9c      	ldr	r3, [pc, #624]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ea:	091b      	lsrs	r3, r3, #4
 80075ec:	f003 0301 	and.w	r3, r3, #1
 80075f0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80075f2:	4b99      	ldr	r3, [pc, #612]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f6:	08db      	lsrs	r3, r3, #3
 80075f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80075fc:	693a      	ldr	r2, [r7, #16]
 80075fe:	fb02 f303 	mul.w	r3, r2, r3
 8007602:	ee07 3a90 	vmov	s15, r3
 8007606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800760a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 8111 	beq.w	8007838 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	2b02      	cmp	r3, #2
 800761a:	f000 8083 	beq.w	8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	2b02      	cmp	r3, #2
 8007622:	f200 80a1 	bhi.w	8007768 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d056      	beq.n	80076e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007632:	e099      	b.n	8007768 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007634:	4b88      	ldr	r3, [pc, #544]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0320 	and.w	r3, r3, #32
 800763c:	2b00      	cmp	r3, #0
 800763e:	d02d      	beq.n	800769c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007640:	4b85      	ldr	r3, [pc, #532]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	08db      	lsrs	r3, r3, #3
 8007646:	f003 0303 	and.w	r3, r3, #3
 800764a:	4a84      	ldr	r2, [pc, #528]	@ (800785c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800764c:	fa22 f303 	lsr.w	r3, r2, r3
 8007650:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	ee07 3a90 	vmov	s15, r3
 8007658:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	ee07 3a90 	vmov	s15, r3
 8007662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800766a:	4b7b      	ldr	r3, [pc, #492]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800766c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007672:	ee07 3a90 	vmov	s15, r3
 8007676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800767a:	ed97 6a03 	vldr	s12, [r7, #12]
 800767e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800768a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800768e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007696:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800769a:	e087      	b.n	80077ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	ee07 3a90 	vmov	s15, r3
 80076a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007864 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80076aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076ae:	4b6a      	ldr	r3, [pc, #424]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076b6:	ee07 3a90 	vmov	s15, r3
 80076ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076be:	ed97 6a03 	vldr	s12, [r7, #12]
 80076c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076de:	e065      	b.n	80077ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	ee07 3a90 	vmov	s15, r3
 80076e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80076ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076f2:	4b59      	ldr	r3, [pc, #356]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076fa:	ee07 3a90 	vmov	s15, r3
 80076fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007702:	ed97 6a03 	vldr	s12, [r7, #12]
 8007706:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800770a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800770e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800771a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800771e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007722:	e043      	b.n	80077ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	ee07 3a90 	vmov	s15, r3
 800772a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800772e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800786c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007736:	4b48      	ldr	r3, [pc, #288]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800773a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773e:	ee07 3a90 	vmov	s15, r3
 8007742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007746:	ed97 6a03 	vldr	s12, [r7, #12]
 800774a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800774e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800775a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800775e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007762:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007766:	e021      	b.n	80077ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	ee07 3a90 	vmov	s15, r3
 800776e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007772:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007868 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800777a:	4b37      	ldr	r3, [pc, #220]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800777c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007782:	ee07 3a90 	vmov	s15, r3
 8007786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800778a:	ed97 6a03 	vldr	s12, [r7, #12]
 800778e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007860 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800779a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800779e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80077ac:	4b2a      	ldr	r3, [pc, #168]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077b0:	0a5b      	lsrs	r3, r3, #9
 80077b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077b6:	ee07 3a90 	vmov	s15, r3
 80077ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80077ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077d2:	ee17 2a90 	vmov	r2, s15
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80077da:	4b1f      	ldr	r3, [pc, #124]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077de:	0c1b      	lsrs	r3, r3, #16
 80077e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077e4:	ee07 3a90 	vmov	s15, r3
 80077e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80077f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007800:	ee17 2a90 	vmov	r2, s15
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007808:	4b13      	ldr	r3, [pc, #76]	@ (8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800780a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800780c:	0e1b      	lsrs	r3, r3, #24
 800780e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007812:	ee07 3a90 	vmov	s15, r3
 8007816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800781e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007822:	edd7 6a07 	vldr	s13, [r7, #28]
 8007826:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800782a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800782e:	ee17 2a90 	vmov	r2, s15
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007836:	e008      	b.n	800784a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	609a      	str	r2, [r3, #8]
}
 800784a:	bf00      	nop
 800784c:	3724      	adds	r7, #36	@ 0x24
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	58024400 	.word	0x58024400
 800785c:	03d09000 	.word	0x03d09000
 8007860:	46000000 	.word	0x46000000
 8007864:	4c742400 	.word	0x4c742400
 8007868:	4a742400 	.word	0x4a742400
 800786c:	4bbebc20 	.word	0x4bbebc20

08007870 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007870:	b480      	push	{r7}
 8007872:	b089      	sub	sp, #36	@ 0x24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007878:	4ba1      	ldr	r3, [pc, #644]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800787a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800787c:	f003 0303 	and.w	r3, r3, #3
 8007880:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007882:	4b9f      	ldr	r3, [pc, #636]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007886:	0d1b      	lsrs	r3, r3, #20
 8007888:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800788c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800788e:	4b9c      	ldr	r3, [pc, #624]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007892:	0a1b      	lsrs	r3, r3, #8
 8007894:	f003 0301 	and.w	r3, r3, #1
 8007898:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800789a:	4b99      	ldr	r3, [pc, #612]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800789c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800789e:	08db      	lsrs	r3, r3, #3
 80078a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	fb02 f303 	mul.w	r3, r2, r3
 80078aa:	ee07 3a90 	vmov	s15, r3
 80078ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	f000 8111 	beq.w	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	f000 8083 	beq.w	80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	f200 80a1 	bhi.w	8007a10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d003      	beq.n	80078dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d056      	beq.n	8007988 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80078da:	e099      	b.n	8007a10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078dc:	4b88      	ldr	r3, [pc, #544]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0320 	and.w	r3, r3, #32
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d02d      	beq.n	8007944 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078e8:	4b85      	ldr	r3, [pc, #532]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	08db      	lsrs	r3, r3, #3
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	4a84      	ldr	r2, [pc, #528]	@ (8007b04 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80078f4:	fa22 f303 	lsr.w	r3, r2, r3
 80078f8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	ee07 3a90 	vmov	s15, r3
 8007900:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	ee07 3a90 	vmov	s15, r3
 800790a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800790e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007912:	4b7b      	ldr	r3, [pc, #492]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800791a:	ee07 3a90 	vmov	s15, r3
 800791e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007922:	ed97 6a03 	vldr	s12, [r7, #12]
 8007926:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800792a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800792e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007932:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800793a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800793e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007942:	e087      	b.n	8007a54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	ee07 3a90 	vmov	s15, r3
 800794a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800794e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007b0c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007956:	4b6a      	ldr	r3, [pc, #424]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800795a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800795e:	ee07 3a90 	vmov	s15, r3
 8007962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007966:	ed97 6a03 	vldr	s12, [r7, #12]
 800796a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800796e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800797a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800797e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007982:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007986:	e065      	b.n	8007a54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	ee07 3a90 	vmov	s15, r3
 800798e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007992:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800799a:	4b59      	ldr	r3, [pc, #356]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800799c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079a2:	ee07 3a90 	vmov	s15, r3
 80079a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079ca:	e043      	b.n	8007a54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	ee07 3a90 	vmov	s15, r3
 80079d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007b14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80079da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079de:	4b48      	ldr	r3, [pc, #288]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079e6:	ee07 3a90 	vmov	s15, r3
 80079ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80079f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a0e:	e021      	b.n	8007a54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	ee07 3a90 	vmov	s15, r3
 8007a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a1a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007b10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a22:	4b37      	ldr	r3, [pc, #220]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a2a:	ee07 3a90 	vmov	s15, r3
 8007a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a36:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007b08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a52:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007a54:	4b2a      	ldr	r3, [pc, #168]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a58:	0a5b      	lsrs	r3, r3, #9
 8007a5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a5e:	ee07 3a90 	vmov	s15, r3
 8007a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a7a:	ee17 2a90 	vmov	r2, s15
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007a82:	4b1f      	ldr	r3, [pc, #124]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a86:	0c1b      	lsrs	r3, r3, #16
 8007a88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a8c:	ee07 3a90 	vmov	s15, r3
 8007a90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007aa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aa8:	ee17 2a90 	vmov	r2, s15
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007ab0:	4b13      	ldr	r3, [pc, #76]	@ (8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab4:	0e1b      	lsrs	r3, r3, #24
 8007ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aba:	ee07 3a90 	vmov	s15, r3
 8007abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ac6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007aca:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ace:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ad2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ad6:	ee17 2a90 	vmov	r2, s15
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007ade:	e008      	b.n	8007af2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	609a      	str	r2, [r3, #8]
}
 8007af2:	bf00      	nop
 8007af4:	3724      	adds	r7, #36	@ 0x24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	58024400 	.word	0x58024400
 8007b04:	03d09000 	.word	0x03d09000
 8007b08:	46000000 	.word	0x46000000
 8007b0c:	4c742400 	.word	0x4c742400
 8007b10:	4a742400 	.word	0x4a742400
 8007b14:	4bbebc20 	.word	0x4bbebc20

08007b18 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b089      	sub	sp, #36	@ 0x24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b20:	4ba0      	ldr	r3, [pc, #640]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b24:	f003 0303 	and.w	r3, r3, #3
 8007b28:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007b2a:	4b9e      	ldr	r3, [pc, #632]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b2e:	091b      	lsrs	r3, r3, #4
 8007b30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b34:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007b36:	4b9b      	ldr	r3, [pc, #620]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007b40:	4b98      	ldr	r3, [pc, #608]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b44:	08db      	lsrs	r3, r3, #3
 8007b46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	fb02 f303 	mul.w	r3, r2, r3
 8007b50:	ee07 3a90 	vmov	s15, r3
 8007b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b58:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f000 8111 	beq.w	8007d86 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	f000 8083 	beq.w	8007c72 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	f200 80a1 	bhi.w	8007cb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d003      	beq.n	8007b82 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d056      	beq.n	8007c2e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007b80:	e099      	b.n	8007cb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b82:	4b88      	ldr	r3, [pc, #544]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 0320 	and.w	r3, r3, #32
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d02d      	beq.n	8007bea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b8e:	4b85      	ldr	r3, [pc, #532]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	08db      	lsrs	r3, r3, #3
 8007b94:	f003 0303 	and.w	r3, r3, #3
 8007b98:	4a83      	ldr	r2, [pc, #524]	@ (8007da8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b9e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	ee07 3a90 	vmov	s15, r3
 8007ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	ee07 3a90 	vmov	s15, r3
 8007bb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bb8:	4b7a      	ldr	r3, [pc, #488]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc0:	ee07 3a90 	vmov	s15, r3
 8007bc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bc8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bcc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007bd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007be4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007be8:	e087      	b.n	8007cfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	ee07 3a90 	vmov	s15, r3
 8007bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bf4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007db0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007bf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bfc:	4b69      	ldr	r3, [pc, #420]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c04:	ee07 3a90 	vmov	s15, r3
 8007c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c10:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007c14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c2c:	e065      	b.n	8007cfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	ee07 3a90 	vmov	s15, r3
 8007c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c38:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007db4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007c3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c40:	4b58      	ldr	r3, [pc, #352]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c48:	ee07 3a90 	vmov	s15, r3
 8007c4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c50:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c54:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007c58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c70:	e043      	b.n	8007cfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	ee07 3a90 	vmov	s15, r3
 8007c78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c7c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007db8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007c80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c84:	4b47      	ldr	r3, [pc, #284]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c8c:	ee07 3a90 	vmov	s15, r3
 8007c90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c94:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c98:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007c9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ca0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ca4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ca8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cb4:	e021      	b.n	8007cfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	ee07 3a90 	vmov	s15, r3
 8007cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007db0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007cc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cc8:	4b36      	ldr	r3, [pc, #216]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ccc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd0:	ee07 3a90 	vmov	s15, r3
 8007cd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cd8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cdc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007dac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ce0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ce4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ce8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cf4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cf8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007cfa:	4b2a      	ldr	r3, [pc, #168]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cfe:	0a5b      	lsrs	r3, r3, #9
 8007d00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d04:	ee07 3a90 	vmov	s15, r3
 8007d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d10:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d14:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d20:	ee17 2a90 	vmov	r2, s15
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007d28:	4b1e      	ldr	r3, [pc, #120]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2c:	0c1b      	lsrs	r3, r3, #16
 8007d2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d32:	ee07 3a90 	vmov	s15, r3
 8007d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d42:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d4e:	ee17 2a90 	vmov	r2, s15
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007d56:	4b13      	ldr	r3, [pc, #76]	@ (8007da4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d5a:	0e1b      	lsrs	r3, r3, #24
 8007d5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d60:	ee07 3a90 	vmov	s15, r3
 8007d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d70:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d7c:	ee17 2a90 	vmov	r2, s15
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007d84:	e008      	b.n	8007d98 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	609a      	str	r2, [r3, #8]
}
 8007d98:	bf00      	nop
 8007d9a:	3724      	adds	r7, #36	@ 0x24
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	58024400 	.word	0x58024400
 8007da8:	03d09000 	.word	0x03d09000
 8007dac:	46000000 	.word	0x46000000
 8007db0:	4c742400 	.word	0x4c742400
 8007db4:	4a742400 	.word	0x4a742400
 8007db8:	4bbebc20 	.word	0x4bbebc20

08007dbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b084      	sub	sp, #16
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007dca:	4b53      	ldr	r3, [pc, #332]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dce:	f003 0303 	and.w	r3, r3, #3
 8007dd2:	2b03      	cmp	r3, #3
 8007dd4:	d101      	bne.n	8007dda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e099      	b.n	8007f0e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007dda:	4b4f      	ldr	r3, [pc, #316]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a4e      	ldr	r2, [pc, #312]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007de0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007de4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007de6:	f7fa fcab 	bl	8002740 <HAL_GetTick>
 8007dea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007dec:	e008      	b.n	8007e00 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007dee:	f7fa fca7 	bl	8002740 <HAL_GetTick>
 8007df2:	4602      	mov	r2, r0
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	1ad3      	subs	r3, r2, r3
 8007df8:	2b02      	cmp	r3, #2
 8007dfa:	d901      	bls.n	8007e00 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007dfc:	2303      	movs	r3, #3
 8007dfe:	e086      	b.n	8007f0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e00:	4b45      	ldr	r3, [pc, #276]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1f0      	bne.n	8007dee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007e0c:	4b42      	ldr	r3, [pc, #264]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e10:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	031b      	lsls	r3, r3, #12
 8007e1a:	493f      	ldr	r1, [pc, #252]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	3b01      	subs	r3, #1
 8007e26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	025b      	lsls	r3, r3, #9
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	431a      	orrs	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	041b      	lsls	r3, r3, #16
 8007e3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e42:	431a      	orrs	r2, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	061b      	lsls	r3, r3, #24
 8007e4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e50:	4931      	ldr	r1, [pc, #196]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007e56:	4b30      	ldr	r3, [pc, #192]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	492d      	ldr	r1, [pc, #180]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007e68:	4b2b      	ldr	r3, [pc, #172]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6c:	f023 0220 	bic.w	r2, r3, #32
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	699b      	ldr	r3, [r3, #24]
 8007e74:	4928      	ldr	r1, [pc, #160]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e76:	4313      	orrs	r3, r2
 8007e78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007e7a:	4b27      	ldr	r3, [pc, #156]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7e:	4a26      	ldr	r2, [pc, #152]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e80:	f023 0310 	bic.w	r3, r3, #16
 8007e84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007e86:	4b24      	ldr	r3, [pc, #144]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e8a:	4b24      	ldr	r3, [pc, #144]	@ (8007f1c <RCCEx_PLL2_Config+0x160>)
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	69d2      	ldr	r2, [r2, #28]
 8007e92:	00d2      	lsls	r2, r2, #3
 8007e94:	4920      	ldr	r1, [pc, #128]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e96:	4313      	orrs	r3, r2
 8007e98:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ea0:	f043 0310 	orr.w	r3, r3, #16
 8007ea4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d106      	bne.n	8007eba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007eac:	4b1a      	ldr	r3, [pc, #104]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb0:	4a19      	ldr	r2, [pc, #100]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007eb2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007eb8:	e00f      	b.n	8007eda <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d106      	bne.n	8007ece <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007ec0:	4b15      	ldr	r3, [pc, #84]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec4:	4a14      	ldr	r2, [pc, #80]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ec6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007eca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ecc:	e005      	b.n	8007eda <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007ece:	4b12      	ldr	r3, [pc, #72]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed2:	4a11      	ldr	r2, [pc, #68]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ed4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007eda:	4b0f      	ldr	r3, [pc, #60]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a0e      	ldr	r2, [pc, #56]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007ee0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ee4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ee6:	f7fa fc2b 	bl	8002740 <HAL_GetTick>
 8007eea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007eec:	e008      	b.n	8007f00 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007eee:	f7fa fc27 	bl	8002740 <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	2b02      	cmp	r3, #2
 8007efa:	d901      	bls.n	8007f00 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e006      	b.n	8007f0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f00:	4b05      	ldr	r3, [pc, #20]	@ (8007f18 <RCCEx_PLL2_Config+0x15c>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0f0      	beq.n	8007eee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	58024400 	.word	0x58024400
 8007f1c:	ffff0007 	.word	0xffff0007

08007f20 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f2e:	4b53      	ldr	r3, [pc, #332]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f32:	f003 0303 	and.w	r3, r3, #3
 8007f36:	2b03      	cmp	r3, #3
 8007f38:	d101      	bne.n	8007f3e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e099      	b.n	8008072 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007f3e:	4b4f      	ldr	r3, [pc, #316]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a4e      	ldr	r2, [pc, #312]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007f44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f4a:	f7fa fbf9 	bl	8002740 <HAL_GetTick>
 8007f4e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f50:	e008      	b.n	8007f64 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007f52:	f7fa fbf5 	bl	8002740 <HAL_GetTick>
 8007f56:	4602      	mov	r2, r0
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d901      	bls.n	8007f64 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007f60:	2303      	movs	r3, #3
 8007f62:	e086      	b.n	8008072 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f64:	4b45      	ldr	r3, [pc, #276]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1f0      	bne.n	8007f52 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007f70:	4b42      	ldr	r3, [pc, #264]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f74:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	051b      	lsls	r3, r3, #20
 8007f7e:	493f      	ldr	r1, [pc, #252]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007f80:	4313      	orrs	r3, r2
 8007f82:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	025b      	lsls	r3, r3, #9
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	431a      	orrs	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	041b      	lsls	r3, r3, #16
 8007fa2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007fa6:	431a      	orrs	r2, r3
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	061b      	lsls	r3, r3, #24
 8007fb0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007fb4:	4931      	ldr	r1, [pc, #196]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007fba:	4b30      	ldr	r3, [pc, #192]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fbe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	492d      	ldr	r1, [pc, #180]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	699b      	ldr	r3, [r3, #24]
 8007fd8:	4928      	ldr	r1, [pc, #160]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007fde:	4b27      	ldr	r3, [pc, #156]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe2:	4a26      	ldr	r2, [pc, #152]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fe8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007fea:	4b24      	ldr	r3, [pc, #144]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007fec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fee:	4b24      	ldr	r3, [pc, #144]	@ (8008080 <RCCEx_PLL3_Config+0x160>)
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	69d2      	ldr	r2, [r2, #28]
 8007ff6:	00d2      	lsls	r2, r2, #3
 8007ff8:	4920      	ldr	r1, [pc, #128]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008002:	4a1e      	ldr	r2, [pc, #120]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008008:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d106      	bne.n	800801e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008010:	4b1a      	ldr	r3, [pc, #104]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008014:	4a19      	ldr	r2, [pc, #100]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008016:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800801a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800801c:	e00f      	b.n	800803e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	2b01      	cmp	r3, #1
 8008022:	d106      	bne.n	8008032 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008024:	4b15      	ldr	r3, [pc, #84]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008028:	4a14      	ldr	r2, [pc, #80]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 800802a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800802e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008030:	e005      	b.n	800803e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008032:	4b12      	ldr	r3, [pc, #72]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008036:	4a11      	ldr	r2, [pc, #68]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008038:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800803c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800803e:	4b0f      	ldr	r3, [pc, #60]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a0e      	ldr	r2, [pc, #56]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008048:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800804a:	f7fa fb79 	bl	8002740 <HAL_GetTick>
 800804e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008050:	e008      	b.n	8008064 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008052:	f7fa fb75 	bl	8002740 <HAL_GetTick>
 8008056:	4602      	mov	r2, r0
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	2b02      	cmp	r3, #2
 800805e:	d901      	bls.n	8008064 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	e006      	b.n	8008072 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008064:	4b05      	ldr	r3, [pc, #20]	@ (800807c <RCCEx_PLL3_Config+0x15c>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d0f0      	beq.n	8008052 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008070:	7bfb      	ldrb	r3, [r7, #15]
}
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	58024400 	.word	0x58024400
 8008080:	ffff0007 	.word	0xffff0007

08008084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d101      	bne.n	8008096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	e042      	b.n	800811c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800809c:	2b00      	cmp	r3, #0
 800809e:	d106      	bne.n	80080ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f7fa f88f 	bl	80021cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2224      	movs	r2, #36	@ 0x24
 80080b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f022 0201 	bic.w	r2, r2, #1
 80080c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d002      	beq.n	80080d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 fe80 	bl	8008dd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f915 	bl	8008304 <UART_SetConfig>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d101      	bne.n	80080e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e01b      	b.n	800811c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685a      	ldr	r2, [r3, #4]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	689a      	ldr	r2, [r3, #8]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008102:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f042 0201 	orr.w	r2, r2, #1
 8008112:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 feff 	bl	8008f18 <UART_CheckIdleState>
 800811a:	4603      	mov	r3, r0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b08a      	sub	sp, #40	@ 0x28
 8008128:	af02      	add	r7, sp, #8
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	603b      	str	r3, [r7, #0]
 8008130:	4613      	mov	r3, r2
 8008132:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813a:	2b20      	cmp	r3, #32
 800813c:	d17b      	bne.n	8008236 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d002      	beq.n	800814a <HAL_UART_Transmit+0x26>
 8008144:	88fb      	ldrh	r3, [r7, #6]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d101      	bne.n	800814e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e074      	b.n	8008238 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2221      	movs	r2, #33	@ 0x21
 800815a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800815e:	f7fa faef 	bl	8002740 <HAL_GetTick>
 8008162:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	88fa      	ldrh	r2, [r7, #6]
 8008168:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	88fa      	ldrh	r2, [r7, #6]
 8008170:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800817c:	d108      	bne.n	8008190 <HAL_UART_Transmit+0x6c>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d104      	bne.n	8008190 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008186:	2300      	movs	r3, #0
 8008188:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	61bb      	str	r3, [r7, #24]
 800818e:	e003      	b.n	8008198 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008194:	2300      	movs	r3, #0
 8008196:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008198:	e030      	b.n	80081fc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	9300      	str	r3, [sp, #0]
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	2200      	movs	r2, #0
 80081a2:	2180      	movs	r1, #128	@ 0x80
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f000 ff61 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 80081aa:	4603      	mov	r3, r0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d005      	beq.n	80081bc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2220      	movs	r2, #32
 80081b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e03d      	b.n	8008238 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d10b      	bne.n	80081da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	881b      	ldrh	r3, [r3, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	3302      	adds	r3, #2
 80081d6:	61bb      	str	r3, [r7, #24]
 80081d8:	e007      	b.n	80081ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	781a      	ldrb	r2, [r3, #0]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	3301      	adds	r3, #1
 80081e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008202:	b29b      	uxth	r3, r3
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1c8      	bne.n	800819a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	9300      	str	r3, [sp, #0]
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	2200      	movs	r2, #0
 8008210:	2140      	movs	r1, #64	@ 0x40
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f000 ff2a 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8008218:	4603      	mov	r3, r0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d005      	beq.n	800822a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2220      	movs	r2, #32
 8008222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008226:	2303      	movs	r3, #3
 8008228:	e006      	b.n	8008238 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2220      	movs	r2, #32
 800822e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008232:	2300      	movs	r3, #0
 8008234:	e000      	b.n	8008238 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008236:	2302      	movs	r3, #2
  }
}
 8008238:	4618      	mov	r0, r3
 800823a:	3720      	adds	r7, #32
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b08a      	sub	sp, #40	@ 0x28
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	4613      	mov	r3, r2
 800824c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008254:	2b20      	cmp	r3, #32
 8008256:	d137      	bne.n	80082c8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <HAL_UART_Receive_IT+0x24>
 800825e:	88fb      	ldrh	r3, [r7, #6]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d101      	bne.n	8008268 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e030      	b.n	80082ca <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2200      	movs	r2, #0
 800826c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a18      	ldr	r2, [pc, #96]	@ (80082d4 <HAL_UART_Receive_IT+0x94>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d01f      	beq.n	80082b8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d018      	beq.n	80082b8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	e853 3f00 	ldrex	r3, [r3]
 8008292:	613b      	str	r3, [r7, #16]
   return(result);
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800829a:	627b      	str	r3, [r7, #36]	@ 0x24
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	461a      	mov	r2, r3
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a4:	623b      	str	r3, [r7, #32]
 80082a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a8:	69f9      	ldr	r1, [r7, #28]
 80082aa:	6a3a      	ldr	r2, [r7, #32]
 80082ac:	e841 2300 	strex	r3, r2, [r1]
 80082b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1e6      	bne.n	8008286 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082b8:	88fb      	ldrh	r3, [r7, #6]
 80082ba:	461a      	mov	r2, r3
 80082bc:	68b9      	ldr	r1, [r7, #8]
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f000 ff42 	bl	8009148 <UART_Start_Receive_IT>
 80082c4:	4603      	mov	r3, r0
 80082c6:	e000      	b.n	80082ca <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80082c8:	2302      	movs	r3, #2
  }
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3728      	adds	r7, #40	@ 0x28
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	58000c00 	.word	0x58000c00

080082d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	460b      	mov	r3, r1
 80082f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008308:	b092      	sub	sp, #72	@ 0x48
 800830a:	af00      	add	r7, sp, #0
 800830c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	689a      	ldr	r2, [r3, #8]
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	691b      	ldr	r3, [r3, #16]
 800831c:	431a      	orrs	r2, r3
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	431a      	orrs	r2, r3
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	69db      	ldr	r3, [r3, #28]
 8008328:	4313      	orrs	r3, r2
 800832a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	4bbe      	ldr	r3, [pc, #760]	@ (800862c <UART_SetConfig+0x328>)
 8008334:	4013      	ands	r3, r2
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	6812      	ldr	r2, [r2, #0]
 800833a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800833c:	430b      	orrs	r3, r1
 800833e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	68da      	ldr	r2, [r3, #12]
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4ab3      	ldr	r2, [pc, #716]	@ (8008630 <UART_SetConfig+0x32c>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d004      	beq.n	8008370 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	6a1b      	ldr	r3, [r3, #32]
 800836a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800836c:	4313      	orrs	r3, r2
 800836e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689a      	ldr	r2, [r3, #8]
 8008376:	4baf      	ldr	r3, [pc, #700]	@ (8008634 <UART_SetConfig+0x330>)
 8008378:	4013      	ands	r3, r2
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	6812      	ldr	r2, [r2, #0]
 800837e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008380:	430b      	orrs	r3, r1
 8008382:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800838a:	f023 010f 	bic.w	r1, r3, #15
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4aa6      	ldr	r2, [pc, #664]	@ (8008638 <UART_SetConfig+0x334>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d177      	bne.n	8008494 <UART_SetConfig+0x190>
 80083a4:	4ba5      	ldr	r3, [pc, #660]	@ (800863c <UART_SetConfig+0x338>)
 80083a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083ac:	2b28      	cmp	r3, #40	@ 0x28
 80083ae:	d86d      	bhi.n	800848c <UART_SetConfig+0x188>
 80083b0:	a201      	add	r2, pc, #4	@ (adr r2, 80083b8 <UART_SetConfig+0xb4>)
 80083b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b6:	bf00      	nop
 80083b8:	0800845d 	.word	0x0800845d
 80083bc:	0800848d 	.word	0x0800848d
 80083c0:	0800848d 	.word	0x0800848d
 80083c4:	0800848d 	.word	0x0800848d
 80083c8:	0800848d 	.word	0x0800848d
 80083cc:	0800848d 	.word	0x0800848d
 80083d0:	0800848d 	.word	0x0800848d
 80083d4:	0800848d 	.word	0x0800848d
 80083d8:	08008465 	.word	0x08008465
 80083dc:	0800848d 	.word	0x0800848d
 80083e0:	0800848d 	.word	0x0800848d
 80083e4:	0800848d 	.word	0x0800848d
 80083e8:	0800848d 	.word	0x0800848d
 80083ec:	0800848d 	.word	0x0800848d
 80083f0:	0800848d 	.word	0x0800848d
 80083f4:	0800848d 	.word	0x0800848d
 80083f8:	0800846d 	.word	0x0800846d
 80083fc:	0800848d 	.word	0x0800848d
 8008400:	0800848d 	.word	0x0800848d
 8008404:	0800848d 	.word	0x0800848d
 8008408:	0800848d 	.word	0x0800848d
 800840c:	0800848d 	.word	0x0800848d
 8008410:	0800848d 	.word	0x0800848d
 8008414:	0800848d 	.word	0x0800848d
 8008418:	08008475 	.word	0x08008475
 800841c:	0800848d 	.word	0x0800848d
 8008420:	0800848d 	.word	0x0800848d
 8008424:	0800848d 	.word	0x0800848d
 8008428:	0800848d 	.word	0x0800848d
 800842c:	0800848d 	.word	0x0800848d
 8008430:	0800848d 	.word	0x0800848d
 8008434:	0800848d 	.word	0x0800848d
 8008438:	0800847d 	.word	0x0800847d
 800843c:	0800848d 	.word	0x0800848d
 8008440:	0800848d 	.word	0x0800848d
 8008444:	0800848d 	.word	0x0800848d
 8008448:	0800848d 	.word	0x0800848d
 800844c:	0800848d 	.word	0x0800848d
 8008450:	0800848d 	.word	0x0800848d
 8008454:	0800848d 	.word	0x0800848d
 8008458:	08008485 	.word	0x08008485
 800845c:	2301      	movs	r3, #1
 800845e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008462:	e222      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008464:	2304      	movs	r3, #4
 8008466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800846a:	e21e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800846c:	2308      	movs	r3, #8
 800846e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008472:	e21a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008474:	2310      	movs	r3, #16
 8008476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800847a:	e216      	b.n	80088aa <UART_SetConfig+0x5a6>
 800847c:	2320      	movs	r3, #32
 800847e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008482:	e212      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008484:	2340      	movs	r3, #64	@ 0x40
 8008486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800848a:	e20e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800848c:	2380      	movs	r3, #128	@ 0x80
 800848e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008492:	e20a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a69      	ldr	r2, [pc, #420]	@ (8008640 <UART_SetConfig+0x33c>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d130      	bne.n	8008500 <UART_SetConfig+0x1fc>
 800849e:	4b67      	ldr	r3, [pc, #412]	@ (800863c <UART_SetConfig+0x338>)
 80084a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	2b05      	cmp	r3, #5
 80084a8:	d826      	bhi.n	80084f8 <UART_SetConfig+0x1f4>
 80084aa:	a201      	add	r2, pc, #4	@ (adr r2, 80084b0 <UART_SetConfig+0x1ac>)
 80084ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b0:	080084c9 	.word	0x080084c9
 80084b4:	080084d1 	.word	0x080084d1
 80084b8:	080084d9 	.word	0x080084d9
 80084bc:	080084e1 	.word	0x080084e1
 80084c0:	080084e9 	.word	0x080084e9
 80084c4:	080084f1 	.word	0x080084f1
 80084c8:	2300      	movs	r3, #0
 80084ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ce:	e1ec      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084d0:	2304      	movs	r3, #4
 80084d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084d6:	e1e8      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084d8:	2308      	movs	r3, #8
 80084da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084de:	e1e4      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084e0:	2310      	movs	r3, #16
 80084e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084e6:	e1e0      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084e8:	2320      	movs	r3, #32
 80084ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ee:	e1dc      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084f0:	2340      	movs	r3, #64	@ 0x40
 80084f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084f6:	e1d8      	b.n	80088aa <UART_SetConfig+0x5a6>
 80084f8:	2380      	movs	r3, #128	@ 0x80
 80084fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084fe:	e1d4      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a4f      	ldr	r2, [pc, #316]	@ (8008644 <UART_SetConfig+0x340>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d130      	bne.n	800856c <UART_SetConfig+0x268>
 800850a:	4b4c      	ldr	r3, [pc, #304]	@ (800863c <UART_SetConfig+0x338>)
 800850c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800850e:	f003 0307 	and.w	r3, r3, #7
 8008512:	2b05      	cmp	r3, #5
 8008514:	d826      	bhi.n	8008564 <UART_SetConfig+0x260>
 8008516:	a201      	add	r2, pc, #4	@ (adr r2, 800851c <UART_SetConfig+0x218>)
 8008518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851c:	08008535 	.word	0x08008535
 8008520:	0800853d 	.word	0x0800853d
 8008524:	08008545 	.word	0x08008545
 8008528:	0800854d 	.word	0x0800854d
 800852c:	08008555 	.word	0x08008555
 8008530:	0800855d 	.word	0x0800855d
 8008534:	2300      	movs	r3, #0
 8008536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800853a:	e1b6      	b.n	80088aa <UART_SetConfig+0x5a6>
 800853c:	2304      	movs	r3, #4
 800853e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008542:	e1b2      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008544:	2308      	movs	r3, #8
 8008546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800854a:	e1ae      	b.n	80088aa <UART_SetConfig+0x5a6>
 800854c:	2310      	movs	r3, #16
 800854e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008552:	e1aa      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008554:	2320      	movs	r3, #32
 8008556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800855a:	e1a6      	b.n	80088aa <UART_SetConfig+0x5a6>
 800855c:	2340      	movs	r3, #64	@ 0x40
 800855e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008562:	e1a2      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008564:	2380      	movs	r3, #128	@ 0x80
 8008566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800856a:	e19e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a35      	ldr	r2, [pc, #212]	@ (8008648 <UART_SetConfig+0x344>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d130      	bne.n	80085d8 <UART_SetConfig+0x2d4>
 8008576:	4b31      	ldr	r3, [pc, #196]	@ (800863c <UART_SetConfig+0x338>)
 8008578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800857a:	f003 0307 	and.w	r3, r3, #7
 800857e:	2b05      	cmp	r3, #5
 8008580:	d826      	bhi.n	80085d0 <UART_SetConfig+0x2cc>
 8008582:	a201      	add	r2, pc, #4	@ (adr r2, 8008588 <UART_SetConfig+0x284>)
 8008584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008588:	080085a1 	.word	0x080085a1
 800858c:	080085a9 	.word	0x080085a9
 8008590:	080085b1 	.word	0x080085b1
 8008594:	080085b9 	.word	0x080085b9
 8008598:	080085c1 	.word	0x080085c1
 800859c:	080085c9 	.word	0x080085c9
 80085a0:	2300      	movs	r3, #0
 80085a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085a6:	e180      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085a8:	2304      	movs	r3, #4
 80085aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ae:	e17c      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085b0:	2308      	movs	r3, #8
 80085b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085b6:	e178      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085b8:	2310      	movs	r3, #16
 80085ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085be:	e174      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085c0:	2320      	movs	r3, #32
 80085c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085c6:	e170      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085c8:	2340      	movs	r3, #64	@ 0x40
 80085ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ce:	e16c      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085d0:	2380      	movs	r3, #128	@ 0x80
 80085d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d6:	e168      	b.n	80088aa <UART_SetConfig+0x5a6>
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a1b      	ldr	r2, [pc, #108]	@ (800864c <UART_SetConfig+0x348>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d142      	bne.n	8008668 <UART_SetConfig+0x364>
 80085e2:	4b16      	ldr	r3, [pc, #88]	@ (800863c <UART_SetConfig+0x338>)
 80085e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e6:	f003 0307 	and.w	r3, r3, #7
 80085ea:	2b05      	cmp	r3, #5
 80085ec:	d838      	bhi.n	8008660 <UART_SetConfig+0x35c>
 80085ee:	a201      	add	r2, pc, #4	@ (adr r2, 80085f4 <UART_SetConfig+0x2f0>)
 80085f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f4:	0800860d 	.word	0x0800860d
 80085f8:	08008615 	.word	0x08008615
 80085fc:	0800861d 	.word	0x0800861d
 8008600:	08008625 	.word	0x08008625
 8008604:	08008651 	.word	0x08008651
 8008608:	08008659 	.word	0x08008659
 800860c:	2300      	movs	r3, #0
 800860e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008612:	e14a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008614:	2304      	movs	r3, #4
 8008616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800861a:	e146      	b.n	80088aa <UART_SetConfig+0x5a6>
 800861c:	2308      	movs	r3, #8
 800861e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008622:	e142      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008624:	2310      	movs	r3, #16
 8008626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800862a:	e13e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800862c:	cfff69f3 	.word	0xcfff69f3
 8008630:	58000c00 	.word	0x58000c00
 8008634:	11fff4ff 	.word	0x11fff4ff
 8008638:	40011000 	.word	0x40011000
 800863c:	58024400 	.word	0x58024400
 8008640:	40004400 	.word	0x40004400
 8008644:	40004800 	.word	0x40004800
 8008648:	40004c00 	.word	0x40004c00
 800864c:	40005000 	.word	0x40005000
 8008650:	2320      	movs	r3, #32
 8008652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008656:	e128      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008658:	2340      	movs	r3, #64	@ 0x40
 800865a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800865e:	e124      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008660:	2380      	movs	r3, #128	@ 0x80
 8008662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008666:	e120      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4acb      	ldr	r2, [pc, #812]	@ (800899c <UART_SetConfig+0x698>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d176      	bne.n	8008760 <UART_SetConfig+0x45c>
 8008672:	4bcb      	ldr	r3, [pc, #812]	@ (80089a0 <UART_SetConfig+0x69c>)
 8008674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008676:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800867a:	2b28      	cmp	r3, #40	@ 0x28
 800867c:	d86c      	bhi.n	8008758 <UART_SetConfig+0x454>
 800867e:	a201      	add	r2, pc, #4	@ (adr r2, 8008684 <UART_SetConfig+0x380>)
 8008680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008684:	08008729 	.word	0x08008729
 8008688:	08008759 	.word	0x08008759
 800868c:	08008759 	.word	0x08008759
 8008690:	08008759 	.word	0x08008759
 8008694:	08008759 	.word	0x08008759
 8008698:	08008759 	.word	0x08008759
 800869c:	08008759 	.word	0x08008759
 80086a0:	08008759 	.word	0x08008759
 80086a4:	08008731 	.word	0x08008731
 80086a8:	08008759 	.word	0x08008759
 80086ac:	08008759 	.word	0x08008759
 80086b0:	08008759 	.word	0x08008759
 80086b4:	08008759 	.word	0x08008759
 80086b8:	08008759 	.word	0x08008759
 80086bc:	08008759 	.word	0x08008759
 80086c0:	08008759 	.word	0x08008759
 80086c4:	08008739 	.word	0x08008739
 80086c8:	08008759 	.word	0x08008759
 80086cc:	08008759 	.word	0x08008759
 80086d0:	08008759 	.word	0x08008759
 80086d4:	08008759 	.word	0x08008759
 80086d8:	08008759 	.word	0x08008759
 80086dc:	08008759 	.word	0x08008759
 80086e0:	08008759 	.word	0x08008759
 80086e4:	08008741 	.word	0x08008741
 80086e8:	08008759 	.word	0x08008759
 80086ec:	08008759 	.word	0x08008759
 80086f0:	08008759 	.word	0x08008759
 80086f4:	08008759 	.word	0x08008759
 80086f8:	08008759 	.word	0x08008759
 80086fc:	08008759 	.word	0x08008759
 8008700:	08008759 	.word	0x08008759
 8008704:	08008749 	.word	0x08008749
 8008708:	08008759 	.word	0x08008759
 800870c:	08008759 	.word	0x08008759
 8008710:	08008759 	.word	0x08008759
 8008714:	08008759 	.word	0x08008759
 8008718:	08008759 	.word	0x08008759
 800871c:	08008759 	.word	0x08008759
 8008720:	08008759 	.word	0x08008759
 8008724:	08008751 	.word	0x08008751
 8008728:	2301      	movs	r3, #1
 800872a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800872e:	e0bc      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008730:	2304      	movs	r3, #4
 8008732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008736:	e0b8      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008738:	2308      	movs	r3, #8
 800873a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800873e:	e0b4      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008740:	2310      	movs	r3, #16
 8008742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008746:	e0b0      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008748:	2320      	movs	r3, #32
 800874a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800874e:	e0ac      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008750:	2340      	movs	r3, #64	@ 0x40
 8008752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008756:	e0a8      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008758:	2380      	movs	r3, #128	@ 0x80
 800875a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800875e:	e0a4      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a8f      	ldr	r2, [pc, #572]	@ (80089a4 <UART_SetConfig+0x6a0>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d130      	bne.n	80087cc <UART_SetConfig+0x4c8>
 800876a:	4b8d      	ldr	r3, [pc, #564]	@ (80089a0 <UART_SetConfig+0x69c>)
 800876c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800876e:	f003 0307 	and.w	r3, r3, #7
 8008772:	2b05      	cmp	r3, #5
 8008774:	d826      	bhi.n	80087c4 <UART_SetConfig+0x4c0>
 8008776:	a201      	add	r2, pc, #4	@ (adr r2, 800877c <UART_SetConfig+0x478>)
 8008778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800877c:	08008795 	.word	0x08008795
 8008780:	0800879d 	.word	0x0800879d
 8008784:	080087a5 	.word	0x080087a5
 8008788:	080087ad 	.word	0x080087ad
 800878c:	080087b5 	.word	0x080087b5
 8008790:	080087bd 	.word	0x080087bd
 8008794:	2300      	movs	r3, #0
 8008796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800879a:	e086      	b.n	80088aa <UART_SetConfig+0x5a6>
 800879c:	2304      	movs	r3, #4
 800879e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087a2:	e082      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087a4:	2308      	movs	r3, #8
 80087a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087aa:	e07e      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087ac:	2310      	movs	r3, #16
 80087ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087b2:	e07a      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087b4:	2320      	movs	r3, #32
 80087b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ba:	e076      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087bc:	2340      	movs	r3, #64	@ 0x40
 80087be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087c2:	e072      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087c4:	2380      	movs	r3, #128	@ 0x80
 80087c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ca:	e06e      	b.n	80088aa <UART_SetConfig+0x5a6>
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a75      	ldr	r2, [pc, #468]	@ (80089a8 <UART_SetConfig+0x6a4>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d130      	bne.n	8008838 <UART_SetConfig+0x534>
 80087d6:	4b72      	ldr	r3, [pc, #456]	@ (80089a0 <UART_SetConfig+0x69c>)
 80087d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087da:	f003 0307 	and.w	r3, r3, #7
 80087de:	2b05      	cmp	r3, #5
 80087e0:	d826      	bhi.n	8008830 <UART_SetConfig+0x52c>
 80087e2:	a201      	add	r2, pc, #4	@ (adr r2, 80087e8 <UART_SetConfig+0x4e4>)
 80087e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e8:	08008801 	.word	0x08008801
 80087ec:	08008809 	.word	0x08008809
 80087f0:	08008811 	.word	0x08008811
 80087f4:	08008819 	.word	0x08008819
 80087f8:	08008821 	.word	0x08008821
 80087fc:	08008829 	.word	0x08008829
 8008800:	2300      	movs	r3, #0
 8008802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008806:	e050      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008808:	2304      	movs	r3, #4
 800880a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800880e:	e04c      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008810:	2308      	movs	r3, #8
 8008812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008816:	e048      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008818:	2310      	movs	r3, #16
 800881a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800881e:	e044      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008820:	2320      	movs	r3, #32
 8008822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008826:	e040      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008828:	2340      	movs	r3, #64	@ 0x40
 800882a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800882e:	e03c      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008830:	2380      	movs	r3, #128	@ 0x80
 8008832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008836:	e038      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a5b      	ldr	r2, [pc, #364]	@ (80089ac <UART_SetConfig+0x6a8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d130      	bne.n	80088a4 <UART_SetConfig+0x5a0>
 8008842:	4b57      	ldr	r3, [pc, #348]	@ (80089a0 <UART_SetConfig+0x69c>)
 8008844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	2b05      	cmp	r3, #5
 800884c:	d826      	bhi.n	800889c <UART_SetConfig+0x598>
 800884e:	a201      	add	r2, pc, #4	@ (adr r2, 8008854 <UART_SetConfig+0x550>)
 8008850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008854:	0800886d 	.word	0x0800886d
 8008858:	08008875 	.word	0x08008875
 800885c:	0800887d 	.word	0x0800887d
 8008860:	08008885 	.word	0x08008885
 8008864:	0800888d 	.word	0x0800888d
 8008868:	08008895 	.word	0x08008895
 800886c:	2302      	movs	r3, #2
 800886e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008872:	e01a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008874:	2304      	movs	r3, #4
 8008876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800887a:	e016      	b.n	80088aa <UART_SetConfig+0x5a6>
 800887c:	2308      	movs	r3, #8
 800887e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008882:	e012      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008884:	2310      	movs	r3, #16
 8008886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800888a:	e00e      	b.n	80088aa <UART_SetConfig+0x5a6>
 800888c:	2320      	movs	r3, #32
 800888e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008892:	e00a      	b.n	80088aa <UART_SetConfig+0x5a6>
 8008894:	2340      	movs	r3, #64	@ 0x40
 8008896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800889a:	e006      	b.n	80088aa <UART_SetConfig+0x5a6>
 800889c:	2380      	movs	r3, #128	@ 0x80
 800889e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088a2:	e002      	b.n	80088aa <UART_SetConfig+0x5a6>
 80088a4:	2380      	movs	r3, #128	@ 0x80
 80088a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a3f      	ldr	r2, [pc, #252]	@ (80089ac <UART_SetConfig+0x6a8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	f040 80f8 	bne.w	8008aa6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80088b6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80088ba:	2b20      	cmp	r3, #32
 80088bc:	dc46      	bgt.n	800894c <UART_SetConfig+0x648>
 80088be:	2b02      	cmp	r3, #2
 80088c0:	f2c0 8082 	blt.w	80089c8 <UART_SetConfig+0x6c4>
 80088c4:	3b02      	subs	r3, #2
 80088c6:	2b1e      	cmp	r3, #30
 80088c8:	d87e      	bhi.n	80089c8 <UART_SetConfig+0x6c4>
 80088ca:	a201      	add	r2, pc, #4	@ (adr r2, 80088d0 <UART_SetConfig+0x5cc>)
 80088cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d0:	08008953 	.word	0x08008953
 80088d4:	080089c9 	.word	0x080089c9
 80088d8:	0800895b 	.word	0x0800895b
 80088dc:	080089c9 	.word	0x080089c9
 80088e0:	080089c9 	.word	0x080089c9
 80088e4:	080089c9 	.word	0x080089c9
 80088e8:	0800896b 	.word	0x0800896b
 80088ec:	080089c9 	.word	0x080089c9
 80088f0:	080089c9 	.word	0x080089c9
 80088f4:	080089c9 	.word	0x080089c9
 80088f8:	080089c9 	.word	0x080089c9
 80088fc:	080089c9 	.word	0x080089c9
 8008900:	080089c9 	.word	0x080089c9
 8008904:	080089c9 	.word	0x080089c9
 8008908:	0800897b 	.word	0x0800897b
 800890c:	080089c9 	.word	0x080089c9
 8008910:	080089c9 	.word	0x080089c9
 8008914:	080089c9 	.word	0x080089c9
 8008918:	080089c9 	.word	0x080089c9
 800891c:	080089c9 	.word	0x080089c9
 8008920:	080089c9 	.word	0x080089c9
 8008924:	080089c9 	.word	0x080089c9
 8008928:	080089c9 	.word	0x080089c9
 800892c:	080089c9 	.word	0x080089c9
 8008930:	080089c9 	.word	0x080089c9
 8008934:	080089c9 	.word	0x080089c9
 8008938:	080089c9 	.word	0x080089c9
 800893c:	080089c9 	.word	0x080089c9
 8008940:	080089c9 	.word	0x080089c9
 8008944:	080089c9 	.word	0x080089c9
 8008948:	080089bb 	.word	0x080089bb
 800894c:	2b40      	cmp	r3, #64	@ 0x40
 800894e:	d037      	beq.n	80089c0 <UART_SetConfig+0x6bc>
 8008950:	e03a      	b.n	80089c8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008952:	f7fe fe23 	bl	800759c <HAL_RCCEx_GetD3PCLK1Freq>
 8008956:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008958:	e03c      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800895a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800895e:	4618      	mov	r0, r3
 8008960:	f7fe fe32 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008968:	e034      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800896a:	f107 0318 	add.w	r3, r7, #24
 800896e:	4618      	mov	r0, r3
 8008970:	f7fe ff7e 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008978:	e02c      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800897a:	4b09      	ldr	r3, [pc, #36]	@ (80089a0 <UART_SetConfig+0x69c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 0320 	and.w	r3, r3, #32
 8008982:	2b00      	cmp	r3, #0
 8008984:	d016      	beq.n	80089b4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008986:	4b06      	ldr	r3, [pc, #24]	@ (80089a0 <UART_SetConfig+0x69c>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	08db      	lsrs	r3, r3, #3
 800898c:	f003 0303 	and.w	r3, r3, #3
 8008990:	4a07      	ldr	r2, [pc, #28]	@ (80089b0 <UART_SetConfig+0x6ac>)
 8008992:	fa22 f303 	lsr.w	r3, r2, r3
 8008996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008998:	e01c      	b.n	80089d4 <UART_SetConfig+0x6d0>
 800899a:	bf00      	nop
 800899c:	40011400 	.word	0x40011400
 80089a0:	58024400 	.word	0x58024400
 80089a4:	40007800 	.word	0x40007800
 80089a8:	40007c00 	.word	0x40007c00
 80089ac:	58000c00 	.word	0x58000c00
 80089b0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80089b4:	4b9d      	ldr	r3, [pc, #628]	@ (8008c2c <UART_SetConfig+0x928>)
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089b8:	e00c      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80089ba:	4b9d      	ldr	r3, [pc, #628]	@ (8008c30 <UART_SetConfig+0x92c>)
 80089bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089be:	e009      	b.n	80089d4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089c6:	e005      	b.n	80089d4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80089c8:	2300      	movs	r3, #0
 80089ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80089d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f000 81de 	beq.w	8008d98 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e0:	4a94      	ldr	r2, [pc, #592]	@ (8008c34 <UART_SetConfig+0x930>)
 80089e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089e6:	461a      	mov	r2, r3
 80089e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80089ee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	685a      	ldr	r2, [r3, #4]
 80089f4:	4613      	mov	r3, r2
 80089f6:	005b      	lsls	r3, r3, #1
 80089f8:	4413      	add	r3, r2
 80089fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d305      	bcc.n	8008a0c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d903      	bls.n	8008a14 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008a12:	e1c1      	b.n	8008d98 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a16:	2200      	movs	r2, #0
 8008a18:	60bb      	str	r3, [r7, #8]
 8008a1a:	60fa      	str	r2, [r7, #12]
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a20:	4a84      	ldr	r2, [pc, #528]	@ (8008c34 <UART_SetConfig+0x930>)
 8008a22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	2200      	movs	r2, #0
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	607a      	str	r2, [r7, #4]
 8008a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008a36:	f7f7 fca3 	bl	8000380 <__aeabi_uldivmod>
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	4610      	mov	r0, r2
 8008a40:	4619      	mov	r1, r3
 8008a42:	f04f 0200 	mov.w	r2, #0
 8008a46:	f04f 0300 	mov.w	r3, #0
 8008a4a:	020b      	lsls	r3, r1, #8
 8008a4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a50:	0202      	lsls	r2, r0, #8
 8008a52:	6979      	ldr	r1, [r7, #20]
 8008a54:	6849      	ldr	r1, [r1, #4]
 8008a56:	0849      	lsrs	r1, r1, #1
 8008a58:	2000      	movs	r0, #0
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	eb12 0804 	adds.w	r8, r2, r4
 8008a62:	eb43 0905 	adc.w	r9, r3, r5
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	469a      	mov	sl, r3
 8008a6e:	4693      	mov	fp, r2
 8008a70:	4652      	mov	r2, sl
 8008a72:	465b      	mov	r3, fp
 8008a74:	4640      	mov	r0, r8
 8008a76:	4649      	mov	r1, r9
 8008a78:	f7f7 fc82 	bl	8000380 <__aeabi_uldivmod>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	460b      	mov	r3, r1
 8008a80:	4613      	mov	r3, r2
 8008a82:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a8a:	d308      	bcc.n	8008a9e <UART_SetConfig+0x79a>
 8008a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a92:	d204      	bcs.n	8008a9e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a9a:	60da      	str	r2, [r3, #12]
 8008a9c:	e17c      	b.n	8008d98 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008aa4:	e178      	b.n	8008d98 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aae:	f040 80c5 	bne.w	8008c3c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008ab2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008ab6:	2b20      	cmp	r3, #32
 8008ab8:	dc48      	bgt.n	8008b4c <UART_SetConfig+0x848>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	db7b      	blt.n	8008bb6 <UART_SetConfig+0x8b2>
 8008abe:	2b20      	cmp	r3, #32
 8008ac0:	d879      	bhi.n	8008bb6 <UART_SetConfig+0x8b2>
 8008ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ac8 <UART_SetConfig+0x7c4>)
 8008ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ac8:	08008b53 	.word	0x08008b53
 8008acc:	08008b5b 	.word	0x08008b5b
 8008ad0:	08008bb7 	.word	0x08008bb7
 8008ad4:	08008bb7 	.word	0x08008bb7
 8008ad8:	08008b63 	.word	0x08008b63
 8008adc:	08008bb7 	.word	0x08008bb7
 8008ae0:	08008bb7 	.word	0x08008bb7
 8008ae4:	08008bb7 	.word	0x08008bb7
 8008ae8:	08008b73 	.word	0x08008b73
 8008aec:	08008bb7 	.word	0x08008bb7
 8008af0:	08008bb7 	.word	0x08008bb7
 8008af4:	08008bb7 	.word	0x08008bb7
 8008af8:	08008bb7 	.word	0x08008bb7
 8008afc:	08008bb7 	.word	0x08008bb7
 8008b00:	08008bb7 	.word	0x08008bb7
 8008b04:	08008bb7 	.word	0x08008bb7
 8008b08:	08008b83 	.word	0x08008b83
 8008b0c:	08008bb7 	.word	0x08008bb7
 8008b10:	08008bb7 	.word	0x08008bb7
 8008b14:	08008bb7 	.word	0x08008bb7
 8008b18:	08008bb7 	.word	0x08008bb7
 8008b1c:	08008bb7 	.word	0x08008bb7
 8008b20:	08008bb7 	.word	0x08008bb7
 8008b24:	08008bb7 	.word	0x08008bb7
 8008b28:	08008bb7 	.word	0x08008bb7
 8008b2c:	08008bb7 	.word	0x08008bb7
 8008b30:	08008bb7 	.word	0x08008bb7
 8008b34:	08008bb7 	.word	0x08008bb7
 8008b38:	08008bb7 	.word	0x08008bb7
 8008b3c:	08008bb7 	.word	0x08008bb7
 8008b40:	08008bb7 	.word	0x08008bb7
 8008b44:	08008bb7 	.word	0x08008bb7
 8008b48:	08008ba9 	.word	0x08008ba9
 8008b4c:	2b40      	cmp	r3, #64	@ 0x40
 8008b4e:	d02e      	beq.n	8008bae <UART_SetConfig+0x8aa>
 8008b50:	e031      	b.n	8008bb6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b52:	f7fc fd6d 	bl	8005630 <HAL_RCC_GetPCLK1Freq>
 8008b56:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b58:	e033      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b5a:	f7fc fd7f 	bl	800565c <HAL_RCC_GetPCLK2Freq>
 8008b5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b60:	e02f      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b66:	4618      	mov	r0, r3
 8008b68:	f7fe fd2e 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b70:	e027      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b72:	f107 0318 	add.w	r3, r7, #24
 8008b76:	4618      	mov	r0, r3
 8008b78:	f7fe fe7a 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b80:	e01f      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b82:	4b2d      	ldr	r3, [pc, #180]	@ (8008c38 <UART_SetConfig+0x934>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 0320 	and.w	r3, r3, #32
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d009      	beq.n	8008ba2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8008c38 <UART_SetConfig+0x934>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	08db      	lsrs	r3, r3, #3
 8008b94:	f003 0303 	and.w	r3, r3, #3
 8008b98:	4a24      	ldr	r2, [pc, #144]	@ (8008c2c <UART_SetConfig+0x928>)
 8008b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8008b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008ba0:	e00f      	b.n	8008bc2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008ba2:	4b22      	ldr	r3, [pc, #136]	@ (8008c2c <UART_SetConfig+0x928>)
 8008ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ba6:	e00c      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008ba8:	4b21      	ldr	r3, [pc, #132]	@ (8008c30 <UART_SetConfig+0x92c>)
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bac:	e009      	b.n	8008bc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb4:	e005      	b.n	8008bc2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008bc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 80e7 	beq.w	8008d98 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bce:	4a19      	ldr	r2, [pc, #100]	@ (8008c34 <UART_SetConfig+0x930>)
 8008bd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bdc:	005a      	lsls	r2, r3, #1
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	085b      	lsrs	r3, r3, #1
 8008be4:	441a      	add	r2, r3
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf2:	2b0f      	cmp	r3, #15
 8008bf4:	d916      	bls.n	8008c24 <UART_SetConfig+0x920>
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bfc:	d212      	bcs.n	8008c24 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	f023 030f 	bic.w	r3, r3, #15
 8008c06:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	085b      	lsrs	r3, r3, #1
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	f003 0307 	and.w	r3, r3, #7
 8008c12:	b29a      	uxth	r2, r3
 8008c14:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008c16:	4313      	orrs	r3, r2
 8008c18:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008c20:	60da      	str	r2, [r3, #12]
 8008c22:	e0b9      	b.n	8008d98 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008c2a:	e0b5      	b.n	8008d98 <UART_SetConfig+0xa94>
 8008c2c:	03d09000 	.word	0x03d09000
 8008c30:	003d0900 	.word	0x003d0900
 8008c34:	0800b26c 	.word	0x0800b26c
 8008c38:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008c3c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008c40:	2b20      	cmp	r3, #32
 8008c42:	dc49      	bgt.n	8008cd8 <UART_SetConfig+0x9d4>
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	db7c      	blt.n	8008d42 <UART_SetConfig+0xa3e>
 8008c48:	2b20      	cmp	r3, #32
 8008c4a:	d87a      	bhi.n	8008d42 <UART_SetConfig+0xa3e>
 8008c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8008c54 <UART_SetConfig+0x950>)
 8008c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c52:	bf00      	nop
 8008c54:	08008cdf 	.word	0x08008cdf
 8008c58:	08008ce7 	.word	0x08008ce7
 8008c5c:	08008d43 	.word	0x08008d43
 8008c60:	08008d43 	.word	0x08008d43
 8008c64:	08008cef 	.word	0x08008cef
 8008c68:	08008d43 	.word	0x08008d43
 8008c6c:	08008d43 	.word	0x08008d43
 8008c70:	08008d43 	.word	0x08008d43
 8008c74:	08008cff 	.word	0x08008cff
 8008c78:	08008d43 	.word	0x08008d43
 8008c7c:	08008d43 	.word	0x08008d43
 8008c80:	08008d43 	.word	0x08008d43
 8008c84:	08008d43 	.word	0x08008d43
 8008c88:	08008d43 	.word	0x08008d43
 8008c8c:	08008d43 	.word	0x08008d43
 8008c90:	08008d43 	.word	0x08008d43
 8008c94:	08008d0f 	.word	0x08008d0f
 8008c98:	08008d43 	.word	0x08008d43
 8008c9c:	08008d43 	.word	0x08008d43
 8008ca0:	08008d43 	.word	0x08008d43
 8008ca4:	08008d43 	.word	0x08008d43
 8008ca8:	08008d43 	.word	0x08008d43
 8008cac:	08008d43 	.word	0x08008d43
 8008cb0:	08008d43 	.word	0x08008d43
 8008cb4:	08008d43 	.word	0x08008d43
 8008cb8:	08008d43 	.word	0x08008d43
 8008cbc:	08008d43 	.word	0x08008d43
 8008cc0:	08008d43 	.word	0x08008d43
 8008cc4:	08008d43 	.word	0x08008d43
 8008cc8:	08008d43 	.word	0x08008d43
 8008ccc:	08008d43 	.word	0x08008d43
 8008cd0:	08008d43 	.word	0x08008d43
 8008cd4:	08008d35 	.word	0x08008d35
 8008cd8:	2b40      	cmp	r3, #64	@ 0x40
 8008cda:	d02e      	beq.n	8008d3a <UART_SetConfig+0xa36>
 8008cdc:	e031      	b.n	8008d42 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cde:	f7fc fca7 	bl	8005630 <HAL_RCC_GetPCLK1Freq>
 8008ce2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008ce4:	e033      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ce6:	f7fc fcb9 	bl	800565c <HAL_RCC_GetPCLK2Freq>
 8008cea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008cec:	e02f      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe fc68 	bl	80075c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfc:	e027      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cfe:	f107 0318 	add.w	r3, r7, #24
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fe fdb4 	bl	8007870 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d0c:	e01f      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8008dc4 <UART_SetConfig+0xac0>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 0320 	and.w	r3, r3, #32
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d009      	beq.n	8008d2e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8008dc4 <UART_SetConfig+0xac0>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	08db      	lsrs	r3, r3, #3
 8008d20:	f003 0303 	and.w	r3, r3, #3
 8008d24:	4a28      	ldr	r2, [pc, #160]	@ (8008dc8 <UART_SetConfig+0xac4>)
 8008d26:	fa22 f303 	lsr.w	r3, r2, r3
 8008d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008d2c:	e00f      	b.n	8008d4e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008d2e:	4b26      	ldr	r3, [pc, #152]	@ (8008dc8 <UART_SetConfig+0xac4>)
 8008d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d32:	e00c      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008d34:	4b25      	ldr	r3, [pc, #148]	@ (8008dcc <UART_SetConfig+0xac8>)
 8008d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d38:	e009      	b.n	8008d4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d40:	e005      	b.n	8008d4e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008d42:	2300      	movs	r3, #0
 8008d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008d4c:	bf00      	nop
    }

    if (pclk != 0U)
 8008d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d021      	beq.n	8008d98 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d58:	4a1d      	ldr	r2, [pc, #116]	@ (8008dd0 <UART_SetConfig+0xacc>)
 8008d5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d62:	fbb3 f2f2 	udiv	r2, r3, r2
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	085b      	lsrs	r3, r3, #1
 8008d6c:	441a      	add	r2, r3
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d76:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7a:	2b0f      	cmp	r3, #15
 8008d7c:	d909      	bls.n	8008d92 <UART_SetConfig+0xa8e>
 8008d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d84:	d205      	bcs.n	8008d92 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d88:	b29a      	uxth	r2, r3
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	60da      	str	r2, [r3, #12]
 8008d90:	e002      	b.n	8008d98 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	2200      	movs	r2, #0
 8008dac:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	2200      	movs	r2, #0
 8008db2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008db4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3748      	adds	r7, #72	@ 0x48
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dc2:	bf00      	nop
 8008dc4:	58024400 	.word	0x58024400
 8008dc8:	03d09000 	.word	0x03d09000
 8008dcc:	003d0900 	.word	0x003d0900
 8008dd0:	0800b26c 	.word	0x0800b26c

08008dd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de0:	f003 0308 	and.w	r3, r3, #8
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00a      	beq.n	8008dfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	430a      	orrs	r2, r1
 8008dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e02:	f003 0301 	and.w	r3, r3, #1
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00a      	beq.n	8008e20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	430a      	orrs	r2, r1
 8008e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00a      	beq.n	8008e42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	430a      	orrs	r2, r1
 8008e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e46:	f003 0304 	and.w	r3, r3, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00a      	beq.n	8008e64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	430a      	orrs	r2, r1
 8008e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e68:	f003 0310 	and.w	r3, r3, #16
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00a      	beq.n	8008e86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	430a      	orrs	r2, r1
 8008e84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e8a:	f003 0320 	and.w	r3, r3, #32
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d00a      	beq.n	8008ea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	430a      	orrs	r2, r1
 8008ea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01a      	beq.n	8008eea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	430a      	orrs	r2, r1
 8008ec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ece:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ed2:	d10a      	bne.n	8008eea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	430a      	orrs	r2, r1
 8008ee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00a      	beq.n	8008f0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	430a      	orrs	r2, r1
 8008f0a:	605a      	str	r2, [r3, #4]
  }
}
 8008f0c:	bf00      	nop
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b098      	sub	sp, #96	@ 0x60
 8008f1c:	af02      	add	r7, sp, #8
 8008f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f28:	f7f9 fc0a 	bl	8002740 <HAL_GetTick>
 8008f2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f003 0308 	and.w	r3, r3, #8
 8008f38:	2b08      	cmp	r3, #8
 8008f3a:	d12f      	bne.n	8008f9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008f40:	9300      	str	r3, [sp, #0]
 8008f42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f44:	2200      	movs	r2, #0
 8008f46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 f88e 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d022      	beq.n	8008f9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5e:	e853 3f00 	ldrex	r3, [r3]
 8008f62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	461a      	mov	r2, r3
 8008f72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f7c:	e841 2300 	strex	r3, r2, [r1]
 8008f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1e6      	bne.n	8008f56 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2220      	movs	r2, #32
 8008f8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	e063      	b.n	8009064 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f003 0304 	and.w	r3, r3, #4
 8008fa6:	2b04      	cmp	r3, #4
 8008fa8:	d149      	bne.n	800903e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008faa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 f857 	bl	800906c <UART_WaitOnFlagUntilTimeout>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d03c      	beq.n	800903e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fcc:	e853 3f00 	ldrex	r3, [r3]
 8008fd0:	623b      	str	r3, [r7, #32]
   return(result);
 8008fd2:	6a3b      	ldr	r3, [r7, #32]
 8008fd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	461a      	mov	r2, r3
 8008fe0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fe2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fe4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fe8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fea:	e841 2300 	strex	r3, r2, [r1]
 8008fee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1e6      	bne.n	8008fc4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	3308      	adds	r3, #8
 8008ffc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	e853 3f00 	ldrex	r3, [r3]
 8009004:	60fb      	str	r3, [r7, #12]
   return(result);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f023 0301 	bic.w	r3, r3, #1
 800900c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	3308      	adds	r3, #8
 8009014:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009016:	61fa      	str	r2, [r7, #28]
 8009018:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901a:	69b9      	ldr	r1, [r7, #24]
 800901c:	69fa      	ldr	r2, [r7, #28]
 800901e:	e841 2300 	strex	r3, r2, [r1]
 8009022:	617b      	str	r3, [r7, #20]
   return(result);
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1e5      	bne.n	8008ff6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2220      	movs	r2, #32
 800902e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e012      	b.n	8009064 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2220      	movs	r2, #32
 8009042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2220      	movs	r2, #32
 800904a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	3758      	adds	r7, #88	@ 0x58
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	603b      	str	r3, [r7, #0]
 8009078:	4613      	mov	r3, r2
 800907a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800907c:	e04f      	b.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009084:	d04b      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009086:	f7f9 fb5b 	bl	8002740 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	69ba      	ldr	r2, [r7, #24]
 8009092:	429a      	cmp	r2, r3
 8009094:	d302      	bcc.n	800909c <UART_WaitOnFlagUntilTimeout+0x30>
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d101      	bne.n	80090a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	e04e      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f003 0304 	and.w	r3, r3, #4
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d037      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	2b80      	cmp	r3, #128	@ 0x80
 80090b2:	d034      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2b40      	cmp	r3, #64	@ 0x40
 80090b8:	d031      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	69db      	ldr	r3, [r3, #28]
 80090c0:	f003 0308 	and.w	r3, r3, #8
 80090c4:	2b08      	cmp	r3, #8
 80090c6:	d110      	bne.n	80090ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2208      	movs	r2, #8
 80090ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f000 f95b 	bl	800938c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2208      	movs	r2, #8
 80090da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e029      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	69db      	ldr	r3, [r3, #28]
 80090f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090f8:	d111      	bne.n	800911e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009102:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 f941 	bl	800938c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2220      	movs	r2, #32
 800910e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800911a:	2303      	movs	r3, #3
 800911c:	e00f      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	69da      	ldr	r2, [r3, #28]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	4013      	ands	r3, r2
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	429a      	cmp	r2, r3
 800912c:	bf0c      	ite	eq
 800912e:	2301      	moveq	r3, #1
 8009130:	2300      	movne	r3, #0
 8009132:	b2db      	uxtb	r3, r3
 8009134:	461a      	mov	r2, r3
 8009136:	79fb      	ldrb	r3, [r7, #7]
 8009138:	429a      	cmp	r2, r3
 800913a:	d0a0      	beq.n	800907e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
	...

08009148 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009148:	b480      	push	{r7}
 800914a:	b0a3      	sub	sp, #140	@ 0x8c
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	4613      	mov	r3, r2
 8009154:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	68ba      	ldr	r2, [r7, #8]
 800915a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	88fa      	ldrh	r2, [r7, #6]
 8009160:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	88fa      	ldrh	r2, [r7, #6]
 8009168:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800917a:	d10e      	bne.n	800919a <UART_Start_Receive_IT+0x52>
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d105      	bne.n	8009190 <UART_Start_Receive_IT+0x48>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800918a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800918e:	e02d      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	22ff      	movs	r2, #255	@ 0xff
 8009194:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009198:	e028      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d10d      	bne.n	80091be <UART_Start_Receive_IT+0x76>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d104      	bne.n	80091b4 <UART_Start_Receive_IT+0x6c>
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	22ff      	movs	r2, #255	@ 0xff
 80091ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091b2:	e01b      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	227f      	movs	r2, #127	@ 0x7f
 80091b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091bc:	e016      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091c6:	d10d      	bne.n	80091e4 <UART_Start_Receive_IT+0x9c>
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d104      	bne.n	80091da <UART_Start_Receive_IT+0x92>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	227f      	movs	r2, #127	@ 0x7f
 80091d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091d8:	e008      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	223f      	movs	r2, #63	@ 0x3f
 80091de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091e2:	e003      	b.n	80091ec <UART_Start_Receive_IT+0xa4>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2222      	movs	r2, #34	@ 0x22
 80091f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	3308      	adds	r3, #8
 8009202:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009204:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009206:	e853 3f00 	ldrex	r3, [r3]
 800920a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800920c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800920e:	f043 0301 	orr.w	r3, r3, #1
 8009212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3308      	adds	r3, #8
 800921c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009220:	673a      	str	r2, [r7, #112]	@ 0x70
 8009222:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009224:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009226:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009228:	e841 2300 	strex	r3, r2, [r1]
 800922c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800922e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009230:	2b00      	cmp	r3, #0
 8009232:	d1e3      	bne.n	80091fc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800923c:	d14f      	bne.n	80092de <UART_Start_Receive_IT+0x196>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009244:	88fa      	ldrh	r2, [r7, #6]
 8009246:	429a      	cmp	r2, r3
 8009248:	d349      	bcc.n	80092de <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009252:	d107      	bne.n	8009264 <UART_Start_Receive_IT+0x11c>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	691b      	ldr	r3, [r3, #16]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d103      	bne.n	8009264 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4a47      	ldr	r2, [pc, #284]	@ (800937c <UART_Start_Receive_IT+0x234>)
 8009260:	675a      	str	r2, [r3, #116]	@ 0x74
 8009262:	e002      	b.n	800926a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	4a46      	ldr	r2, [pc, #280]	@ (8009380 <UART_Start_Receive_IT+0x238>)
 8009268:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d01a      	beq.n	80092a8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009278:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800927a:	e853 3f00 	ldrex	r3, [r3]
 800927e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009280:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009286:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009294:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009296:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009298:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800929a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800929c:	e841 2300 	strex	r3, r2, [r1]
 80092a0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80092a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d1e4      	bne.n	8009272 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3308      	adds	r3, #8
 80092ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b2:	e853 3f00 	ldrex	r3, [r3]
 80092b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	3308      	adds	r3, #8
 80092c6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80092c8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80092ca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80092ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092d0:	e841 2300 	strex	r3, r2, [r1]
 80092d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80092d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d1e5      	bne.n	80092a8 <UART_Start_Receive_IT+0x160>
 80092dc:	e046      	b.n	800936c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092e6:	d107      	bne.n	80092f8 <UART_Start_Receive_IT+0x1b0>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	691b      	ldr	r3, [r3, #16]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d103      	bne.n	80092f8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	4a24      	ldr	r2, [pc, #144]	@ (8009384 <UART_Start_Receive_IT+0x23c>)
 80092f4:	675a      	str	r2, [r3, #116]	@ 0x74
 80092f6:	e002      	b.n	80092fe <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	4a23      	ldr	r2, [pc, #140]	@ (8009388 <UART_Start_Receive_IT+0x240>)
 80092fc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d019      	beq.n	800933a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930e:	e853 3f00 	ldrex	r3, [r3]
 8009312:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009316:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800931a:	677b      	str	r3, [r7, #116]	@ 0x74
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	461a      	mov	r2, r3
 8009322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009324:	637b      	str	r3, [r7, #52]	@ 0x34
 8009326:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009328:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800932a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800932c:	e841 2300 	strex	r3, r2, [r1]
 8009330:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1e6      	bne.n	8009306 <UART_Start_Receive_IT+0x1be>
 8009338:	e018      	b.n	800936c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	e853 3f00 	ldrex	r3, [r3]
 8009346:	613b      	str	r3, [r7, #16]
   return(result);
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	f043 0320 	orr.w	r3, r3, #32
 800934e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	461a      	mov	r2, r3
 8009356:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009358:	623b      	str	r3, [r7, #32]
 800935a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935c:	69f9      	ldr	r1, [r7, #28]
 800935e:	6a3a      	ldr	r2, [r7, #32]
 8009360:	e841 2300 	strex	r3, r2, [r1]
 8009364:	61bb      	str	r3, [r7, #24]
   return(result);
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d1e6      	bne.n	800933a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	378c      	adds	r7, #140	@ 0x8c
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	08009b2d 	.word	0x08009b2d
 8009380:	080097c9 	.word	0x080097c9
 8009384:	08009611 	.word	0x08009611
 8009388:	08009459 	.word	0x08009459

0800938c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800938c:	b480      	push	{r7}
 800938e:	b095      	sub	sp, #84	@ 0x54
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939c:	e853 3f00 	ldrex	r3, [r3]
 80093a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80093b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093ba:	e841 2300 	strex	r3, r2, [r1]
 80093be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1e6      	bne.n	8009394 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3308      	adds	r3, #8
 80093cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ce:	6a3b      	ldr	r3, [r7, #32]
 80093d0:	e853 3f00 	ldrex	r3, [r3]
 80093d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80093d6:	69fa      	ldr	r2, [r7, #28]
 80093d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009454 <UART_EndRxTransfer+0xc8>)
 80093da:	4013      	ands	r3, r2
 80093dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	3308      	adds	r3, #8
 80093e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e5      	bne.n	80093c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d118      	bne.n	8009434 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	f023 0310 	bic.w	r3, r3, #16
 8009416:	647b      	str	r3, [r7, #68]	@ 0x44
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	461a      	mov	r2, r3
 800941e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009420:	61bb      	str	r3, [r7, #24]
 8009422:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6979      	ldr	r1, [r7, #20]
 8009426:	69ba      	ldr	r2, [r7, #24]
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	613b      	str	r3, [r7, #16]
   return(result);
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e6      	bne.n	8009402 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2220      	movs	r2, #32
 8009438:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009448:	bf00      	nop
 800944a:	3754      	adds	r7, #84	@ 0x54
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	effffffe 	.word	0xeffffffe

08009458 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b09c      	sub	sp, #112	@ 0x70
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009466:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009470:	2b22      	cmp	r3, #34	@ 0x22
 8009472:	f040 80be 	bne.w	80095f2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800947c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009480:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009484:	b2d9      	uxtb	r1, r3
 8009486:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800948a:	b2da      	uxtb	r2, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009490:	400a      	ands	r2, r1
 8009492:	b2d2      	uxtb	r2, r2
 8009494:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800949a:	1c5a      	adds	r2, r3, #1
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	3b01      	subs	r3, #1
 80094aa:	b29a      	uxth	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f040 80a1 	bne.w	8009602 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	461a      	mov	r2, r3
 80094dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80094e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094e6:	e841 2300 	strex	r3, r2, [r1]
 80094ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e6      	bne.n	80094c0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3308      	adds	r3, #8
 80094f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fc:	e853 3f00 	ldrex	r3, [r3]
 8009500:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009504:	f023 0301 	bic.w	r3, r3, #1
 8009508:	667b      	str	r3, [r7, #100]	@ 0x64
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009512:	647a      	str	r2, [r7, #68]	@ 0x44
 8009514:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009516:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009518:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800951a:	e841 2300 	strex	r3, r2, [r1]
 800951e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1e5      	bne.n	80094f2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2220      	movs	r2, #32
 800952a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a33      	ldr	r2, [pc, #204]	@ (800960c <UART_RxISR_8BIT+0x1b4>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d01f      	beq.n	8009584 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800954e:	2b00      	cmp	r3, #0
 8009550:	d018      	beq.n	8009584 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955a:	e853 3f00 	ldrex	r3, [r3]
 800955e:	623b      	str	r3, [r7, #32]
   return(result);
 8009560:	6a3b      	ldr	r3, [r7, #32]
 8009562:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009566:	663b      	str	r3, [r7, #96]	@ 0x60
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	461a      	mov	r2, r3
 800956e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009570:	633b      	str	r3, [r7, #48]	@ 0x30
 8009572:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009574:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009578:	e841 2300 	strex	r3, r2, [r1]
 800957c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800957e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009580:	2b00      	cmp	r3, #0
 8009582:	d1e6      	bne.n	8009552 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009588:	2b01      	cmp	r3, #1
 800958a:	d12e      	bne.n	80095ea <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	e853 3f00 	ldrex	r3, [r3]
 800959e:	60fb      	str	r3, [r7, #12]
   return(result);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f023 0310 	bic.w	r3, r3, #16
 80095a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	461a      	mov	r2, r3
 80095ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095b0:	61fb      	str	r3, [r7, #28]
 80095b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b4:	69b9      	ldr	r1, [r7, #24]
 80095b6:	69fa      	ldr	r2, [r7, #28]
 80095b8:	e841 2300 	strex	r3, r2, [r1]
 80095bc:	617b      	str	r3, [r7, #20]
   return(result);
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1e6      	bne.n	8009592 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	f003 0310 	and.w	r3, r3, #16
 80095ce:	2b10      	cmp	r3, #16
 80095d0:	d103      	bne.n	80095da <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2210      	movs	r2, #16
 80095d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095e0:	4619      	mov	r1, r3
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f7fe fe82 	bl	80082ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095e8:	e00b      	b.n	8009602 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f7f8 fba8 	bl	8001d40 <HAL_UART_RxCpltCallback>
}
 80095f0:	e007      	b.n	8009602 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	699a      	ldr	r2, [r3, #24]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f042 0208 	orr.w	r2, r2, #8
 8009600:	619a      	str	r2, [r3, #24]
}
 8009602:	bf00      	nop
 8009604:	3770      	adds	r7, #112	@ 0x70
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	58000c00 	.word	0x58000c00

08009610 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b09c      	sub	sp, #112	@ 0x70
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800961e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009628:	2b22      	cmp	r3, #34	@ 0x22
 800962a:	f040 80be 	bne.w	80097aa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009634:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800963c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800963e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009642:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009646:	4013      	ands	r3, r2
 8009648:	b29a      	uxth	r2, r3
 800964a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800964c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009652:	1c9a      	adds	r2, r3, #2
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800965e:	b29b      	uxth	r3, r3
 8009660:	3b01      	subs	r3, #1
 8009662:	b29a      	uxth	r2, r3
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009670:	b29b      	uxth	r3, r3
 8009672:	2b00      	cmp	r3, #0
 8009674:	f040 80a1 	bne.w	80097ba <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009680:	e853 3f00 	ldrex	r3, [r3]
 8009684:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800968c:	667b      	str	r3, [r7, #100]	@ 0x64
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009696:	657b      	str	r3, [r7, #84]	@ 0x54
 8009698:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800969c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800969e:	e841 2300 	strex	r3, r2, [r1]
 80096a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80096a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d1e6      	bne.n	8009678 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	3308      	adds	r3, #8
 80096b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096b4:	e853 3f00 	ldrex	r3, [r3]
 80096b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096bc:	f023 0301 	bic.w	r3, r3, #1
 80096c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	3308      	adds	r3, #8
 80096c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80096ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80096cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096d2:	e841 2300 	strex	r3, r2, [r1]
 80096d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1e5      	bne.n	80096aa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2220      	movs	r2, #32
 80096e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a33      	ldr	r2, [pc, #204]	@ (80097c4 <UART_RxISR_16BIT+0x1b4>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d01f      	beq.n	800973c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009706:	2b00      	cmp	r3, #0
 8009708:	d018      	beq.n	800973c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009710:	6a3b      	ldr	r3, [r7, #32]
 8009712:	e853 3f00 	ldrex	r3, [r3]
 8009716:	61fb      	str	r3, [r7, #28]
   return(result);
 8009718:	69fb      	ldr	r3, [r7, #28]
 800971a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800971e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	461a      	mov	r2, r3
 8009726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800972a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800972e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009730:	e841 2300 	strex	r3, r2, [r1]
 8009734:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1e6      	bne.n	800970a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009740:	2b01      	cmp	r3, #1
 8009742:	d12e      	bne.n	80097a2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	e853 3f00 	ldrex	r3, [r3]
 8009756:	60bb      	str	r3, [r7, #8]
   return(result);
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	f023 0310 	bic.w	r3, r3, #16
 800975e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	461a      	mov	r2, r3
 8009766:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009768:	61bb      	str	r3, [r7, #24]
 800976a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800976c:	6979      	ldr	r1, [r7, #20]
 800976e:	69ba      	ldr	r2, [r7, #24]
 8009770:	e841 2300 	strex	r3, r2, [r1]
 8009774:	613b      	str	r3, [r7, #16]
   return(result);
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d1e6      	bne.n	800974a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	69db      	ldr	r3, [r3, #28]
 8009782:	f003 0310 	and.w	r3, r3, #16
 8009786:	2b10      	cmp	r3, #16
 8009788:	d103      	bne.n	8009792 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	2210      	movs	r2, #16
 8009790:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009798:	4619      	mov	r1, r3
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f7fe fda6 	bl	80082ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097a0:	e00b      	b.n	80097ba <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f7f8 facc 	bl	8001d40 <HAL_UART_RxCpltCallback>
}
 80097a8:	e007      	b.n	80097ba <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	699a      	ldr	r2, [r3, #24]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f042 0208 	orr.w	r2, r2, #8
 80097b8:	619a      	str	r2, [r3, #24]
}
 80097ba:	bf00      	nop
 80097bc:	3770      	adds	r7, #112	@ 0x70
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop
 80097c4:	58000c00 	.word	0x58000c00

080097c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b0ac      	sub	sp, #176	@ 0xb0
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80097d6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	69db      	ldr	r3, [r3, #28]
 80097e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097fe:	2b22      	cmp	r3, #34	@ 0x22
 8009800:	f040 8181 	bne.w	8009b06 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800980a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800980e:	e124      	b.n	8009a5a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009816:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800981a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800981e:	b2d9      	uxtb	r1, r3
 8009820:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009824:	b2da      	uxtb	r2, r3
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800982a:	400a      	ands	r2, r1
 800982c:	b2d2      	uxtb	r2, r2
 800982e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009834:	1c5a      	adds	r2, r3, #1
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009840:	b29b      	uxth	r3, r3
 8009842:	3b01      	subs	r3, #1
 8009844:	b29a      	uxth	r2, r3
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	69db      	ldr	r3, [r3, #28]
 8009852:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800985a:	f003 0307 	and.w	r3, r3, #7
 800985e:	2b00      	cmp	r3, #0
 8009860:	d053      	beq.n	800990a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009866:	f003 0301 	and.w	r3, r3, #1
 800986a:	2b00      	cmp	r3, #0
 800986c:	d011      	beq.n	8009892 <UART_RxISR_8BIT_FIFOEN+0xca>
 800986e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009876:	2b00      	cmp	r3, #0
 8009878:	d00b      	beq.n	8009892 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2201      	movs	r2, #1
 8009880:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009888:	f043 0201 	orr.w	r2, r3, #1
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009896:	f003 0302 	and.w	r3, r3, #2
 800989a:	2b00      	cmp	r3, #0
 800989c:	d011      	beq.n	80098c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800989e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80098a2:	f003 0301 	and.w	r3, r3, #1
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00b      	beq.n	80098c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2202      	movs	r2, #2
 80098b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098b8:	f043 0204 	orr.w	r2, r3, #4
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098c6:	f003 0304 	and.w	r3, r3, #4
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d011      	beq.n	80098f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80098ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80098d2:	f003 0301 	and.w	r3, r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00b      	beq.n	80098f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2204      	movs	r2, #4
 80098e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098e8:	f043 0202 	orr.w	r2, r3, #2
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d006      	beq.n	800990a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f7fe fceb 	bl	80082d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009910:	b29b      	uxth	r3, r3
 8009912:	2b00      	cmp	r3, #0
 8009914:	f040 80a1 	bne.w	8009a5a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009920:	e853 3f00 	ldrex	r3, [r3]
 8009924:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800992c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	461a      	mov	r2, r3
 8009936:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800993a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800993c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009940:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009942:	e841 2300 	strex	r3, r2, [r1]
 8009946:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009948:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1e4      	bne.n	8009918 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	3308      	adds	r3, #8
 8009954:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009956:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009958:	e853 3f00 	ldrex	r3, [r3]
 800995c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800995e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009960:	4b6f      	ldr	r3, [pc, #444]	@ (8009b20 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009962:	4013      	ands	r3, r2
 8009964:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	3308      	adds	r3, #8
 800996e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009972:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009974:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009976:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009978:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800997a:	e841 2300 	strex	r3, r2, [r1]
 800997e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009980:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1e3      	bne.n	800994e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2220      	movs	r2, #32
 800998a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a61      	ldr	r2, [pc, #388]	@ (8009b24 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d021      	beq.n	80099e8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d01a      	beq.n	80099e8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099ba:	e853 3f00 	ldrex	r3, [r3]
 80099be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80099c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80099c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	461a      	mov	r2, r3
 80099d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80099d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80099d6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80099da:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80099dc:	e841 2300 	strex	r3, r2, [r1]
 80099e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80099e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d1e4      	bne.n	80099b2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d130      	bne.n	8009a52 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fe:	e853 3f00 	ldrex	r3, [r3]
 8009a02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a06:	f023 0310 	bic.w	r3, r3, #16
 8009a0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	461a      	mov	r2, r3
 8009a14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009a18:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a1a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a20:	e841 2300 	strex	r3, r2, [r1]
 8009a24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1e4      	bne.n	80099f6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	69db      	ldr	r3, [r3, #28]
 8009a32:	f003 0310 	and.w	r3, r3, #16
 8009a36:	2b10      	cmp	r3, #16
 8009a38:	d103      	bne.n	8009a42 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2210      	movs	r2, #16
 8009a40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a48:	4619      	mov	r1, r3
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7fe fc4e 	bl	80082ec <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009a50:	e00e      	b.n	8009a70 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f7f8 f974 	bl	8001d40 <HAL_UART_RxCpltCallback>
        break;
 8009a58:	e00a      	b.n	8009a70 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a5a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d006      	beq.n	8009a70 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8009a62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a66:	f003 0320 	and.w	r3, r3, #32
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f47f aed0 	bne.w	8009810 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a76:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a7a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d049      	beq.n	8009b16 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a88:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d242      	bcs.n	8009b16 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	3308      	adds	r3, #8
 8009a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a98:	6a3b      	ldr	r3, [r7, #32]
 8009a9a:	e853 3f00 	ldrex	r3, [r3]
 8009a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009aa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	3308      	adds	r3, #8
 8009ab0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009ab4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009aba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009abc:	e841 2300 	strex	r3, r2, [r1]
 8009ac0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1e3      	bne.n	8009a90 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4a17      	ldr	r2, [pc, #92]	@ (8009b28 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009acc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	e853 3f00 	ldrex	r3, [r3]
 8009ada:	60bb      	str	r3, [r7, #8]
   return(result);
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	f043 0320 	orr.w	r3, r3, #32
 8009ae2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	461a      	mov	r2, r3
 8009aec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009af0:	61bb      	str	r3, [r7, #24]
 8009af2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af4:	6979      	ldr	r1, [r7, #20]
 8009af6:	69ba      	ldr	r2, [r7, #24]
 8009af8:	e841 2300 	strex	r3, r2, [r1]
 8009afc:	613b      	str	r3, [r7, #16]
   return(result);
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1e4      	bne.n	8009ace <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b04:	e007      	b.n	8009b16 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	699a      	ldr	r2, [r3, #24]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f042 0208 	orr.w	r2, r2, #8
 8009b14:	619a      	str	r2, [r3, #24]
}
 8009b16:	bf00      	nop
 8009b18:	37b0      	adds	r7, #176	@ 0xb0
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	effffffe 	.word	0xeffffffe
 8009b24:	58000c00 	.word	0x58000c00
 8009b28:	08009459 	.word	0x08009459

08009b2c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b0ae      	sub	sp, #184	@ 0xb8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b3a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	69db      	ldr	r3, [r3, #28]
 8009b44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	689b      	ldr	r3, [r3, #8]
 8009b58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b62:	2b22      	cmp	r3, #34	@ 0x22
 8009b64:	f040 8185 	bne.w	8009e72 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b6e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b72:	e128      	b.n	8009dc6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b7a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009b86:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009b8a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009b8e:	4013      	ands	r3, r2
 8009b90:	b29a      	uxth	r2, r3
 8009b92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b9c:	1c9a      	adds	r2, r3, #2
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	3b01      	subs	r3, #1
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	69db      	ldr	r3, [r3, #28]
 8009bba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009bbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bc2:	f003 0307 	and.w	r3, r3, #7
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d053      	beq.n	8009c72 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009bca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bce:	f003 0301 	and.w	r3, r3, #1
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d011      	beq.n	8009bfa <UART_RxISR_16BIT_FIFOEN+0xce>
 8009bd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00b      	beq.n	8009bfa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2201      	movs	r2, #1
 8009be8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bf0:	f043 0201 	orr.w	r2, r3, #1
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009bfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bfe:	f003 0302 	and.w	r3, r3, #2
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d011      	beq.n	8009c2a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009c06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c0a:	f003 0301 	and.w	r3, r3, #1
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00b      	beq.n	8009c2a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2202      	movs	r2, #2
 8009c18:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c20:	f043 0204 	orr.w	r2, r3, #4
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c2e:	f003 0304 	and.w	r3, r3, #4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d011      	beq.n	8009c5a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009c36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c3a:	f003 0301 	and.w	r3, r3, #1
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00b      	beq.n	8009c5a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2204      	movs	r2, #4
 8009c48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c50:	f043 0202 	orr.w	r2, r3, #2
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d006      	beq.n	8009c72 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f7fe fb37 	bl	80082d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	f040 80a3 	bne.w	8009dc6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c88:	e853 3f00 	ldrex	r3, [r3]
 8009c8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009c8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ca2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ca6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009caa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009cae:	e841 2300 	strex	r3, r2, [r1]
 8009cb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009cb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d1e2      	bne.n	8009c80 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	3308      	adds	r3, #8
 8009cc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cc4:	e853 3f00 	ldrex	r3, [r3]
 8009cc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009cca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009ccc:	4b6f      	ldr	r3, [pc, #444]	@ (8009e8c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009cce:	4013      	ands	r3, r2
 8009cd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	3308      	adds	r3, #8
 8009cda:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009cde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009ce4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009ce6:	e841 2300 	strex	r3, r2, [r1]
 8009cea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009cec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1e3      	bne.n	8009cba <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2220      	movs	r2, #32
 8009cf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a61      	ldr	r2, [pc, #388]	@ (8009e90 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d021      	beq.n	8009d54 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d01a      	beq.n	8009d54 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d26:	e853 3f00 	ldrex	r3, [r3]
 8009d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d42:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d48:	e841 2300 	strex	r3, r2, [r1]
 8009d4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1e4      	bne.n	8009d1e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d130      	bne.n	8009dbe <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d6a:	e853 3f00 	ldrex	r3, [r3]
 8009d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d72:	f023 0310 	bic.w	r3, r3, #16
 8009d76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	461a      	mov	r2, r3
 8009d80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d8c:	e841 2300 	strex	r3, r2, [r1]
 8009d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1e4      	bne.n	8009d62 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	69db      	ldr	r3, [r3, #28]
 8009d9e:	f003 0310 	and.w	r3, r3, #16
 8009da2:	2b10      	cmp	r3, #16
 8009da4:	d103      	bne.n	8009dae <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	2210      	movs	r2, #16
 8009dac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009db4:	4619      	mov	r1, r3
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f7fe fa98 	bl	80082ec <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009dbc:	e00e      	b.n	8009ddc <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f7f7 ffbe 	bl	8001d40 <HAL_UART_RxCpltCallback>
        break;
 8009dc4:	e00a      	b.n	8009ddc <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009dc6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d006      	beq.n	8009ddc <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8009dce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009dd2:	f003 0320 	and.w	r3, r3, #32
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f47f aecc 	bne.w	8009b74 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009de2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009de6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d049      	beq.n	8009e82 <UART_RxISR_16BIT_FIFOEN+0x356>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009df4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009df8:	429a      	cmp	r2, r3
 8009dfa:	d242      	bcs.n	8009e82 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	3308      	adds	r3, #8
 8009e02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e06:	e853 3f00 	ldrex	r3, [r3]
 8009e0a:	623b      	str	r3, [r7, #32]
   return(result);
 8009e0c:	6a3b      	ldr	r3, [r7, #32]
 8009e0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	3308      	adds	r3, #8
 8009e1c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009e20:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e28:	e841 2300 	strex	r3, r2, [r1]
 8009e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d1e3      	bne.n	8009dfc <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	4a17      	ldr	r2, [pc, #92]	@ (8009e94 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009e38:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	e853 3f00 	ldrex	r3, [r3]
 8009e46:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f043 0320 	orr.w	r3, r3, #32
 8009e4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	461a      	mov	r2, r3
 8009e58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e5c:	61fb      	str	r3, [r7, #28]
 8009e5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e60:	69b9      	ldr	r1, [r7, #24]
 8009e62:	69fa      	ldr	r2, [r7, #28]
 8009e64:	e841 2300 	strex	r3, r2, [r1]
 8009e68:	617b      	str	r3, [r7, #20]
   return(result);
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d1e4      	bne.n	8009e3a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e70:	e007      	b.n	8009e82 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	699a      	ldr	r2, [r3, #24]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f042 0208 	orr.w	r2, r2, #8
 8009e80:	619a      	str	r2, [r3, #24]
}
 8009e82:	bf00      	nop
 8009e84:	37b8      	adds	r7, #184	@ 0xb8
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	effffffe 	.word	0xeffffffe
 8009e90:	58000c00 	.word	0x58000c00
 8009e94:	08009611 	.word	0x08009611

08009e98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	d101      	bne.n	8009eae <HAL_UARTEx_DisableFifoMode+0x16>
 8009eaa:	2302      	movs	r3, #2
 8009eac:	e027      	b.n	8009efe <HAL_UARTEx_DisableFifoMode+0x66>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2224      	movs	r2, #36	@ 0x24
 8009eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f022 0201 	bic.w	r2, r2, #1
 8009ed4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009edc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	68fa      	ldr	r2, [r7, #12]
 8009eea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2220      	movs	r2, #32
 8009ef0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f0a:	b580      	push	{r7, lr}
 8009f0c:	b084      	sub	sp, #16
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
 8009f12:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d101      	bne.n	8009f22 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f1e:	2302      	movs	r3, #2
 8009f20:	e02d      	b.n	8009f7e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2201      	movs	r2, #1
 8009f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2224      	movs	r2, #36	@ 0x24
 8009f2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f022 0201 	bic.w	r2, r2, #1
 8009f48:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	683a      	ldr	r2, [r7, #0]
 8009f5a:	430a      	orrs	r2, r1
 8009f5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 f850 	bl	800a004 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2220      	movs	r2, #32
 8009f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f7c:	2300      	movs	r3, #0
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3710      	adds	r7, #16
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}

08009f86 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f86:	b580      	push	{r7, lr}
 8009f88:	b084      	sub	sp, #16
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
 8009f8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d101      	bne.n	8009f9e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f9a:	2302      	movs	r3, #2
 8009f9c:	e02d      	b.n	8009ffa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2224      	movs	r2, #36	@ 0x24
 8009faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	681a      	ldr	r2, [r3, #0]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f022 0201 	bic.w	r2, r2, #1
 8009fc4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 f812 	bl	800a004 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2220      	movs	r2, #32
 8009fec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
	...

0800a004 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a010:	2b00      	cmp	r3, #0
 800a012:	d108      	bne.n	800a026 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2201      	movs	r2, #1
 800a018:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a024:	e031      	b.n	800a08a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a026:	2310      	movs	r3, #16
 800a028:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a02a:	2310      	movs	r3, #16
 800a02c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	0e5b      	lsrs	r3, r3, #25
 800a036:	b2db      	uxtb	r3, r3
 800a038:	f003 0307 	and.w	r3, r3, #7
 800a03c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	0f5b      	lsrs	r3, r3, #29
 800a046:	b2db      	uxtb	r3, r3
 800a048:	f003 0307 	and.w	r3, r3, #7
 800a04c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a04e:	7bbb      	ldrb	r3, [r7, #14]
 800a050:	7b3a      	ldrb	r2, [r7, #12]
 800a052:	4911      	ldr	r1, [pc, #68]	@ (800a098 <UARTEx_SetNbDataToProcess+0x94>)
 800a054:	5c8a      	ldrb	r2, [r1, r2]
 800a056:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a05a:	7b3a      	ldrb	r2, [r7, #12]
 800a05c:	490f      	ldr	r1, [pc, #60]	@ (800a09c <UARTEx_SetNbDataToProcess+0x98>)
 800a05e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a060:	fb93 f3f2 	sdiv	r3, r3, r2
 800a064:	b29a      	uxth	r2, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a06c:	7bfb      	ldrb	r3, [r7, #15]
 800a06e:	7b7a      	ldrb	r2, [r7, #13]
 800a070:	4909      	ldr	r1, [pc, #36]	@ (800a098 <UARTEx_SetNbDataToProcess+0x94>)
 800a072:	5c8a      	ldrb	r2, [r1, r2]
 800a074:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a078:	7b7a      	ldrb	r2, [r7, #13]
 800a07a:	4908      	ldr	r1, [pc, #32]	@ (800a09c <UARTEx_SetNbDataToProcess+0x98>)
 800a07c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a07e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a082:	b29a      	uxth	r2, r3
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a08a:	bf00      	nop
 800a08c:	3714      	adds	r7, #20
 800a08e:	46bd      	mov	sp, r7
 800a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	0800b284 	.word	0x0800b284
 800a09c:	0800b28c 	.word	0x0800b28c

0800a0a0 <sniprintf>:
 800a0a0:	b40c      	push	{r2, r3}
 800a0a2:	b530      	push	{r4, r5, lr}
 800a0a4:	4b18      	ldr	r3, [pc, #96]	@ (800a108 <sniprintf+0x68>)
 800a0a6:	1e0c      	subs	r4, r1, #0
 800a0a8:	681d      	ldr	r5, [r3, #0]
 800a0aa:	b09d      	sub	sp, #116	@ 0x74
 800a0ac:	da08      	bge.n	800a0c0 <sniprintf+0x20>
 800a0ae:	238b      	movs	r3, #139	@ 0x8b
 800a0b0:	602b      	str	r3, [r5, #0]
 800a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b6:	b01d      	add	sp, #116	@ 0x74
 800a0b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a0bc:	b002      	add	sp, #8
 800a0be:	4770      	bx	lr
 800a0c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a0c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a0c8:	f04f 0300 	mov.w	r3, #0
 800a0cc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a0ce:	bf14      	ite	ne
 800a0d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a0d4:	4623      	moveq	r3, r4
 800a0d6:	9304      	str	r3, [sp, #16]
 800a0d8:	9307      	str	r3, [sp, #28]
 800a0da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a0de:	9002      	str	r0, [sp, #8]
 800a0e0:	9006      	str	r0, [sp, #24]
 800a0e2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a0e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a0e8:	ab21      	add	r3, sp, #132	@ 0x84
 800a0ea:	a902      	add	r1, sp, #8
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	9301      	str	r3, [sp, #4]
 800a0f0:	f000 f9de 	bl	800a4b0 <_svfiprintf_r>
 800a0f4:	1c43      	adds	r3, r0, #1
 800a0f6:	bfbc      	itt	lt
 800a0f8:	238b      	movlt	r3, #139	@ 0x8b
 800a0fa:	602b      	strlt	r3, [r5, #0]
 800a0fc:	2c00      	cmp	r4, #0
 800a0fe:	d0da      	beq.n	800a0b6 <sniprintf+0x16>
 800a100:	9b02      	ldr	r3, [sp, #8]
 800a102:	2200      	movs	r2, #0
 800a104:	701a      	strb	r2, [r3, #0]
 800a106:	e7d6      	b.n	800a0b6 <sniprintf+0x16>
 800a108:	2400002c 	.word	0x2400002c

0800a10c <_vsniprintf_r>:
 800a10c:	b530      	push	{r4, r5, lr}
 800a10e:	4614      	mov	r4, r2
 800a110:	2c00      	cmp	r4, #0
 800a112:	b09b      	sub	sp, #108	@ 0x6c
 800a114:	4605      	mov	r5, r0
 800a116:	461a      	mov	r2, r3
 800a118:	da05      	bge.n	800a126 <_vsniprintf_r+0x1a>
 800a11a:	238b      	movs	r3, #139	@ 0x8b
 800a11c:	6003      	str	r3, [r0, #0]
 800a11e:	f04f 30ff 	mov.w	r0, #4294967295
 800a122:	b01b      	add	sp, #108	@ 0x6c
 800a124:	bd30      	pop	{r4, r5, pc}
 800a126:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a12a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a12e:	f04f 0300 	mov.w	r3, #0
 800a132:	9319      	str	r3, [sp, #100]	@ 0x64
 800a134:	bf14      	ite	ne
 800a136:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a13a:	4623      	moveq	r3, r4
 800a13c:	9302      	str	r3, [sp, #8]
 800a13e:	9305      	str	r3, [sp, #20]
 800a140:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a144:	9100      	str	r1, [sp, #0]
 800a146:	9104      	str	r1, [sp, #16]
 800a148:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a14c:	4669      	mov	r1, sp
 800a14e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a150:	f000 f9ae 	bl	800a4b0 <_svfiprintf_r>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	bfbc      	itt	lt
 800a158:	238b      	movlt	r3, #139	@ 0x8b
 800a15a:	602b      	strlt	r3, [r5, #0]
 800a15c:	2c00      	cmp	r4, #0
 800a15e:	d0e0      	beq.n	800a122 <_vsniprintf_r+0x16>
 800a160:	9b00      	ldr	r3, [sp, #0]
 800a162:	2200      	movs	r2, #0
 800a164:	701a      	strb	r2, [r3, #0]
 800a166:	e7dc      	b.n	800a122 <_vsniprintf_r+0x16>

0800a168 <vsniprintf>:
 800a168:	b507      	push	{r0, r1, r2, lr}
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	4613      	mov	r3, r2
 800a16e:	460a      	mov	r2, r1
 800a170:	4601      	mov	r1, r0
 800a172:	4803      	ldr	r0, [pc, #12]	@ (800a180 <vsniprintf+0x18>)
 800a174:	6800      	ldr	r0, [r0, #0]
 800a176:	f7ff ffc9 	bl	800a10c <_vsniprintf_r>
 800a17a:	b003      	add	sp, #12
 800a17c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a180:	2400002c 	.word	0x2400002c

0800a184 <memset>:
 800a184:	4402      	add	r2, r0
 800a186:	4603      	mov	r3, r0
 800a188:	4293      	cmp	r3, r2
 800a18a:	d100      	bne.n	800a18e <memset+0xa>
 800a18c:	4770      	bx	lr
 800a18e:	f803 1b01 	strb.w	r1, [r3], #1
 800a192:	e7f9      	b.n	800a188 <memset+0x4>

0800a194 <__errno>:
 800a194:	4b01      	ldr	r3, [pc, #4]	@ (800a19c <__errno+0x8>)
 800a196:	6818      	ldr	r0, [r3, #0]
 800a198:	4770      	bx	lr
 800a19a:	bf00      	nop
 800a19c:	2400002c 	.word	0x2400002c

0800a1a0 <__libc_init_array>:
 800a1a0:	b570      	push	{r4, r5, r6, lr}
 800a1a2:	4d0d      	ldr	r5, [pc, #52]	@ (800a1d8 <__libc_init_array+0x38>)
 800a1a4:	4c0d      	ldr	r4, [pc, #52]	@ (800a1dc <__libc_init_array+0x3c>)
 800a1a6:	1b64      	subs	r4, r4, r5
 800a1a8:	10a4      	asrs	r4, r4, #2
 800a1aa:	2600      	movs	r6, #0
 800a1ac:	42a6      	cmp	r6, r4
 800a1ae:	d109      	bne.n	800a1c4 <__libc_init_array+0x24>
 800a1b0:	4d0b      	ldr	r5, [pc, #44]	@ (800a1e0 <__libc_init_array+0x40>)
 800a1b2:	4c0c      	ldr	r4, [pc, #48]	@ (800a1e4 <__libc_init_array+0x44>)
 800a1b4:	f000 fc64 	bl	800aa80 <_init>
 800a1b8:	1b64      	subs	r4, r4, r5
 800a1ba:	10a4      	asrs	r4, r4, #2
 800a1bc:	2600      	movs	r6, #0
 800a1be:	42a6      	cmp	r6, r4
 800a1c0:	d105      	bne.n	800a1ce <__libc_init_array+0x2e>
 800a1c2:	bd70      	pop	{r4, r5, r6, pc}
 800a1c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1c8:	4798      	blx	r3
 800a1ca:	3601      	adds	r6, #1
 800a1cc:	e7ee      	b.n	800a1ac <__libc_init_array+0xc>
 800a1ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1d2:	4798      	blx	r3
 800a1d4:	3601      	adds	r6, #1
 800a1d6:	e7f2      	b.n	800a1be <__libc_init_array+0x1e>
 800a1d8:	0800b2d0 	.word	0x0800b2d0
 800a1dc:	0800b2d0 	.word	0x0800b2d0
 800a1e0:	0800b2d0 	.word	0x0800b2d0
 800a1e4:	0800b2d4 	.word	0x0800b2d4

0800a1e8 <__retarget_lock_acquire_recursive>:
 800a1e8:	4770      	bx	lr

0800a1ea <__retarget_lock_release_recursive>:
 800a1ea:	4770      	bx	lr

0800a1ec <memcpy>:
 800a1ec:	440a      	add	r2, r1
 800a1ee:	4291      	cmp	r1, r2
 800a1f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1f4:	d100      	bne.n	800a1f8 <memcpy+0xc>
 800a1f6:	4770      	bx	lr
 800a1f8:	b510      	push	{r4, lr}
 800a1fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a202:	4291      	cmp	r1, r2
 800a204:	d1f9      	bne.n	800a1fa <memcpy+0xe>
 800a206:	bd10      	pop	{r4, pc}

0800a208 <_free_r>:
 800a208:	b538      	push	{r3, r4, r5, lr}
 800a20a:	4605      	mov	r5, r0
 800a20c:	2900      	cmp	r1, #0
 800a20e:	d041      	beq.n	800a294 <_free_r+0x8c>
 800a210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a214:	1f0c      	subs	r4, r1, #4
 800a216:	2b00      	cmp	r3, #0
 800a218:	bfb8      	it	lt
 800a21a:	18e4      	addlt	r4, r4, r3
 800a21c:	f000 f8e0 	bl	800a3e0 <__malloc_lock>
 800a220:	4a1d      	ldr	r2, [pc, #116]	@ (800a298 <_free_r+0x90>)
 800a222:	6813      	ldr	r3, [r2, #0]
 800a224:	b933      	cbnz	r3, 800a234 <_free_r+0x2c>
 800a226:	6063      	str	r3, [r4, #4]
 800a228:	6014      	str	r4, [r2, #0]
 800a22a:	4628      	mov	r0, r5
 800a22c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a230:	f000 b8dc 	b.w	800a3ec <__malloc_unlock>
 800a234:	42a3      	cmp	r3, r4
 800a236:	d908      	bls.n	800a24a <_free_r+0x42>
 800a238:	6820      	ldr	r0, [r4, #0]
 800a23a:	1821      	adds	r1, r4, r0
 800a23c:	428b      	cmp	r3, r1
 800a23e:	bf01      	itttt	eq
 800a240:	6819      	ldreq	r1, [r3, #0]
 800a242:	685b      	ldreq	r3, [r3, #4]
 800a244:	1809      	addeq	r1, r1, r0
 800a246:	6021      	streq	r1, [r4, #0]
 800a248:	e7ed      	b.n	800a226 <_free_r+0x1e>
 800a24a:	461a      	mov	r2, r3
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	b10b      	cbz	r3, 800a254 <_free_r+0x4c>
 800a250:	42a3      	cmp	r3, r4
 800a252:	d9fa      	bls.n	800a24a <_free_r+0x42>
 800a254:	6811      	ldr	r1, [r2, #0]
 800a256:	1850      	adds	r0, r2, r1
 800a258:	42a0      	cmp	r0, r4
 800a25a:	d10b      	bne.n	800a274 <_free_r+0x6c>
 800a25c:	6820      	ldr	r0, [r4, #0]
 800a25e:	4401      	add	r1, r0
 800a260:	1850      	adds	r0, r2, r1
 800a262:	4283      	cmp	r3, r0
 800a264:	6011      	str	r1, [r2, #0]
 800a266:	d1e0      	bne.n	800a22a <_free_r+0x22>
 800a268:	6818      	ldr	r0, [r3, #0]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	6053      	str	r3, [r2, #4]
 800a26e:	4408      	add	r0, r1
 800a270:	6010      	str	r0, [r2, #0]
 800a272:	e7da      	b.n	800a22a <_free_r+0x22>
 800a274:	d902      	bls.n	800a27c <_free_r+0x74>
 800a276:	230c      	movs	r3, #12
 800a278:	602b      	str	r3, [r5, #0]
 800a27a:	e7d6      	b.n	800a22a <_free_r+0x22>
 800a27c:	6820      	ldr	r0, [r4, #0]
 800a27e:	1821      	adds	r1, r4, r0
 800a280:	428b      	cmp	r3, r1
 800a282:	bf04      	itt	eq
 800a284:	6819      	ldreq	r1, [r3, #0]
 800a286:	685b      	ldreq	r3, [r3, #4]
 800a288:	6063      	str	r3, [r4, #4]
 800a28a:	bf04      	itt	eq
 800a28c:	1809      	addeq	r1, r1, r0
 800a28e:	6021      	streq	r1, [r4, #0]
 800a290:	6054      	str	r4, [r2, #4]
 800a292:	e7ca      	b.n	800a22a <_free_r+0x22>
 800a294:	bd38      	pop	{r3, r4, r5, pc}
 800a296:	bf00      	nop
 800a298:	24000f5c 	.word	0x24000f5c

0800a29c <sbrk_aligned>:
 800a29c:	b570      	push	{r4, r5, r6, lr}
 800a29e:	4e0f      	ldr	r6, [pc, #60]	@ (800a2dc <sbrk_aligned+0x40>)
 800a2a0:	460c      	mov	r4, r1
 800a2a2:	6831      	ldr	r1, [r6, #0]
 800a2a4:	4605      	mov	r5, r0
 800a2a6:	b911      	cbnz	r1, 800a2ae <sbrk_aligned+0x12>
 800a2a8:	f000 fba4 	bl	800a9f4 <_sbrk_r>
 800a2ac:	6030      	str	r0, [r6, #0]
 800a2ae:	4621      	mov	r1, r4
 800a2b0:	4628      	mov	r0, r5
 800a2b2:	f000 fb9f 	bl	800a9f4 <_sbrk_r>
 800a2b6:	1c43      	adds	r3, r0, #1
 800a2b8:	d103      	bne.n	800a2c2 <sbrk_aligned+0x26>
 800a2ba:	f04f 34ff 	mov.w	r4, #4294967295
 800a2be:	4620      	mov	r0, r4
 800a2c0:	bd70      	pop	{r4, r5, r6, pc}
 800a2c2:	1cc4      	adds	r4, r0, #3
 800a2c4:	f024 0403 	bic.w	r4, r4, #3
 800a2c8:	42a0      	cmp	r0, r4
 800a2ca:	d0f8      	beq.n	800a2be <sbrk_aligned+0x22>
 800a2cc:	1a21      	subs	r1, r4, r0
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	f000 fb90 	bl	800a9f4 <_sbrk_r>
 800a2d4:	3001      	adds	r0, #1
 800a2d6:	d1f2      	bne.n	800a2be <sbrk_aligned+0x22>
 800a2d8:	e7ef      	b.n	800a2ba <sbrk_aligned+0x1e>
 800a2da:	bf00      	nop
 800a2dc:	24000f58 	.word	0x24000f58

0800a2e0 <_malloc_r>:
 800a2e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2e4:	1ccd      	adds	r5, r1, #3
 800a2e6:	f025 0503 	bic.w	r5, r5, #3
 800a2ea:	3508      	adds	r5, #8
 800a2ec:	2d0c      	cmp	r5, #12
 800a2ee:	bf38      	it	cc
 800a2f0:	250c      	movcc	r5, #12
 800a2f2:	2d00      	cmp	r5, #0
 800a2f4:	4606      	mov	r6, r0
 800a2f6:	db01      	blt.n	800a2fc <_malloc_r+0x1c>
 800a2f8:	42a9      	cmp	r1, r5
 800a2fa:	d904      	bls.n	800a306 <_malloc_r+0x26>
 800a2fc:	230c      	movs	r3, #12
 800a2fe:	6033      	str	r3, [r6, #0]
 800a300:	2000      	movs	r0, #0
 800a302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a306:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a3dc <_malloc_r+0xfc>
 800a30a:	f000 f869 	bl	800a3e0 <__malloc_lock>
 800a30e:	f8d8 3000 	ldr.w	r3, [r8]
 800a312:	461c      	mov	r4, r3
 800a314:	bb44      	cbnz	r4, 800a368 <_malloc_r+0x88>
 800a316:	4629      	mov	r1, r5
 800a318:	4630      	mov	r0, r6
 800a31a:	f7ff ffbf 	bl	800a29c <sbrk_aligned>
 800a31e:	1c43      	adds	r3, r0, #1
 800a320:	4604      	mov	r4, r0
 800a322:	d158      	bne.n	800a3d6 <_malloc_r+0xf6>
 800a324:	f8d8 4000 	ldr.w	r4, [r8]
 800a328:	4627      	mov	r7, r4
 800a32a:	2f00      	cmp	r7, #0
 800a32c:	d143      	bne.n	800a3b6 <_malloc_r+0xd6>
 800a32e:	2c00      	cmp	r4, #0
 800a330:	d04b      	beq.n	800a3ca <_malloc_r+0xea>
 800a332:	6823      	ldr	r3, [r4, #0]
 800a334:	4639      	mov	r1, r7
 800a336:	4630      	mov	r0, r6
 800a338:	eb04 0903 	add.w	r9, r4, r3
 800a33c:	f000 fb5a 	bl	800a9f4 <_sbrk_r>
 800a340:	4581      	cmp	r9, r0
 800a342:	d142      	bne.n	800a3ca <_malloc_r+0xea>
 800a344:	6821      	ldr	r1, [r4, #0]
 800a346:	1a6d      	subs	r5, r5, r1
 800a348:	4629      	mov	r1, r5
 800a34a:	4630      	mov	r0, r6
 800a34c:	f7ff ffa6 	bl	800a29c <sbrk_aligned>
 800a350:	3001      	adds	r0, #1
 800a352:	d03a      	beq.n	800a3ca <_malloc_r+0xea>
 800a354:	6823      	ldr	r3, [r4, #0]
 800a356:	442b      	add	r3, r5
 800a358:	6023      	str	r3, [r4, #0]
 800a35a:	f8d8 3000 	ldr.w	r3, [r8]
 800a35e:	685a      	ldr	r2, [r3, #4]
 800a360:	bb62      	cbnz	r2, 800a3bc <_malloc_r+0xdc>
 800a362:	f8c8 7000 	str.w	r7, [r8]
 800a366:	e00f      	b.n	800a388 <_malloc_r+0xa8>
 800a368:	6822      	ldr	r2, [r4, #0]
 800a36a:	1b52      	subs	r2, r2, r5
 800a36c:	d420      	bmi.n	800a3b0 <_malloc_r+0xd0>
 800a36e:	2a0b      	cmp	r2, #11
 800a370:	d917      	bls.n	800a3a2 <_malloc_r+0xc2>
 800a372:	1961      	adds	r1, r4, r5
 800a374:	42a3      	cmp	r3, r4
 800a376:	6025      	str	r5, [r4, #0]
 800a378:	bf18      	it	ne
 800a37a:	6059      	strne	r1, [r3, #4]
 800a37c:	6863      	ldr	r3, [r4, #4]
 800a37e:	bf08      	it	eq
 800a380:	f8c8 1000 	streq.w	r1, [r8]
 800a384:	5162      	str	r2, [r4, r5]
 800a386:	604b      	str	r3, [r1, #4]
 800a388:	4630      	mov	r0, r6
 800a38a:	f000 f82f 	bl	800a3ec <__malloc_unlock>
 800a38e:	f104 000b 	add.w	r0, r4, #11
 800a392:	1d23      	adds	r3, r4, #4
 800a394:	f020 0007 	bic.w	r0, r0, #7
 800a398:	1ac2      	subs	r2, r0, r3
 800a39a:	bf1c      	itt	ne
 800a39c:	1a1b      	subne	r3, r3, r0
 800a39e:	50a3      	strne	r3, [r4, r2]
 800a3a0:	e7af      	b.n	800a302 <_malloc_r+0x22>
 800a3a2:	6862      	ldr	r2, [r4, #4]
 800a3a4:	42a3      	cmp	r3, r4
 800a3a6:	bf0c      	ite	eq
 800a3a8:	f8c8 2000 	streq.w	r2, [r8]
 800a3ac:	605a      	strne	r2, [r3, #4]
 800a3ae:	e7eb      	b.n	800a388 <_malloc_r+0xa8>
 800a3b0:	4623      	mov	r3, r4
 800a3b2:	6864      	ldr	r4, [r4, #4]
 800a3b4:	e7ae      	b.n	800a314 <_malloc_r+0x34>
 800a3b6:	463c      	mov	r4, r7
 800a3b8:	687f      	ldr	r7, [r7, #4]
 800a3ba:	e7b6      	b.n	800a32a <_malloc_r+0x4a>
 800a3bc:	461a      	mov	r2, r3
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	42a3      	cmp	r3, r4
 800a3c2:	d1fb      	bne.n	800a3bc <_malloc_r+0xdc>
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	6053      	str	r3, [r2, #4]
 800a3c8:	e7de      	b.n	800a388 <_malloc_r+0xa8>
 800a3ca:	230c      	movs	r3, #12
 800a3cc:	6033      	str	r3, [r6, #0]
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	f000 f80c 	bl	800a3ec <__malloc_unlock>
 800a3d4:	e794      	b.n	800a300 <_malloc_r+0x20>
 800a3d6:	6005      	str	r5, [r0, #0]
 800a3d8:	e7d6      	b.n	800a388 <_malloc_r+0xa8>
 800a3da:	bf00      	nop
 800a3dc:	24000f5c 	.word	0x24000f5c

0800a3e0 <__malloc_lock>:
 800a3e0:	4801      	ldr	r0, [pc, #4]	@ (800a3e8 <__malloc_lock+0x8>)
 800a3e2:	f7ff bf01 	b.w	800a1e8 <__retarget_lock_acquire_recursive>
 800a3e6:	bf00      	nop
 800a3e8:	24000f54 	.word	0x24000f54

0800a3ec <__malloc_unlock>:
 800a3ec:	4801      	ldr	r0, [pc, #4]	@ (800a3f4 <__malloc_unlock+0x8>)
 800a3ee:	f7ff befc 	b.w	800a1ea <__retarget_lock_release_recursive>
 800a3f2:	bf00      	nop
 800a3f4:	24000f54 	.word	0x24000f54

0800a3f8 <__ssputs_r>:
 800a3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3fc:	688e      	ldr	r6, [r1, #8]
 800a3fe:	461f      	mov	r7, r3
 800a400:	42be      	cmp	r6, r7
 800a402:	680b      	ldr	r3, [r1, #0]
 800a404:	4682      	mov	sl, r0
 800a406:	460c      	mov	r4, r1
 800a408:	4690      	mov	r8, r2
 800a40a:	d82d      	bhi.n	800a468 <__ssputs_r+0x70>
 800a40c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a410:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a414:	d026      	beq.n	800a464 <__ssputs_r+0x6c>
 800a416:	6965      	ldr	r5, [r4, #20]
 800a418:	6909      	ldr	r1, [r1, #16]
 800a41a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a41e:	eba3 0901 	sub.w	r9, r3, r1
 800a422:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a426:	1c7b      	adds	r3, r7, #1
 800a428:	444b      	add	r3, r9
 800a42a:	106d      	asrs	r5, r5, #1
 800a42c:	429d      	cmp	r5, r3
 800a42e:	bf38      	it	cc
 800a430:	461d      	movcc	r5, r3
 800a432:	0553      	lsls	r3, r2, #21
 800a434:	d527      	bpl.n	800a486 <__ssputs_r+0x8e>
 800a436:	4629      	mov	r1, r5
 800a438:	f7ff ff52 	bl	800a2e0 <_malloc_r>
 800a43c:	4606      	mov	r6, r0
 800a43e:	b360      	cbz	r0, 800a49a <__ssputs_r+0xa2>
 800a440:	6921      	ldr	r1, [r4, #16]
 800a442:	464a      	mov	r2, r9
 800a444:	f7ff fed2 	bl	800a1ec <memcpy>
 800a448:	89a3      	ldrh	r3, [r4, #12]
 800a44a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a44e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a452:	81a3      	strh	r3, [r4, #12]
 800a454:	6126      	str	r6, [r4, #16]
 800a456:	6165      	str	r5, [r4, #20]
 800a458:	444e      	add	r6, r9
 800a45a:	eba5 0509 	sub.w	r5, r5, r9
 800a45e:	6026      	str	r6, [r4, #0]
 800a460:	60a5      	str	r5, [r4, #8]
 800a462:	463e      	mov	r6, r7
 800a464:	42be      	cmp	r6, r7
 800a466:	d900      	bls.n	800a46a <__ssputs_r+0x72>
 800a468:	463e      	mov	r6, r7
 800a46a:	6820      	ldr	r0, [r4, #0]
 800a46c:	4632      	mov	r2, r6
 800a46e:	4641      	mov	r1, r8
 800a470:	f000 faa6 	bl	800a9c0 <memmove>
 800a474:	68a3      	ldr	r3, [r4, #8]
 800a476:	1b9b      	subs	r3, r3, r6
 800a478:	60a3      	str	r3, [r4, #8]
 800a47a:	6823      	ldr	r3, [r4, #0]
 800a47c:	4433      	add	r3, r6
 800a47e:	6023      	str	r3, [r4, #0]
 800a480:	2000      	movs	r0, #0
 800a482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a486:	462a      	mov	r2, r5
 800a488:	f000 fac4 	bl	800aa14 <_realloc_r>
 800a48c:	4606      	mov	r6, r0
 800a48e:	2800      	cmp	r0, #0
 800a490:	d1e0      	bne.n	800a454 <__ssputs_r+0x5c>
 800a492:	6921      	ldr	r1, [r4, #16]
 800a494:	4650      	mov	r0, sl
 800a496:	f7ff feb7 	bl	800a208 <_free_r>
 800a49a:	230c      	movs	r3, #12
 800a49c:	f8ca 3000 	str.w	r3, [sl]
 800a4a0:	89a3      	ldrh	r3, [r4, #12]
 800a4a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4a6:	81a3      	strh	r3, [r4, #12]
 800a4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ac:	e7e9      	b.n	800a482 <__ssputs_r+0x8a>
	...

0800a4b0 <_svfiprintf_r>:
 800a4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b4:	4698      	mov	r8, r3
 800a4b6:	898b      	ldrh	r3, [r1, #12]
 800a4b8:	061b      	lsls	r3, r3, #24
 800a4ba:	b09d      	sub	sp, #116	@ 0x74
 800a4bc:	4607      	mov	r7, r0
 800a4be:	460d      	mov	r5, r1
 800a4c0:	4614      	mov	r4, r2
 800a4c2:	d510      	bpl.n	800a4e6 <_svfiprintf_r+0x36>
 800a4c4:	690b      	ldr	r3, [r1, #16]
 800a4c6:	b973      	cbnz	r3, 800a4e6 <_svfiprintf_r+0x36>
 800a4c8:	2140      	movs	r1, #64	@ 0x40
 800a4ca:	f7ff ff09 	bl	800a2e0 <_malloc_r>
 800a4ce:	6028      	str	r0, [r5, #0]
 800a4d0:	6128      	str	r0, [r5, #16]
 800a4d2:	b930      	cbnz	r0, 800a4e2 <_svfiprintf_r+0x32>
 800a4d4:	230c      	movs	r3, #12
 800a4d6:	603b      	str	r3, [r7, #0]
 800a4d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4dc:	b01d      	add	sp, #116	@ 0x74
 800a4de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4e2:	2340      	movs	r3, #64	@ 0x40
 800a4e4:	616b      	str	r3, [r5, #20]
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4ea:	2320      	movs	r3, #32
 800a4ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4f4:	2330      	movs	r3, #48	@ 0x30
 800a4f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a694 <_svfiprintf_r+0x1e4>
 800a4fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4fe:	f04f 0901 	mov.w	r9, #1
 800a502:	4623      	mov	r3, r4
 800a504:	469a      	mov	sl, r3
 800a506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a50a:	b10a      	cbz	r2, 800a510 <_svfiprintf_r+0x60>
 800a50c:	2a25      	cmp	r2, #37	@ 0x25
 800a50e:	d1f9      	bne.n	800a504 <_svfiprintf_r+0x54>
 800a510:	ebba 0b04 	subs.w	fp, sl, r4
 800a514:	d00b      	beq.n	800a52e <_svfiprintf_r+0x7e>
 800a516:	465b      	mov	r3, fp
 800a518:	4622      	mov	r2, r4
 800a51a:	4629      	mov	r1, r5
 800a51c:	4638      	mov	r0, r7
 800a51e:	f7ff ff6b 	bl	800a3f8 <__ssputs_r>
 800a522:	3001      	adds	r0, #1
 800a524:	f000 80a7 	beq.w	800a676 <_svfiprintf_r+0x1c6>
 800a528:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a52a:	445a      	add	r2, fp
 800a52c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a52e:	f89a 3000 	ldrb.w	r3, [sl]
 800a532:	2b00      	cmp	r3, #0
 800a534:	f000 809f 	beq.w	800a676 <_svfiprintf_r+0x1c6>
 800a538:	2300      	movs	r3, #0
 800a53a:	f04f 32ff 	mov.w	r2, #4294967295
 800a53e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a542:	f10a 0a01 	add.w	sl, sl, #1
 800a546:	9304      	str	r3, [sp, #16]
 800a548:	9307      	str	r3, [sp, #28]
 800a54a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a54e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a550:	4654      	mov	r4, sl
 800a552:	2205      	movs	r2, #5
 800a554:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a558:	484e      	ldr	r0, [pc, #312]	@ (800a694 <_svfiprintf_r+0x1e4>)
 800a55a:	f7f5 fec1 	bl	80002e0 <memchr>
 800a55e:	9a04      	ldr	r2, [sp, #16]
 800a560:	b9d8      	cbnz	r0, 800a59a <_svfiprintf_r+0xea>
 800a562:	06d0      	lsls	r0, r2, #27
 800a564:	bf44      	itt	mi
 800a566:	2320      	movmi	r3, #32
 800a568:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a56c:	0711      	lsls	r1, r2, #28
 800a56e:	bf44      	itt	mi
 800a570:	232b      	movmi	r3, #43	@ 0x2b
 800a572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a576:	f89a 3000 	ldrb.w	r3, [sl]
 800a57a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a57c:	d015      	beq.n	800a5aa <_svfiprintf_r+0xfa>
 800a57e:	9a07      	ldr	r2, [sp, #28]
 800a580:	4654      	mov	r4, sl
 800a582:	2000      	movs	r0, #0
 800a584:	f04f 0c0a 	mov.w	ip, #10
 800a588:	4621      	mov	r1, r4
 800a58a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a58e:	3b30      	subs	r3, #48	@ 0x30
 800a590:	2b09      	cmp	r3, #9
 800a592:	d94b      	bls.n	800a62c <_svfiprintf_r+0x17c>
 800a594:	b1b0      	cbz	r0, 800a5c4 <_svfiprintf_r+0x114>
 800a596:	9207      	str	r2, [sp, #28]
 800a598:	e014      	b.n	800a5c4 <_svfiprintf_r+0x114>
 800a59a:	eba0 0308 	sub.w	r3, r0, r8
 800a59e:	fa09 f303 	lsl.w	r3, r9, r3
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	9304      	str	r3, [sp, #16]
 800a5a6:	46a2      	mov	sl, r4
 800a5a8:	e7d2      	b.n	800a550 <_svfiprintf_r+0xa0>
 800a5aa:	9b03      	ldr	r3, [sp, #12]
 800a5ac:	1d19      	adds	r1, r3, #4
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	9103      	str	r1, [sp, #12]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	bfbb      	ittet	lt
 800a5b6:	425b      	neglt	r3, r3
 800a5b8:	f042 0202 	orrlt.w	r2, r2, #2
 800a5bc:	9307      	strge	r3, [sp, #28]
 800a5be:	9307      	strlt	r3, [sp, #28]
 800a5c0:	bfb8      	it	lt
 800a5c2:	9204      	strlt	r2, [sp, #16]
 800a5c4:	7823      	ldrb	r3, [r4, #0]
 800a5c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5c8:	d10a      	bne.n	800a5e0 <_svfiprintf_r+0x130>
 800a5ca:	7863      	ldrb	r3, [r4, #1]
 800a5cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5ce:	d132      	bne.n	800a636 <_svfiprintf_r+0x186>
 800a5d0:	9b03      	ldr	r3, [sp, #12]
 800a5d2:	1d1a      	adds	r2, r3, #4
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	9203      	str	r2, [sp, #12]
 800a5d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a5dc:	3402      	adds	r4, #2
 800a5de:	9305      	str	r3, [sp, #20]
 800a5e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a6a4 <_svfiprintf_r+0x1f4>
 800a5e4:	7821      	ldrb	r1, [r4, #0]
 800a5e6:	2203      	movs	r2, #3
 800a5e8:	4650      	mov	r0, sl
 800a5ea:	f7f5 fe79 	bl	80002e0 <memchr>
 800a5ee:	b138      	cbz	r0, 800a600 <_svfiprintf_r+0x150>
 800a5f0:	9b04      	ldr	r3, [sp, #16]
 800a5f2:	eba0 000a 	sub.w	r0, r0, sl
 800a5f6:	2240      	movs	r2, #64	@ 0x40
 800a5f8:	4082      	lsls	r2, r0
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	3401      	adds	r4, #1
 800a5fe:	9304      	str	r3, [sp, #16]
 800a600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a604:	4824      	ldr	r0, [pc, #144]	@ (800a698 <_svfiprintf_r+0x1e8>)
 800a606:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a60a:	2206      	movs	r2, #6
 800a60c:	f7f5 fe68 	bl	80002e0 <memchr>
 800a610:	2800      	cmp	r0, #0
 800a612:	d036      	beq.n	800a682 <_svfiprintf_r+0x1d2>
 800a614:	4b21      	ldr	r3, [pc, #132]	@ (800a69c <_svfiprintf_r+0x1ec>)
 800a616:	bb1b      	cbnz	r3, 800a660 <_svfiprintf_r+0x1b0>
 800a618:	9b03      	ldr	r3, [sp, #12]
 800a61a:	3307      	adds	r3, #7
 800a61c:	f023 0307 	bic.w	r3, r3, #7
 800a620:	3308      	adds	r3, #8
 800a622:	9303      	str	r3, [sp, #12]
 800a624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a626:	4433      	add	r3, r6
 800a628:	9309      	str	r3, [sp, #36]	@ 0x24
 800a62a:	e76a      	b.n	800a502 <_svfiprintf_r+0x52>
 800a62c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a630:	460c      	mov	r4, r1
 800a632:	2001      	movs	r0, #1
 800a634:	e7a8      	b.n	800a588 <_svfiprintf_r+0xd8>
 800a636:	2300      	movs	r3, #0
 800a638:	3401      	adds	r4, #1
 800a63a:	9305      	str	r3, [sp, #20]
 800a63c:	4619      	mov	r1, r3
 800a63e:	f04f 0c0a 	mov.w	ip, #10
 800a642:	4620      	mov	r0, r4
 800a644:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a648:	3a30      	subs	r2, #48	@ 0x30
 800a64a:	2a09      	cmp	r2, #9
 800a64c:	d903      	bls.n	800a656 <_svfiprintf_r+0x1a6>
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d0c6      	beq.n	800a5e0 <_svfiprintf_r+0x130>
 800a652:	9105      	str	r1, [sp, #20]
 800a654:	e7c4      	b.n	800a5e0 <_svfiprintf_r+0x130>
 800a656:	fb0c 2101 	mla	r1, ip, r1, r2
 800a65a:	4604      	mov	r4, r0
 800a65c:	2301      	movs	r3, #1
 800a65e:	e7f0      	b.n	800a642 <_svfiprintf_r+0x192>
 800a660:	ab03      	add	r3, sp, #12
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	462a      	mov	r2, r5
 800a666:	4b0e      	ldr	r3, [pc, #56]	@ (800a6a0 <_svfiprintf_r+0x1f0>)
 800a668:	a904      	add	r1, sp, #16
 800a66a:	4638      	mov	r0, r7
 800a66c:	f3af 8000 	nop.w
 800a670:	1c42      	adds	r2, r0, #1
 800a672:	4606      	mov	r6, r0
 800a674:	d1d6      	bne.n	800a624 <_svfiprintf_r+0x174>
 800a676:	89ab      	ldrh	r3, [r5, #12]
 800a678:	065b      	lsls	r3, r3, #25
 800a67a:	f53f af2d 	bmi.w	800a4d8 <_svfiprintf_r+0x28>
 800a67e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a680:	e72c      	b.n	800a4dc <_svfiprintf_r+0x2c>
 800a682:	ab03      	add	r3, sp, #12
 800a684:	9300      	str	r3, [sp, #0]
 800a686:	462a      	mov	r2, r5
 800a688:	4b05      	ldr	r3, [pc, #20]	@ (800a6a0 <_svfiprintf_r+0x1f0>)
 800a68a:	a904      	add	r1, sp, #16
 800a68c:	4638      	mov	r0, r7
 800a68e:	f000 f879 	bl	800a784 <_printf_i>
 800a692:	e7ed      	b.n	800a670 <_svfiprintf_r+0x1c0>
 800a694:	0800b294 	.word	0x0800b294
 800a698:	0800b29e 	.word	0x0800b29e
 800a69c:	00000000 	.word	0x00000000
 800a6a0:	0800a3f9 	.word	0x0800a3f9
 800a6a4:	0800b29a 	.word	0x0800b29a

0800a6a8 <_printf_common>:
 800a6a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6ac:	4616      	mov	r6, r2
 800a6ae:	4698      	mov	r8, r3
 800a6b0:	688a      	ldr	r2, [r1, #8]
 800a6b2:	690b      	ldr	r3, [r1, #16]
 800a6b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	bfb8      	it	lt
 800a6bc:	4613      	movlt	r3, r2
 800a6be:	6033      	str	r3, [r6, #0]
 800a6c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a6c4:	4607      	mov	r7, r0
 800a6c6:	460c      	mov	r4, r1
 800a6c8:	b10a      	cbz	r2, 800a6ce <_printf_common+0x26>
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	6033      	str	r3, [r6, #0]
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	0699      	lsls	r1, r3, #26
 800a6d2:	bf42      	ittt	mi
 800a6d4:	6833      	ldrmi	r3, [r6, #0]
 800a6d6:	3302      	addmi	r3, #2
 800a6d8:	6033      	strmi	r3, [r6, #0]
 800a6da:	6825      	ldr	r5, [r4, #0]
 800a6dc:	f015 0506 	ands.w	r5, r5, #6
 800a6e0:	d106      	bne.n	800a6f0 <_printf_common+0x48>
 800a6e2:	f104 0a19 	add.w	sl, r4, #25
 800a6e6:	68e3      	ldr	r3, [r4, #12]
 800a6e8:	6832      	ldr	r2, [r6, #0]
 800a6ea:	1a9b      	subs	r3, r3, r2
 800a6ec:	42ab      	cmp	r3, r5
 800a6ee:	dc26      	bgt.n	800a73e <_printf_common+0x96>
 800a6f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a6f4:	6822      	ldr	r2, [r4, #0]
 800a6f6:	3b00      	subs	r3, #0
 800a6f8:	bf18      	it	ne
 800a6fa:	2301      	movne	r3, #1
 800a6fc:	0692      	lsls	r2, r2, #26
 800a6fe:	d42b      	bmi.n	800a758 <_printf_common+0xb0>
 800a700:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a704:	4641      	mov	r1, r8
 800a706:	4638      	mov	r0, r7
 800a708:	47c8      	blx	r9
 800a70a:	3001      	adds	r0, #1
 800a70c:	d01e      	beq.n	800a74c <_printf_common+0xa4>
 800a70e:	6823      	ldr	r3, [r4, #0]
 800a710:	6922      	ldr	r2, [r4, #16]
 800a712:	f003 0306 	and.w	r3, r3, #6
 800a716:	2b04      	cmp	r3, #4
 800a718:	bf02      	ittt	eq
 800a71a:	68e5      	ldreq	r5, [r4, #12]
 800a71c:	6833      	ldreq	r3, [r6, #0]
 800a71e:	1aed      	subeq	r5, r5, r3
 800a720:	68a3      	ldr	r3, [r4, #8]
 800a722:	bf0c      	ite	eq
 800a724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a728:	2500      	movne	r5, #0
 800a72a:	4293      	cmp	r3, r2
 800a72c:	bfc4      	itt	gt
 800a72e:	1a9b      	subgt	r3, r3, r2
 800a730:	18ed      	addgt	r5, r5, r3
 800a732:	2600      	movs	r6, #0
 800a734:	341a      	adds	r4, #26
 800a736:	42b5      	cmp	r5, r6
 800a738:	d11a      	bne.n	800a770 <_printf_common+0xc8>
 800a73a:	2000      	movs	r0, #0
 800a73c:	e008      	b.n	800a750 <_printf_common+0xa8>
 800a73e:	2301      	movs	r3, #1
 800a740:	4652      	mov	r2, sl
 800a742:	4641      	mov	r1, r8
 800a744:	4638      	mov	r0, r7
 800a746:	47c8      	blx	r9
 800a748:	3001      	adds	r0, #1
 800a74a:	d103      	bne.n	800a754 <_printf_common+0xac>
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a754:	3501      	adds	r5, #1
 800a756:	e7c6      	b.n	800a6e6 <_printf_common+0x3e>
 800a758:	18e1      	adds	r1, r4, r3
 800a75a:	1c5a      	adds	r2, r3, #1
 800a75c:	2030      	movs	r0, #48	@ 0x30
 800a75e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a762:	4422      	add	r2, r4
 800a764:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a768:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a76c:	3302      	adds	r3, #2
 800a76e:	e7c7      	b.n	800a700 <_printf_common+0x58>
 800a770:	2301      	movs	r3, #1
 800a772:	4622      	mov	r2, r4
 800a774:	4641      	mov	r1, r8
 800a776:	4638      	mov	r0, r7
 800a778:	47c8      	blx	r9
 800a77a:	3001      	adds	r0, #1
 800a77c:	d0e6      	beq.n	800a74c <_printf_common+0xa4>
 800a77e:	3601      	adds	r6, #1
 800a780:	e7d9      	b.n	800a736 <_printf_common+0x8e>
	...

0800a784 <_printf_i>:
 800a784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a788:	7e0f      	ldrb	r7, [r1, #24]
 800a78a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a78c:	2f78      	cmp	r7, #120	@ 0x78
 800a78e:	4691      	mov	r9, r2
 800a790:	4680      	mov	r8, r0
 800a792:	460c      	mov	r4, r1
 800a794:	469a      	mov	sl, r3
 800a796:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a79a:	d807      	bhi.n	800a7ac <_printf_i+0x28>
 800a79c:	2f62      	cmp	r7, #98	@ 0x62
 800a79e:	d80a      	bhi.n	800a7b6 <_printf_i+0x32>
 800a7a0:	2f00      	cmp	r7, #0
 800a7a2:	f000 80d1 	beq.w	800a948 <_printf_i+0x1c4>
 800a7a6:	2f58      	cmp	r7, #88	@ 0x58
 800a7a8:	f000 80b8 	beq.w	800a91c <_printf_i+0x198>
 800a7ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a7b4:	e03a      	b.n	800a82c <_printf_i+0xa8>
 800a7b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a7ba:	2b15      	cmp	r3, #21
 800a7bc:	d8f6      	bhi.n	800a7ac <_printf_i+0x28>
 800a7be:	a101      	add	r1, pc, #4	@ (adr r1, 800a7c4 <_printf_i+0x40>)
 800a7c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7c4:	0800a81d 	.word	0x0800a81d
 800a7c8:	0800a831 	.word	0x0800a831
 800a7cc:	0800a7ad 	.word	0x0800a7ad
 800a7d0:	0800a7ad 	.word	0x0800a7ad
 800a7d4:	0800a7ad 	.word	0x0800a7ad
 800a7d8:	0800a7ad 	.word	0x0800a7ad
 800a7dc:	0800a831 	.word	0x0800a831
 800a7e0:	0800a7ad 	.word	0x0800a7ad
 800a7e4:	0800a7ad 	.word	0x0800a7ad
 800a7e8:	0800a7ad 	.word	0x0800a7ad
 800a7ec:	0800a7ad 	.word	0x0800a7ad
 800a7f0:	0800a92f 	.word	0x0800a92f
 800a7f4:	0800a85b 	.word	0x0800a85b
 800a7f8:	0800a8e9 	.word	0x0800a8e9
 800a7fc:	0800a7ad 	.word	0x0800a7ad
 800a800:	0800a7ad 	.word	0x0800a7ad
 800a804:	0800a951 	.word	0x0800a951
 800a808:	0800a7ad 	.word	0x0800a7ad
 800a80c:	0800a85b 	.word	0x0800a85b
 800a810:	0800a7ad 	.word	0x0800a7ad
 800a814:	0800a7ad 	.word	0x0800a7ad
 800a818:	0800a8f1 	.word	0x0800a8f1
 800a81c:	6833      	ldr	r3, [r6, #0]
 800a81e:	1d1a      	adds	r2, r3, #4
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	6032      	str	r2, [r6, #0]
 800a824:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a828:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a82c:	2301      	movs	r3, #1
 800a82e:	e09c      	b.n	800a96a <_printf_i+0x1e6>
 800a830:	6833      	ldr	r3, [r6, #0]
 800a832:	6820      	ldr	r0, [r4, #0]
 800a834:	1d19      	adds	r1, r3, #4
 800a836:	6031      	str	r1, [r6, #0]
 800a838:	0606      	lsls	r6, r0, #24
 800a83a:	d501      	bpl.n	800a840 <_printf_i+0xbc>
 800a83c:	681d      	ldr	r5, [r3, #0]
 800a83e:	e003      	b.n	800a848 <_printf_i+0xc4>
 800a840:	0645      	lsls	r5, r0, #25
 800a842:	d5fb      	bpl.n	800a83c <_printf_i+0xb8>
 800a844:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a848:	2d00      	cmp	r5, #0
 800a84a:	da03      	bge.n	800a854 <_printf_i+0xd0>
 800a84c:	232d      	movs	r3, #45	@ 0x2d
 800a84e:	426d      	negs	r5, r5
 800a850:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a854:	4858      	ldr	r0, [pc, #352]	@ (800a9b8 <_printf_i+0x234>)
 800a856:	230a      	movs	r3, #10
 800a858:	e011      	b.n	800a87e <_printf_i+0xfa>
 800a85a:	6821      	ldr	r1, [r4, #0]
 800a85c:	6833      	ldr	r3, [r6, #0]
 800a85e:	0608      	lsls	r0, r1, #24
 800a860:	f853 5b04 	ldr.w	r5, [r3], #4
 800a864:	d402      	bmi.n	800a86c <_printf_i+0xe8>
 800a866:	0649      	lsls	r1, r1, #25
 800a868:	bf48      	it	mi
 800a86a:	b2ad      	uxthmi	r5, r5
 800a86c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a86e:	4852      	ldr	r0, [pc, #328]	@ (800a9b8 <_printf_i+0x234>)
 800a870:	6033      	str	r3, [r6, #0]
 800a872:	bf14      	ite	ne
 800a874:	230a      	movne	r3, #10
 800a876:	2308      	moveq	r3, #8
 800a878:	2100      	movs	r1, #0
 800a87a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a87e:	6866      	ldr	r6, [r4, #4]
 800a880:	60a6      	str	r6, [r4, #8]
 800a882:	2e00      	cmp	r6, #0
 800a884:	db05      	blt.n	800a892 <_printf_i+0x10e>
 800a886:	6821      	ldr	r1, [r4, #0]
 800a888:	432e      	orrs	r6, r5
 800a88a:	f021 0104 	bic.w	r1, r1, #4
 800a88e:	6021      	str	r1, [r4, #0]
 800a890:	d04b      	beq.n	800a92a <_printf_i+0x1a6>
 800a892:	4616      	mov	r6, r2
 800a894:	fbb5 f1f3 	udiv	r1, r5, r3
 800a898:	fb03 5711 	mls	r7, r3, r1, r5
 800a89c:	5dc7      	ldrb	r7, [r0, r7]
 800a89e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a8a2:	462f      	mov	r7, r5
 800a8a4:	42bb      	cmp	r3, r7
 800a8a6:	460d      	mov	r5, r1
 800a8a8:	d9f4      	bls.n	800a894 <_printf_i+0x110>
 800a8aa:	2b08      	cmp	r3, #8
 800a8ac:	d10b      	bne.n	800a8c6 <_printf_i+0x142>
 800a8ae:	6823      	ldr	r3, [r4, #0]
 800a8b0:	07df      	lsls	r7, r3, #31
 800a8b2:	d508      	bpl.n	800a8c6 <_printf_i+0x142>
 800a8b4:	6923      	ldr	r3, [r4, #16]
 800a8b6:	6861      	ldr	r1, [r4, #4]
 800a8b8:	4299      	cmp	r1, r3
 800a8ba:	bfde      	ittt	le
 800a8bc:	2330      	movle	r3, #48	@ 0x30
 800a8be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a8c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a8c6:	1b92      	subs	r2, r2, r6
 800a8c8:	6122      	str	r2, [r4, #16]
 800a8ca:	f8cd a000 	str.w	sl, [sp]
 800a8ce:	464b      	mov	r3, r9
 800a8d0:	aa03      	add	r2, sp, #12
 800a8d2:	4621      	mov	r1, r4
 800a8d4:	4640      	mov	r0, r8
 800a8d6:	f7ff fee7 	bl	800a6a8 <_printf_common>
 800a8da:	3001      	adds	r0, #1
 800a8dc:	d14a      	bne.n	800a974 <_printf_i+0x1f0>
 800a8de:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e2:	b004      	add	sp, #16
 800a8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8e8:	6823      	ldr	r3, [r4, #0]
 800a8ea:	f043 0320 	orr.w	r3, r3, #32
 800a8ee:	6023      	str	r3, [r4, #0]
 800a8f0:	4832      	ldr	r0, [pc, #200]	@ (800a9bc <_printf_i+0x238>)
 800a8f2:	2778      	movs	r7, #120	@ 0x78
 800a8f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a8f8:	6823      	ldr	r3, [r4, #0]
 800a8fa:	6831      	ldr	r1, [r6, #0]
 800a8fc:	061f      	lsls	r7, r3, #24
 800a8fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800a902:	d402      	bmi.n	800a90a <_printf_i+0x186>
 800a904:	065f      	lsls	r7, r3, #25
 800a906:	bf48      	it	mi
 800a908:	b2ad      	uxthmi	r5, r5
 800a90a:	6031      	str	r1, [r6, #0]
 800a90c:	07d9      	lsls	r1, r3, #31
 800a90e:	bf44      	itt	mi
 800a910:	f043 0320 	orrmi.w	r3, r3, #32
 800a914:	6023      	strmi	r3, [r4, #0]
 800a916:	b11d      	cbz	r5, 800a920 <_printf_i+0x19c>
 800a918:	2310      	movs	r3, #16
 800a91a:	e7ad      	b.n	800a878 <_printf_i+0xf4>
 800a91c:	4826      	ldr	r0, [pc, #152]	@ (800a9b8 <_printf_i+0x234>)
 800a91e:	e7e9      	b.n	800a8f4 <_printf_i+0x170>
 800a920:	6823      	ldr	r3, [r4, #0]
 800a922:	f023 0320 	bic.w	r3, r3, #32
 800a926:	6023      	str	r3, [r4, #0]
 800a928:	e7f6      	b.n	800a918 <_printf_i+0x194>
 800a92a:	4616      	mov	r6, r2
 800a92c:	e7bd      	b.n	800a8aa <_printf_i+0x126>
 800a92e:	6833      	ldr	r3, [r6, #0]
 800a930:	6825      	ldr	r5, [r4, #0]
 800a932:	6961      	ldr	r1, [r4, #20]
 800a934:	1d18      	adds	r0, r3, #4
 800a936:	6030      	str	r0, [r6, #0]
 800a938:	062e      	lsls	r6, r5, #24
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	d501      	bpl.n	800a942 <_printf_i+0x1be>
 800a93e:	6019      	str	r1, [r3, #0]
 800a940:	e002      	b.n	800a948 <_printf_i+0x1c4>
 800a942:	0668      	lsls	r0, r5, #25
 800a944:	d5fb      	bpl.n	800a93e <_printf_i+0x1ba>
 800a946:	8019      	strh	r1, [r3, #0]
 800a948:	2300      	movs	r3, #0
 800a94a:	6123      	str	r3, [r4, #16]
 800a94c:	4616      	mov	r6, r2
 800a94e:	e7bc      	b.n	800a8ca <_printf_i+0x146>
 800a950:	6833      	ldr	r3, [r6, #0]
 800a952:	1d1a      	adds	r2, r3, #4
 800a954:	6032      	str	r2, [r6, #0]
 800a956:	681e      	ldr	r6, [r3, #0]
 800a958:	6862      	ldr	r2, [r4, #4]
 800a95a:	2100      	movs	r1, #0
 800a95c:	4630      	mov	r0, r6
 800a95e:	f7f5 fcbf 	bl	80002e0 <memchr>
 800a962:	b108      	cbz	r0, 800a968 <_printf_i+0x1e4>
 800a964:	1b80      	subs	r0, r0, r6
 800a966:	6060      	str	r0, [r4, #4]
 800a968:	6863      	ldr	r3, [r4, #4]
 800a96a:	6123      	str	r3, [r4, #16]
 800a96c:	2300      	movs	r3, #0
 800a96e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a972:	e7aa      	b.n	800a8ca <_printf_i+0x146>
 800a974:	6923      	ldr	r3, [r4, #16]
 800a976:	4632      	mov	r2, r6
 800a978:	4649      	mov	r1, r9
 800a97a:	4640      	mov	r0, r8
 800a97c:	47d0      	blx	sl
 800a97e:	3001      	adds	r0, #1
 800a980:	d0ad      	beq.n	800a8de <_printf_i+0x15a>
 800a982:	6823      	ldr	r3, [r4, #0]
 800a984:	079b      	lsls	r3, r3, #30
 800a986:	d413      	bmi.n	800a9b0 <_printf_i+0x22c>
 800a988:	68e0      	ldr	r0, [r4, #12]
 800a98a:	9b03      	ldr	r3, [sp, #12]
 800a98c:	4298      	cmp	r0, r3
 800a98e:	bfb8      	it	lt
 800a990:	4618      	movlt	r0, r3
 800a992:	e7a6      	b.n	800a8e2 <_printf_i+0x15e>
 800a994:	2301      	movs	r3, #1
 800a996:	4632      	mov	r2, r6
 800a998:	4649      	mov	r1, r9
 800a99a:	4640      	mov	r0, r8
 800a99c:	47d0      	blx	sl
 800a99e:	3001      	adds	r0, #1
 800a9a0:	d09d      	beq.n	800a8de <_printf_i+0x15a>
 800a9a2:	3501      	adds	r5, #1
 800a9a4:	68e3      	ldr	r3, [r4, #12]
 800a9a6:	9903      	ldr	r1, [sp, #12]
 800a9a8:	1a5b      	subs	r3, r3, r1
 800a9aa:	42ab      	cmp	r3, r5
 800a9ac:	dcf2      	bgt.n	800a994 <_printf_i+0x210>
 800a9ae:	e7eb      	b.n	800a988 <_printf_i+0x204>
 800a9b0:	2500      	movs	r5, #0
 800a9b2:	f104 0619 	add.w	r6, r4, #25
 800a9b6:	e7f5      	b.n	800a9a4 <_printf_i+0x220>
 800a9b8:	0800b2a5 	.word	0x0800b2a5
 800a9bc:	0800b2b6 	.word	0x0800b2b6

0800a9c0 <memmove>:
 800a9c0:	4288      	cmp	r0, r1
 800a9c2:	b510      	push	{r4, lr}
 800a9c4:	eb01 0402 	add.w	r4, r1, r2
 800a9c8:	d902      	bls.n	800a9d0 <memmove+0x10>
 800a9ca:	4284      	cmp	r4, r0
 800a9cc:	4623      	mov	r3, r4
 800a9ce:	d807      	bhi.n	800a9e0 <memmove+0x20>
 800a9d0:	1e43      	subs	r3, r0, #1
 800a9d2:	42a1      	cmp	r1, r4
 800a9d4:	d008      	beq.n	800a9e8 <memmove+0x28>
 800a9d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a9de:	e7f8      	b.n	800a9d2 <memmove+0x12>
 800a9e0:	4402      	add	r2, r0
 800a9e2:	4601      	mov	r1, r0
 800a9e4:	428a      	cmp	r2, r1
 800a9e6:	d100      	bne.n	800a9ea <memmove+0x2a>
 800a9e8:	bd10      	pop	{r4, pc}
 800a9ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a9f2:	e7f7      	b.n	800a9e4 <memmove+0x24>

0800a9f4 <_sbrk_r>:
 800a9f4:	b538      	push	{r3, r4, r5, lr}
 800a9f6:	4d06      	ldr	r5, [pc, #24]	@ (800aa10 <_sbrk_r+0x1c>)
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	4604      	mov	r4, r0
 800a9fc:	4608      	mov	r0, r1
 800a9fe:	602b      	str	r3, [r5, #0]
 800aa00:	f7f7 fcd6 	bl	80023b0 <_sbrk>
 800aa04:	1c43      	adds	r3, r0, #1
 800aa06:	d102      	bne.n	800aa0e <_sbrk_r+0x1a>
 800aa08:	682b      	ldr	r3, [r5, #0]
 800aa0a:	b103      	cbz	r3, 800aa0e <_sbrk_r+0x1a>
 800aa0c:	6023      	str	r3, [r4, #0]
 800aa0e:	bd38      	pop	{r3, r4, r5, pc}
 800aa10:	24000f50 	.word	0x24000f50

0800aa14 <_realloc_r>:
 800aa14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa18:	4607      	mov	r7, r0
 800aa1a:	4614      	mov	r4, r2
 800aa1c:	460d      	mov	r5, r1
 800aa1e:	b921      	cbnz	r1, 800aa2a <_realloc_r+0x16>
 800aa20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa24:	4611      	mov	r1, r2
 800aa26:	f7ff bc5b 	b.w	800a2e0 <_malloc_r>
 800aa2a:	b92a      	cbnz	r2, 800aa38 <_realloc_r+0x24>
 800aa2c:	f7ff fbec 	bl	800a208 <_free_r>
 800aa30:	4625      	mov	r5, r4
 800aa32:	4628      	mov	r0, r5
 800aa34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa38:	f000 f81a 	bl	800aa70 <_malloc_usable_size_r>
 800aa3c:	4284      	cmp	r4, r0
 800aa3e:	4606      	mov	r6, r0
 800aa40:	d802      	bhi.n	800aa48 <_realloc_r+0x34>
 800aa42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa46:	d8f4      	bhi.n	800aa32 <_realloc_r+0x1e>
 800aa48:	4621      	mov	r1, r4
 800aa4a:	4638      	mov	r0, r7
 800aa4c:	f7ff fc48 	bl	800a2e0 <_malloc_r>
 800aa50:	4680      	mov	r8, r0
 800aa52:	b908      	cbnz	r0, 800aa58 <_realloc_r+0x44>
 800aa54:	4645      	mov	r5, r8
 800aa56:	e7ec      	b.n	800aa32 <_realloc_r+0x1e>
 800aa58:	42b4      	cmp	r4, r6
 800aa5a:	4622      	mov	r2, r4
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	bf28      	it	cs
 800aa60:	4632      	movcs	r2, r6
 800aa62:	f7ff fbc3 	bl	800a1ec <memcpy>
 800aa66:	4629      	mov	r1, r5
 800aa68:	4638      	mov	r0, r7
 800aa6a:	f7ff fbcd 	bl	800a208 <_free_r>
 800aa6e:	e7f1      	b.n	800aa54 <_realloc_r+0x40>

0800aa70 <_malloc_usable_size_r>:
 800aa70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa74:	1f18      	subs	r0, r3, #4
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	bfbc      	itt	lt
 800aa7a:	580b      	ldrlt	r3, [r1, r0]
 800aa7c:	18c0      	addlt	r0, r0, r3
 800aa7e:	4770      	bx	lr

0800aa80 <_init>:
 800aa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa82:	bf00      	nop
 800aa84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa86:	bc08      	pop	{r3}
 800aa88:	469e      	mov	lr, r3
 800aa8a:	4770      	bx	lr

0800aa8c <_fini>:
 800aa8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa8e:	bf00      	nop
 800aa90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa92:	bc08      	pop	{r3}
 800aa94:	469e      	mov	lr, r3
 800aa96:	4770      	bx	lr
