// Seed: 4053896741
module module_3 (
    output tri1  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire module_0,
    input  uwire id_6,
    input  wor   id_7
    , id_22,
    output uwire id_8,
    output wire  id_9,
    output tri0  id_10,
    input  uwire id_11,
    output tri0  id_12,
    input  tri   id_13,
    output wire  id_14,
    input  tri   id_15,
    output tri0  id_16,
    input  wand  id_17,
    output tri0  id_18,
    input  wor   id_19,
    output uwire id_20
);
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input uwire id_2,
    output wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6
    , id_11,
    output tri1 id_7,
    input tri0 id_8,
    input supply1 id_9
);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_0,
      id_9,
      id_9,
      id_2,
      id_8,
      id_8,
      id_3,
      id_4,
      id_3,
      id_8,
      id_4,
      id_0,
      id_4,
      id_9,
      id_3,
      id_8,
      id_4,
      id_2,
      id_3
  );
  wire id_12;
  wor  id_13 = 1;
endmodule
