<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\Trident\device\devspec\diag?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/Trident/device/devspec/diag/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="Saratoga" id="Interfaces" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:1;14:26">PCIe Analyzer</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="body:1;17:24">
      <note audience="PMCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="note:1;21:27">Information sourced from PM-2140521 - PCIe x16 Switch Port Engineering Document Issue 2.01</note>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:1;24:21">The analyzer RAM provides a 512 TLP header one-shot capture buffer per PCIe stack (x16 lanes) that stores copies of ingress TLP headers observed at the Ingress TLP Editor (IED) input interface.</p>
      <p audience="PMCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:2;28:21">The capture window is configured via configuration registers. Trigger events are enabled via a trigger event mask.</p>
      <p audience="PMCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:3;32:21">After a one-shot capture has been initiated, TLP headers are written to the RAM until an enabled trigger event is detected, at which point an additional number of TLP headers determined by the configuration register are written to the analyzer RAM before the one-shot capture terminates. The analyzer RAM also supports a port mask register that determines which ports are to be monitored. Asynchronous AER/Synchronous AER/RST information is also captured per TLP. Asynchronous AER information is accumulated and written to the RAM on the next TLP EOP that matches the associated port number for the asynchronous AER event.</p>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:4;35:21">The analyzer RAM supports a port mask register that determines which ports are to be monitored. Once a trigger is captured, the next TLP is written to the analyzer RAM for analysis.</p>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:5;38:21">This feature is supported by ChipLink.</p>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:6;41:21">Each analyzer RAM TLP Header is 185 bits and is broken down as follows:</p>
      <table id="table_PCIe_Analyzer_RAM_TLP_Header_decode_9igcwoju4" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="table:1;45:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:2;48:32">PCIe Analyzer RAM TLP Header decode</title>
         <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="tgroup:1;52:34">
            <colspec colname="col1" colnum="1" colwidth="13*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:1;58:40"/>
            <colspec colname="col2" colnum="2" colwidth="37*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:2;64:40"/>
            <colspec colname="col3" colnum="3" colwidth="50*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:3;70:40"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="thead:1;73:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:1;76:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:1;80:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:7;83:36"> Bits</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:2;88:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:8;91:36">Description </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:3;96:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:9;99:36">Details </p>
                  </entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="tbody:1;105:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:2;108:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:4;112:41">[127:0]</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:5;116:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:10;119:37"> 128-bit TLP header (can be either 3 or 4 Dwords)</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:6;124:41">When the header is 3 Dwords, bits 127:96 are forced to 0</entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:3;128:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:7;132:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:11;135:37">[128]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:8;140:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:12;143:37"> 1-bit RST event marker</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:9;148:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:13;151:37">This bit is set if the analyzer was triggered by the RST</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:4;156:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:10;160:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:14;163:37">[129]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:11;168:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:15;171:37"> 1-bit synchronous (with a TLP) AER event marker</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:12;176:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:16;179:37">This bit is set if the analyzer is triggered by a TLP in the AER block.</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:5;184:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:13;188:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:17;191:37">[130] </p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:14;196:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:18;199:37"> 1-bit asynchronous (separate from a TLP) AER event marker</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:15;204:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:19;207:37">This bit is set if the analyzer is triggered by the AER but not on a TLP</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:6;212:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:16;216:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:20;219:37">[131]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:17;224:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:21;227:37"> Nullify Sideband</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:18;232:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:22;235:37">Downstream logic will nullify this TLP</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:7;240:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:19;244:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:23;247:37">[132]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:20;252:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:24;255:37"> Discard Sideband</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:21;260:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:25;263:37">Downstream logic will silently discard this TLP</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:8;268:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:22;272:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:26;275:37">[135:133]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:23;280:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:27;283:37"> Port number</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:24;288:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:28;291:37">PCIe port number in the TLP </p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:9;296:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:25;300:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:29;303:37">[136] </p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:26;308:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:30;311:37"> Bad ECRC</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:27;316:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:31;319:37">This incoming sideband signal is asserted to indicate Bad ECRC in the TLP</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:10;324:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:28;328:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:32;331:37">[137]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:29;336:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:33;339:37"> ECRC Mod</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:30;344:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:34;347:37">Any time a TLP is edited, an ECRC modification flag is asserted. This flag indicates whether the TLP has been modified.</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:11;352:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:31;356:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:35;359:37">[138]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:32;364:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:36;367:37"> UEC</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:33;372:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:37;375:37">This bit is set if the analyzer was triggerd by the UEC block</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:12;380:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:34;384:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:38;387:37">[139]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:35;392:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:39;395:37"> 1-bit UR Completion</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:36;400:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:40;403:37">Flag indicating a UR completion</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:13;408:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:37;412:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:41;415:37">[140]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:38;420:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:42;423:37"> 1-bit Blocked Ingress UR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:39;428:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:43;431:37">Flag indicating a TLP will be UR’ed at the ingress</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:14;436:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:40;440:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:44;443:37">[141]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:41;448:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:45;451:37"> 1-bit Blocked Egress UR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:42;456:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:46;459:37">Flag indicating a TLP will be UR’ed at the egress</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:15;464:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:43;468:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:47;471:37">[142]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:44;476:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:48;479:37"> 1-bit Blocked Egress Poisoned TLP</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:45;484:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:49;487:37">Flag indicating that the egress is blocked due to a Poisoned TLP</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:16;492:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:46;496:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:50;499:37">[143]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:47;504:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:51;507:37"> 1-bit Blocked MC</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:48;512:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:52;515:37">Flag indicating that the TLP is blocked in the multicast overlay</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:17;520:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:49;524:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:53;527:37">[144]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:50;532:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:54;535:37"> 1-bit Route-to-Self</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:51;540:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:55;543:37">Flag to indicate that the TLP has been configured to route to self</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:18;548:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:52;552:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:56;555:37">[145]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:53;560:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:57;563:37"> 1-bit Route-to-PPU</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:54;568:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:58;571:37">Flag to indicate that the TLP has been configured to route to the PCIe processor complex for processing</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:19;576:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:55;580:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:59;583:37">[146]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:56;588:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:60;591:37"> 1-bit Route-Destination</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:57;596:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:61;599:37">Flag to indicate that the TLP has been configured to route to the destination</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:20;604:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:58;608:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:62;611:37">[184:147]</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:59;616:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:63;619:37"> 38-bit timestamp </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:60;624:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:64;627:37">Reflects the timestamp value of the TLP that was captured (1ns)</p>
                     <note audience="PMCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="note:2;631:42">In actuality the time-stamp increments two times per 501Mhz clock tick. We tick by two because the incoming logic can theoretically receive two TLPs on one clock and the time-stamp has to be able to distinguish between their order.</note>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:65;639:22">
         <ph pmc_switch="Encl_mgmt" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ph:1;643:26">A one-shot capture is initiated through firmware via a global memory space which is accessible via Switchtec CLI, TWI, or PCIe Config Space.</ph> 
         <ph pmc_switch="Fanout" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ph:2;647:26">A one-shot capture can be initiated through Switchtec CLI, TWI, or PCIe Config Space. </ph> 
         <ph audience="PMCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ph:3;651:26">In PSX Special Edition, it can also be triggered via carrier pigeon.</ph> 
         <ph audience="PMCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ph:4;655:26">The capture window is configured via configuration registers. Trigger events are enabled via a trigger event mask.</ph>
      </p>
      <p audience="PMCInternal" pmc_switch="Encl_mgmt" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:66;661:22">The analyzer RAM also provides an interrupt to firmware. This interrupt is always enabled, and is asserted when a configured trigger event is detected during an analyzer RAM write. After the interrupt has asserted, firmware can then access the analyzer RAM contents using an indirect access interface. The trigger event handler includes the output of four lines of information to the UART interface:</p>
      <p audience="PMCInternal" pmc_switch="Fanout" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:67;666:22">Trigger event handling occurs when a configured trigger event is detected during an analyzer RAM write, and includes the output of four lines of information to the CLI interface:</p>
      <ul audience="PMCInternal" class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ul:1;670:23">
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:1;673:26">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:68;676:28">The first line indicates in which stack the analyzer RAM was triggered.</p>
         </li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:2;680:26">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:69;683:28">The second line presents three types of information:</p>
         </li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:3;687:26">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:70;690:28">The number of valid TLP headers in the analyzer RAM buffer. Note that a "Word" includes 4 DWs TLP header, relative sideband signals and timestamp per TLP.</p>
            <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ul:2;693:29">
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:4;696:32">
                  <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:71;699:34"> Start address indicates the index of first valid TLP header in analyzer RAM buffer. In the event that more than 512 TLPs have been written to the analyzer RAM before a trigger event is seen, the ARAM_START_ADDR will be set to a non-zero value.</p>
               </li>
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:5;703:32">
                  <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:72;706:34"> Trigger address indicates the RAM address containing the TLP header that triggered the completion of the one-shot analyzer RAM capture.</p>
               </li>
               <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:6;710:32">
                  <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:73;713:34"> The third line is the raw data of the TLP header that triggered analyzer RAM. </p>
               </li>
            </ul>
         </li>
         <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="li:7;719:26">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:74;722:28">The fourth line presents the sideband signals and timestamp of the TLP which triggered the analyzer RAM.</p>
         </li>
      </ul>
      <p audience="PMCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:75;728:22">All analyzer RAM writes occur on receipt of EOP and only after a one-shot capture has been enabled using the ARAM_START bit. Signals which are valid on SOP, including the TLP header, 10-bit sideband, RST and aligned AER markers are captured on SOP or EOP and written to the RAM on EOP. A sideband location select input, one matching bit for each of the 10-bit sideband, indicates whether the sideband is valid at SOP or EOP.</p>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:76;731:22">The following uncorrectable errors are <ph audience="PMCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ph:5;734:26">gated with an PCBI register trigger mask and </ph>passed through the IFB synchronous to a particular TLP:</p>
      <table id="table_Synchronous_Trigger_Events_aigcwoju4" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="table:2;738:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:3;741:32">Synchronous Trigger Events</title>
         <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="tgroup:2;745:34">
            <colspec colname="col1" colnum="1" colwidth="40*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:4;751:40"/>
            <colspec colname="col2" colnum="2" colwidth="348*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:5;757:40"/>
            <colspec colname="col3" colnum="3" colwidth="612*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:6;763:40"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="thead:2;766:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:21;769:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:61;773:42">No</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:62;777:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:77;780:37">Type</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:63;785:42">Trigger Events</entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="tbody:2;790:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:22;793:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:64;797:42">1</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:65;801:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:78;804:37">AER_UR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:66;809:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:79;812:37">Unsupported Request Received Indication</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:23;817:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:67;821:42">2</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:68;825:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:80;828:37">AER_ECRCERR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:69;833:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:81;836:37">ECRC Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:24;841:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:70;845:42">3</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:71;849:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:82;852:37">AER_CA</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:72;857:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:83;860:37">Completer Abort Received Indication</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:25;865:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:73;869:42">4</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:74;873:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:84;876:37">AER_POITLP</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:75;881:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:85;884:37">Poisoned TLP Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:26;889:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:76;893:42">5</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:77;897:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:86;900:37">AER_RCV_ERR_FATAL</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:78;905:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:87;908:37">Receive Fatal Error Message</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:27;913:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:79;917:42">6</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:80;921:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:88;924:37">AER_RCV_ERR_NON_AFATAL</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:81;929:42">Receive Non-Fatal Error Message</entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:28;933:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:82;937:42">7</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:83;941:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:89;944:37">AER_RCV_ERR_CORR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:84;949:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:90;952:37">Receive Correctable Error Message</p>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:91;960:22">All remaining AER events are treated as asynchronous triggers, which <ph audience="PMCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="ph:6;963:26">bypass IFB and </ph>directly trigger the analyzer RAM capture logic:</p>
      <table id="table_Asynchronous_Trigger_Events_bigcwoju4" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="table:3;967:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:4;970:32">Asynchronous Trigger Events</title>
         <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="tgroup:3;974:34">
            <colspec colname="col1" colnum="1" colwidth="6*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:7;980:40"/>
            <colspec colname="col2" colnum="2" colwidth="40*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:8;986:40"/>
            <colspec colname="col3" colnum="3" colwidth="94*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="colspec:9;992:40"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="thead:3;995:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:29;998:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:85;1002:42">No</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:86;1006:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:92;1009:37">Type</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:87;1014:42">Trigger Events</entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="tbody:3;1019:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:30;1022:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:88;1026:42">1</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:89;1030:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:93;1033:37">AER_MALTLP</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:90;1038:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:94;1041:37">Malformed TLP Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:31;1046:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:91;1050:42">2</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:92;1054:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:95;1057:37">AER_RCVOVFL</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:93;1062:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:96;1065:37">Receiver Overflow Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:32;1070:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:94;1074:42">3</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:95;1078:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:97;1081:37">AER_SDERR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:96;1086:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:98;1089:37">Surprise Down Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:33;1094:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:97;1098:42">4</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:98;1102:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:99;1105:37">AER_DLPERR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:99;1110:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:100;1113:38">Data Link Protocol Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:34;1118:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:100;1122:43">5</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:101;1126:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:101;1129:38">AER_HDRLGOVFL</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:102;1134:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:102;1137:38">Header Log Overflow Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:35;1142:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:103;1146:43">6</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:104;1150:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:103;1153:38">AER_UINTERR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:105;1158:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:104;1161:38">Uncorrectable Internal Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:36;1166:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:106;1170:43">7</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:107;1174:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:105;1177:38">AER_RPTIMOUT</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:108;1182:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:106;1185:38">Replay Timer Timeout Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:37;1190:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:109;1194:43">8</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:110;1198:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:107;1201:38">AER_RPNUMRO</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:111;1206:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:108;1209:38">Replay Number Rollover Error</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:38;1214:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:112;1218:43">9</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:113;1222:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:109;1225:38">AER_BADDLLP</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:114;1230:43">Bad DLLP Error</entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:39;1234:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:115;1238:43">10</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:116;1242:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:110;1245:38">AER_BADTLP</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:117;1250:43">Bad TLP Error</entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="row:40;1254:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:118;1258:43">11</entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:119;1262:43">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:111;1265:38">AER_RCVERR</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="entry:120;1270:43">Receiver Error</entry>
               </row>
            </tbody>
         </tgroup>
      </table>
      <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="note:3;1277:27">Note that the above list of asynchronous AER events includes both correctable and uncorrectable errors. The uncorrectable errors that are listed constitute errors that cannot be passed inband through IFB correctly aligned to a TLP.</note>
      <fig audience="PMCInternal" id="fig_PCIE_Analyzer_Ram_cigcwoju4" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="fig:1;1282:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:5;1285:32">PCIE Analyzer Ram</title>
         <image href="graphics/trident_diag_pcie_analyzer_ram.svg" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="image:1;1290:33"/>
      </fig>
      <section id="section_ChipLink_PCIe_Analyzer_Tool_digcwoju4" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="section:1;1295:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:6;1298:32">ChipLink PCIe Analyzer Tool</title>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="p:112;1301:26">ChipLink supports a tool which utilizes the PCIe Analyzer RAM to trigger and process TLPs captured in the RAM. The tool provides an in-depth analyzer look and feel and is able to decode TLPs into their constituent fields and bits. <xref href="#Interfaces/fig_ChipLink_PCIe_Analyzer_Tool_eigcwoju4" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="xref:1;1304:33" type="fig"><?ditaot gentext?>Figure 2</xref> iIlustrates what the ChipLink PCIe Analyzer tool looks like.</p>
         <fig id="fig_ChipLink_PCIe_Analyzer_Tool_eigcwoju4" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="fig:2;1308:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="title:7;1311:35">ChipLink PCIe Analyzer Tool</title>
            <image href="graphics/trident_diag_pcie_analyzer_chipLink.png" width="6in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\diag\trident_diag_pcie_analyzer_overview2.xml" xtrc="image:2;1317:36"/>
         </fig>
      </section>
   </body>
</topic>