// Seed: 656093709
module module_0 #(
    parameter id_11 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  integer _id_11 = -1;
  wire id_12;
  logic [1 'd0 : id_11] id_13;
endmodule
module module_1 #(
    parameter id_4 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : ~  id_4] id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_3,
      id_7,
      id_5,
      id_7,
      id_2,
      id_3,
      id_7
  );
  assign id_5 = id_3;
  wor id_9 = (-1'd0);
endmodule
