abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1089712457
[133800] is replaced by [125585] with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit result/c7552_1_0_2730_69.4.blif
time = 22575953 us
--------------- round 2 ---------------
seed = 964408212
[122760] is replaced by [122548] with estimated error 3e-05
error = 3e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit result/c7552_2_3e-05_2710_69.4.blif
time = 43977459 us
--------------- round 3 ---------------
seed = 1751317902
[38381] is replaced by [122703] with estimated error 3e-05
error = 3e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit result/c7552_3_3e-05_2708_69.4.blif
time = 65122298 us
--------------- round 4 ---------------
seed = 2564327147
[125607] is replaced by [125090] with estimated error 5e-05
error = 5e-05
area = 2706
delay = 69.4
#gates = 1106
output circuit result/c7552_4_5e-05_2706_69.4.blif
time = 86322365 us
--------------- round 5 ---------------
seed = 4082369325
[122763] is replaced by one with estimated error 6e-05
error = 6e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit result/c7552_5_6e-05_2701_69.4.blif
time = 107462581 us
--------------- round 6 ---------------
seed = 1150858432
10729 is replaced by one with estimated error 4e-05
error = 4e-05
area = 2692
delay = 69.4
#gates = 1101
output circuit result/c7552_6_4e-05_2692_69.4.blif
time = 128454656 us
--------------- round 7 ---------------
seed = 2649052246
[32818] is replaced by [122701] with estimated error 0.00011
error = 0.00011
area = 2687
delay = 69.4
#gates = 1099
output circuit result/c7552_7_0.00011_2687_69.4.blif
time = 149266751 us
--------------- round 8 ---------------
seed = 3592652207
[124903] is replaced by [24123] with estimated error 0.00013
error = 0.00013
area = 2680
delay = 69.4
#gates = 1096
output circuit result/c7552_8_0.00013_2680_69.4.blif
time = 170051607 us
--------------- round 9 ---------------
seed = 4242199257
[125603] is replaced by [122748] with estimated error 0.00018
error = 0.00018
area = 2677
delay = 69.4
#gates = 1094
output circuit result/c7552_9_0.00018_2677_69.4.blif
time = 190935219 us
--------------- round 10 ---------------
seed = 1567591389
[116062] is replaced by [126775] with estimated error 0.00023
error = 0.00023
area = 2666
delay = 69.4
#gates = 1090
output circuit result/c7552_10_0.00023_2666_69.4.blif
time = 211622736 us
--------------- round 11 ---------------
seed = 2754103997
[126564] is replaced by [122696] with estimated error 0.00033
error = 0.00033
area = 2662
delay = 69.4
#gates = 1089
output circuit result/c7552_11_0.00033_2662_69.4.blif
time = 232314188 us
--------------- round 12 ---------------
seed = 534845974
[127134] is replaced by [122641] with estimated error 0.00028
error = 0.00028
area = 2659
delay = 69.4
#gates = 1087
output circuit result/c7552_12_0.00028_2659_69.4.blif
time = 252713493 us
--------------- round 13 ---------------
seed = 3609196657
[119502] is replaced by [122552] with inverter with estimated error 0.00034
error = 0.00034
area = 2658
delay = 69.4
#gates = 1087
output circuit result/c7552_13_0.00034_2658_69.4.blif
time = 272991781 us
--------------- round 14 ---------------
seed = 3278855155
[125290] is replaced by [124611] with estimated error 0.00033
error = 0.00033
area = 2655
delay = 69.4
#gates = 1085
output circuit result/c7552_14_0.00033_2655_69.4.blif
time = 293350507 us
--------------- round 15 ---------------
seed = 2399100434
[122804] is replaced by [122795] with estimated error 0.00046
error = 0.00046
area = 2645
delay = 69.4
#gates = 1081
output circuit result/c7552_15_0.00046_2645_69.4.blif
time = 313608594 us
--------------- round 16 ---------------
seed = 2138396766
n1443 is replaced by zero with estimated error 0.00044
error = 0.00044
area = 2644
delay = 69.4
#gates = 1080
output circuit result/c7552_16_0.00044_2644_69.4.blif
time = 333681003 us
--------------- round 17 ---------------
seed = 3697200425
[122966] is replaced by [124341] with estimated error 0.00039
error = 0.00039
area = 2641
delay = 69.4
#gates = 1079
output circuit result/c7552_17_0.00039_2641_69.4.blif
time = 353761284 us
--------------- round 18 ---------------
seed = 1125612272
[122794] is replaced by [126533] with estimated error 0.00039
error = 0.00039
area = 2637
delay = 69.4
#gates = 1078
output circuit result/c7552_18_0.00039_2637_69.4.blif
time = 373877681 us
--------------- round 19 ---------------
seed = 3008050526
[122795] is replaced by [125951] with estimated error 0.00038
error = 0.00038
area = 2634
delay = 69.4
#gates = 1077
output circuit result/c7552_19_0.00038_2634_69.4.blif
time = 393961819 us
--------------- round 20 ---------------
seed = 198525390
[132070] is replaced by [125974] with inverter with estimated error 0.00053
error = 0.00053
area = 2632
delay = 69.4
#gates = 1077
output circuit result/c7552_20_0.00053_2632_69.4.blif
time = 414093946 us
--------------- round 21 ---------------
seed = 2424708884
[24321] is replaced by [125087] with estimated error 0.00062
error = 0.00062
area = 2630
delay = 69.4
#gates = 1076
output circuit result/c7552_21_0.00062_2630_69.4.blif
time = 434079698 us
--------------- round 22 ---------------
seed = 2358599241
[122987] is replaced by [125075] with estimated error 0.00058
error = 0.00058
area = 2628
delay = 69.4
#gates = 1075
output circuit result/c7552_22_0.00058_2628_69.4.blif
time = 454062144 us
--------------- round 23 ---------------
seed = 1167095455
[125449] is replaced by [122532] with estimated error 0.00041
error = 0.00041
area = 2626
delay = 69.4
#gates = 1074
output circuit result/c7552_23_0.00041_2626_69.4.blif
time = 474035961 us
--------------- round 24 ---------------
seed = 234382581
[119498] is replaced by zero with estimated error 0.00039
error = 0.00039
area = 2624
delay = 69.4
#gates = 1073
output circuit result/c7552_24_0.00039_2624_69.4.blif
time = 493936357 us
--------------- round 25 ---------------
seed = 3781871561
[126896] is replaced by [125951] with estimated error 0.00045
error = 0.00045
area = 2614
delay = 69.4
#gates = 1069
output circuit result/c7552_25_0.00045_2614_69.4.blif
time = 513793030 us
--------------- round 26 ---------------
seed = 3867683069
[111393] is replaced by zero with estimated error 0.00057
error = 0.00057
area = 2612
delay = 69.4
#gates = 1068
output circuit result/c7552_26_0.00057_2612_69.4.blif
time = 533496339 us
--------------- round 27 ---------------
seed = 1907998183
[124064] is replaced by [122567] with estimated error 0.00048
error = 0.00048
area = 2611
delay = 65.9
#gates = 1067
output circuit result/c7552_27_0.00048_2611_65.9.blif
time = 553231849 us
--------------- round 28 ---------------
seed = 2625569393
[125598] is replaced by [122693] with estimated error 0.00063
error = 0.00063
area = 2609
delay = 65.9
#gates = 1066
output circuit result/c7552_28_0.00063_2609_65.9.blif
time = 572908227 us
--------------- round 29 ---------------
seed = 587398681
[126069] is replaced by [267980] with estimated error 0.00063
error = 0.00063
area = 2608
delay = 65.9
#gates = 1065
output circuit result/c7552_29_0.00063_2608_65.9.blif
time = 592508605 us
--------------- round 30 ---------------
seed = 3177825128
[124460] is replaced by [125087] with estimated error 0.00062
error = 0.00062
area = 2607
delay = 65.9
#gates = 1064
output circuit result/c7552_30_0.00062_2607_65.9.blif
time = 612074569 us
--------------- round 31 ---------------
seed = 3824298393
[126845] is replaced by [126263] with inverter with estimated error 0.00074
error = 0.00074
area = 2605
delay = 65.9
#gates = 1064
output circuit result/c7552_31_0.00074_2605_65.9.blif
time = 631601581 us
--------------- round 32 ---------------
seed = 3946690500
[149992] is replaced by [125412] with estimated error 0.00069
error = 0.00069
area = 2597
delay = 65.9
#gates = 1061
output circuit result/c7552_32_0.00069_2597_65.9.blif
time = 651103425 us
--------------- round 33 ---------------
seed = 3710822382
n1444 is replaced by [122545] with estimated error 0.00088
error = 0.00088
area = 2596
delay = 65.9
#gates = 1060
output circuit result/c7552_33_0.00088_2596_65.9.blif
time = 670482141 us
--------------- round 34 ---------------
seed = 1543394602
n1445 is replaced by zero with estimated error 0.00097
error = 0.00097
area = 2595
delay = 65.9
#gates = 1059
output circuit result/c7552_34_0.00097_2595_65.9.blif
time = 689811489 us
--------------- round 35 ---------------
seed = 2194650600
[118996] is replaced by [126263] with estimated error 0.00085
error = 0.00085
area = 2591
delay = 65.9
#gates = 1058
output circuit result/c7552_35_0.00085_2591_65.9.blif
time = 709202142 us
--------------- round 36 ---------------
seed = 3730872849
[113138] is replaced by [122770] with estimated error 0.00161
error = 0.00161
area = 2559
delay = 65.9
#gates = 1047
output circuit result/c7552_36_0.00161_2559_65.9.blif
time = 728623188 us
--------------- round 37 ---------------
seed = 3242811883
[122742] is replaced by one with estimated error 0.00216
error = 0.00216
area = 2549
delay = 65.9
#gates = 1043
output circuit result/c7552_37_0.00216_2549_65.9.blif
time = 747596509 us
--------------- round 38 ---------------
seed = 527864720
[122823] is replaced by [126477] with estimated error 0.0024
error = 0.0024
area = 2545
delay = 65.9
#gates = 1041
output circuit result/c7552_38_0.0024_2545_65.9.blif
time = 766451570 us
--------------- round 39 ---------------
seed = 1103790348
[126906] is replaced by [125951] with estimated error 0.00399
error = 0.00399
area = 2528
delay = 65.9
#gates = 1035
output circuit result/c7552_39_0.00399_2528_65.9.blif
time = 785230064 us
--------------- round 40 ---------------
seed = 804762015
[126556] is replaced by [122709] with estimated error 0.00414
error = 0.00414
area = 2524
delay = 65.9
#gates = 1034
output circuit result/c7552_40_0.00414_2524_65.9.blif
time = 803851205 us
--------------- round 41 ---------------
seed = 3899075496
[32844] is replaced by [122718] with estimated error 0.00628
error = 0.00628
area = 2517
delay = 65.9
#gates = 1031
output circuit result/c7552_41_0.00628_2517_65.9.blif
time = 822329298 us
--------------- round 42 ---------------
seed = 1866548129
exceed error bound
