#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x623e9a756590 .scope module, "Single_Cycle_Top_tb" "Single_Cycle_Top_tb" 2 4;
 .timescale -9 -12;
v0x623e9a77b380_0 .var "PC_current", 31 0;
v0x623e9a77b440_0 .var "clk", 0 0;
v0x623e9a77b4e0_0 .var/i "cycle_count", 31 0;
v0x623e9a77b5d0_0 .net "instruction", 31 0, L_0x623e9a78bb20;  1 drivers
v0x623e9a77b6c0_0 .var "rst", 0 0;
S_0x623e9a756720 .scope task, "analyze_instruction" "analyze_instruction" 2 41, 2 41 0, S_0x623e9a756590;
 .timescale -9 -12;
v0x623e9a75a290_0 .var "funct3", 2 0;
v0x623e9a77a370_0 .var "instr", 31 0;
v0x623e9a77a450_0 .var "opcode", 6 0;
v0x623e9a77a510_0 .var "pc", 31 0;
v0x623e9a77a5f0_0 .var "rd", 4 0;
v0x623e9a77a720_0 .var "rs1", 4 0;
v0x623e9a77a800_0 .var "rs2", 4 0;
TD_Single_Cycle_Top_tb.analyze_instruction ;
    %load/vec4 v0x623e9a77a370_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x623e9a77a450_0, 0, 7;
    %load/vec4 v0x623e9a77a370_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x623e9a77a5f0_0, 0, 5;
    %load/vec4 v0x623e9a77a370_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x623e9a77a720_0, 0, 5;
    %load/vec4 v0x623e9a77a370_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x623e9a77a800_0, 0, 5;
    %load/vec4 v0x623e9a77a370_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x623e9a75a290_0, 0, 3;
    %vpi_call 2 54 "$display", "PC: 0x%08x | Instruction: 0x%08x", v0x623e9a77a510_0, v0x623e9a77a370_0 {0 0 0};
    %load/vec4 v0x623e9a77a450_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %vpi_call 2 88 "$display", "  Type: UNKNOWN opcode 0x%02x", v0x623e9a77a450_0 {0 0 0};
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x623e9a75a290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %vpi_call 2 67 "$display", "  Type: R-type unknown" {0 0 0};
    %jmp T_0.18;
T_0.9 ;
    %vpi_call 2 59 "$display", "  Type: ADD/SUB  R%0d = R%0d + R%0d", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.10 ;
    %vpi_call 2 60 "$display", "  Type: XOR     R%0d = R%0d ^ R%0d", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.11 ;
    %vpi_call 2 61 "$display", "  Type: OR      R%0d = R%0d | R%0d", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.12 ;
    %vpi_call 2 62 "$display", "  Type: AND     R%0d = R%0d & R%0d", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.13 ;
    %vpi_call 2 63 "$display", "  Type: SLL     R%0d = R%0d << R%0d", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.14 ;
    %vpi_call 2 64 "$display", "  Type: SRL/SRA R%0d = R%0d >> R%0d", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.15 ;
    %vpi_call 2 65 "$display", "  Type: SLT     R%0d = (R%0d < R%0d)", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.16 ;
    %vpi_call 2 66 "$display", "  Type: SLTU    R%0d = (R%0d < R%0d) unsigned", v0x623e9a77a5f0_0, v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x623e9a75a290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %vpi_call 2 80 "$display", "  Type: I-type unknown" {0 0 0};
    %jmp T_0.28;
T_0.19 ;
    %vpi_call 2 72 "$display", "  Type: ADDI    R%0d = R%0d + immediate", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.20 ;
    %vpi_call 2 73 "$display", "  Type: XORI    R%0d = R%0d ^ immediate", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.21 ;
    %vpi_call 2 74 "$display", "  Type: ORI     R%0d = R%0d | immediate", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.22 ;
    %vpi_call 2 75 "$display", "  Type: ANDI    R%0d = R%0d & immediate", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.23 ;
    %vpi_call 2 76 "$display", "  Type: SLLI    R%0d = R%0d << immediate", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.24 ;
    %vpi_call 2 77 "$display", "  Type: SRLI/SRAI R%0d = R%0d >> immediate", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.25 ;
    %vpi_call 2 78 "$display", "  Type: SLTI    R%0d = (R%0d < immediate)", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.26 ;
    %vpi_call 2 79 "$display", "  Type: SLTIU   R%0d = (R%0d < immediate) unsigned", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.28;
T_0.28 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.2 ;
    %vpi_call 2 83 "$display", "  Type: LOAD    R%0d = MEM[R%0d + offset]", v0x623e9a77a5f0_0, v0x623e9a77a720_0 {0 0 0};
    %jmp T_0.8;
T_0.3 ;
    %vpi_call 2 84 "$display", "  Type: STORE   MEM[R%0d + offset] = R%0d", v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.8;
T_0.4 ;
    %vpi_call 2 85 "$display", "  Type: BRANCH  BEQ R%0d, R%0d, offset (PC will branch if equal)", v0x623e9a77a720_0, v0x623e9a77a800_0 {0 0 0};
    %jmp T_0.8;
T_0.5 ;
    %vpi_call 2 86 "$display", "  Type: JAL     R%0d = PC+4; PC = PC + offset", v0x623e9a77a5f0_0 {0 0 0};
    %jmp T_0.8;
T_0.6 ;
    %vpi_call 2 87 "$display", "  Type: LUI     R%0d = immediate << 12", v0x623e9a77a5f0_0 {0 0 0};
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0x623e9a77a8e0 .scope module, "imem" "Instruction_Memory" 2 21, 3 1 0, S_0x623e9a756590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /OUTPUT 32 "ReadData";
L_0x78f452c9f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x623e9a77b790 .functor XNOR 1, v0x623e9a77b6c0_0, L_0x78f452c9f018, C4<0>, C4<0>;
v0x623e9a77ab30_0 .net "Address", 31 0, v0x623e9a77b380_0;  1 drivers
v0x623e9a77ac30_0 .net "ReadData", 31 0, L_0x623e9a78bb20;  alias, 1 drivers
v0x623e9a77ad10_0 .net/2u *"_ivl_0", 0 0, L_0x78f452c9f018;  1 drivers
v0x623e9a77add0_0 .net *"_ivl_2", 0 0, L_0x623e9a77b790;  1 drivers
L_0x78f452c9f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x623e9a77ae90_0 .net/2u *"_ivl_4", 31 0, L_0x78f452c9f060;  1 drivers
v0x623e9a77afc0_0 .net *"_ivl_6", 31 0, L_0x623e9a78b8e0;  1 drivers
v0x623e9a77b0a0_0 .net *"_ivl_9", 29 0, L_0x623e9a78b9e0;  1 drivers
v0x623e9a77b180 .array "mem", 0 1023, 31 0;
v0x623e9a77b240_0 .net "rst", 0 0, v0x623e9a77b6c0_0;  1 drivers
L_0x623e9a78b8e0 .array/port v0x623e9a77b180, L_0x623e9a78b9e0;
L_0x623e9a78b9e0 .part v0x623e9a77b380_0, 2, 30;
L_0x623e9a78bb20 .functor MUXZ 32, L_0x623e9a78b8e0, L_0x78f452c9f060, L_0x623e9a77b790, C4<>;
    .scope S_0x623e9a77a8e0;
T_1 ;
    %vpi_call 3 9 "$readmemh", "../assembly/memfile.hex", v0x623e9a77b180 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x623e9a756590;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x623e9a77b440_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x623e9a77b440_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x623e9a77b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x623e9a77b4e0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x623e9a756590;
T_3 ;
    %vpi_call 2 36 "$dumpfile", "Single_Cycle_Top_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x623e9a756590 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x623e9a756590;
T_4 ;
    %vpi_call 2 97 "$display", "=== RISC-V Instruction Memory and Program Analysis ===" {0 0 0};
    %vpi_call 2 98 "$display", "Loading and analyzing program from memfile.hex...\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x623e9a77b4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x623e9a77b380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x623e9a77b6c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x623e9a77b6c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 109 "$display", "=== Program Analysis ===" {0 0 0};
    %vpi_call 2 110 "$display", "Analyzing instructions loaded from memfile.hex:\012" {0 0 0};
    %pushi/vec4 25, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x623e9a77b380_0;
    %store/vec4 v0x623e9a77a510_0, 0, 32;
    %load/vec4 v0x623e9a77b5d0_0;
    %store/vec4 v0x623e9a77a370_0, 0, 32;
    %fork TD_Single_Cycle_Top_tb.analyze_instruction, S_0x623e9a756720;
    %join;
    %load/vec4 v0x623e9a77b5d0_0;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 2 121 "$display", "  [PROGRAM END] Infinite loop detected - program termination" {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
T_4.2 ;
    %load/vec4 v0x623e9a77b5d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 126 "$display", "  [INFO] NOP or uninitialized memory location" {0 0 0};
T_4.4 ;
    %load/vec4 v0x623e9a77b380_0;
    %addi 4, 0, 32;
    %store/vec4 v0x623e9a77b380_0, 0, 32;
    %load/vec4 v0x623e9a77b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x623e9a77b4e0_0, 0, 32;
    %vpi_call 2 133 "$display", "\000" {0 0 0};
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call 2 136 "$display", "\012=== Program Analysis Complete ===" {0 0 0};
    %vpi_call 2 137 "$display", "Analyzed %0d instructions from memory", v0x623e9a77b4e0_0 {0 0 0};
    %vpi_call 2 138 "$display", "Program appears to be correctly loaded into instruction memory" {0 0 0};
    %vpi_call 2 140 "$display", "\012=== Expected Behavior Summary ===" {0 0 0};
    %vpi_call 2 141 "$display", "Based on the analyzed instructions, your CPU should:" {0 0 0};
    %vpi_call 2 142 "$display", "1. Execute arithmetic and logical operations" {0 0 0};
    %vpi_call 2 143 "$display", "2. Perform memory load/store operations" {0 0 0};
    %vpi_call 2 144 "$display", "3. Handle branch instructions (BEQ)" {0 0 0};
    %vpi_call 2 145 "$display", "4. Execute jump instructions (JAL)" {0 0 0};
    %vpi_call 2 146 "$display", "5. Load upper immediate values (LUI)" {0 0 0};
    %vpi_call 2 147 "$display", "6. Update registers according to instruction results" {0 0 0};
    %vpi_call 2 148 "$display", "7. Follow PC progression (sequential or jump/branch)" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Single_Cycle_Top_tb.v";
    "../src/Instruction_Memory.v";
