Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Feb 22 16:34:54 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_drc -file cora_wrapper_drc_opted.rpt -pb cora_wrapper_drc_opted.pb -rpx cora_wrapper_drc_opted.rpx
| Design       : cora_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+------------------------------------------------+------------+
| Rule   | Severity | Description                                    | Violations |
+--------+----------+------------------------------------------------+------------+
| PLIO-3 | Warning  | Placement Constraints Check for IO constraints | 1          |
| RPBF-3 | Warning  | IO port buffering is incomplete                | 1          |
| ZPS7-1 | Warning  | PS7 block required                             | 1          |
+--------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus user_dio[11:0] are not locked:  user_dio[0]
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port jb[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


