-v /home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/cells/input_output_cell/rtl.sv
-v /home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/controllers/sequencer/rtl.sv
-v /home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/dummy/rtl.sv
-v /home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/vec_add/rtl.sv
-v /home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/rtl_model/fabric.sv
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/cells/input_output_cell
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/controllers/sequencer
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/dummy
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/vec_add
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/rtl_model
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/cells/input_output_cell
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/controllers/sequencer
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/dummy
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/vec_add
+incdir+/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/rtl_model