Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'res'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o res_map.ncd res.ngd res.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Nov 25 16:14:24 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  11,440    0%
  Number of Slice LUTs:                          0 out of   5,720    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of   1,430    0%
  Number of MUXCYs used:                         0 out of   2,860    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                        12 out of     102   11%
    Number of LOCed IOBs:                       12 out of      12  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Peak Memory Usage:  4518 MB
Total REAL time to MAP completion:  3 secs 
Total CPU time to MAP completion:   3 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal SW1 connected to top level port SW1 has been
   removed.
WARNING:MapLib:701 - Signal SW2 connected to top level port SW2 has been
   removed.
WARNING:MapLib:701 - Signal SW3 connected to top level port SW3 has been
   removed.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  10 block(s) removed
 124 block(s) optimized away
  10 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "SW1_IBUF" is unused and has been removed.
 Unused block "SW1_IBUF" (BUF) removed.
  The signal "SW1" is unused and has been removed.
   Unused block "SW1" (PAD) removed.
The signal "SW2_IBUF" is unused and has been removed.
 Unused block "SW2_IBUF" (BUF) removed.
  The signal "SW2" is unused and has been removed.
   Unused block "SW2" (PAD) removed.
The signal "SW3_IBUF" is unused and has been removed.
 Unused block "SW3_IBUF" (BUF) removed.
  The signal "SW3" is unused and has been removed.
   Unused block "SW3" (PAD) removed.
The signal "XLXN_21" is unused and has been removed.
 Unused block "XLXI_2" (AND) removed.
The signal "XLXN_22" is unused and has been removed.
 Unused block "XLXI_3" (AND) removed.
The signal "XLXN_23" is unused and has been removed.
 Unused block "XLXI_4" (AND) removed.
The signal "XLXN_62" is unused and has been removed.
 Unused block "XLXI_5" (OR) removed.

Optimized Block(s):
TYPE 		BLOCK
OR3 		XLXI_16/XLXI_1
INV 		XLXI_16/XLXI_10
AND3 		XLXI_16/XLXI_102
OR2B1 		XLXI_16/XLXI_103
AND3 		XLXI_16/XLXI_107
XNOR2 		XLXI_16/XLXI_108
AND2 		XLXI_16/XLXI_109
INV 		XLXI_16/XLXI_11
OR2 		XLXI_16/XLXI_110
OR2 		XLXI_16/XLXI_111
AND4B1 		XLXI_16/XLXI_113
AND4B2 		XLXI_16/XLXI_116
AND2B1 		XLXI_16/XLXI_117
AND2B1 		XLXI_16/XLXI_118
AND2B1 		XLXI_16/XLXI_119
OR2 		XLXI_16/XLXI_12
AND2B1 		XLXI_16/XLXI_120
AND2B1 		XLXI_16/XLXI_121
AND2B1 		XLXI_16/XLXI_122
AND2B1 		XLXI_16/XLXI_124
AND2 		XLXI_16/XLXI_127
AND2 		XLXI_16/XLXI_13
AND2 		XLXI_16/XLXI_133
INV 		XLXI_16/XLXI_14
INV 		XLXI_16/XLXI_15
OR2 		XLXI_16/XLXI_16
INV 		XLXI_16/XLXI_17
OR3 		XLXI_16/XLXI_18
XNOR2 		XLXI_16/XLXI_19
INV 		XLXI_16/XLXI_2
OR3 		XLXI_16/XLXI_20
INV 		XLXI_16/XLXI_21
INV 		XLXI_16/XLXI_22
OR2 		XLXI_16/XLXI_23
AND2 		XLXI_16/XLXI_24
OR2 		XLXI_16/XLXI_25
AND3 		XLXI_16/XLXI_26
INV 		XLXI_16/XLXI_27
INV 		XLXI_16/XLXI_28
INV 		XLXI_16/XLXI_29
XNOR2 		XLXI_16/XLXI_3
OR3 		XLXI_16/XLXI_30
XNOR2 		XLXI_16/XLXI_31
AND3 		XLXI_16/XLXI_32
XOR2 		XLXI_16/XLXI_33
AND2 		XLXI_16/XLXI_34
OR2 		XLXI_16/XLXI_35
AND2 		XLXI_16/XLXI_36
OR2 		XLXI_16/XLXI_38
OR4 		XLXI_16/XLXI_4
AND2 		XLXI_16/XLXI_45
AND2 		XLXI_16/XLXI_46
INV 		XLXI_16/XLXI_5
OR2 		XLXI_16/XLXI_6
XOR2 		XLXI_16/XLXI_7
AND2 		XLXI_16/XLXI_8
OR3 		XLXI_16/XLXI_9
OR3 		XLXI_17/XLXI_1
INV 		XLXI_17/XLXI_10
AND3 		XLXI_17/XLXI_102
OR2B1 		XLXI_17/XLXI_103
AND3 		XLXI_17/XLXI_107
XNOR2 		XLXI_17/XLXI_108
AND2 		XLXI_17/XLXI_109
INV 		XLXI_17/XLXI_11
OR2 		XLXI_17/XLXI_110
OR2 		XLXI_17/XLXI_111
AND4B1 		XLXI_17/XLXI_113
AND4B2 		XLXI_17/XLXI_116
AND2B1 		XLXI_17/XLXI_117
AND2B1 		XLXI_17/XLXI_118
AND2B1 		XLXI_17/XLXI_119
OR2 		XLXI_17/XLXI_12
AND2B1 		XLXI_17/XLXI_120
AND2B1 		XLXI_17/XLXI_121
AND2B1 		XLXI_17/XLXI_122
AND2B1 		XLXI_17/XLXI_124
AND2 		XLXI_17/XLXI_13
AND2 		XLXI_17/XLXI_130
AND2 		XLXI_17/XLXI_133
INV 		XLXI_17/XLXI_14
INV 		XLXI_17/XLXI_15
OR2 		XLXI_17/XLXI_16
INV 		XLXI_17/XLXI_17
OR3 		XLXI_17/XLXI_18
XNOR2 		XLXI_17/XLXI_19
INV 		XLXI_17/XLXI_2
OR3 		XLXI_17/XLXI_20
INV 		XLXI_17/XLXI_21
INV 		XLXI_17/XLXI_22
OR2 		XLXI_17/XLXI_23
AND2 		XLXI_17/XLXI_24
OR2 		XLXI_17/XLXI_25
AND3 		XLXI_17/XLXI_26
INV 		XLXI_17/XLXI_27
INV 		XLXI_17/XLXI_28
INV 		XLXI_17/XLXI_29
XNOR2 		XLXI_17/XLXI_3
OR3 		XLXI_17/XLXI_30
XNOR2 		XLXI_17/XLXI_31
AND3 		XLXI_17/XLXI_32
XOR2 		XLXI_17/XLXI_33
AND2 		XLXI_17/XLXI_34
OR2 		XLXI_17/XLXI_35
AND2 		XLXI_17/XLXI_36
OR2 		XLXI_17/XLXI_38
OR4 		XLXI_17/XLXI_4
AND2 		XLXI_17/XLXI_45
AND2 		XLXI_17/XLXI_46
INV 		XLXI_17/XLXI_5
OR2 		XLXI_17/XLXI_6
XOR2 		XLXI_17/XLXI_7
AND2 		XLXI_17/XLXI_8
OR3 		XLXI_17/XLXI_9
LUT3 		XLXI_23_7/Mmux_O11
   optimized to 0
VCC 		XLXI_27
GND 		XLXI_28
LUT3 		XLXI_23_0/Mmux_O11
   optimized to 0
LUT3 		XLXI_23_1/Mmux_O11
   optimized to 0
LUT3 		XLXI_23_2/Mmux_O11
   optimized to 0
LUT3 		XLXI_23_3/Mmux_O11
   optimized to 0
LUT3 		XLXI_23_4/Mmux_O11
   optimized to 0
LUT3 		XLXI_23_5/Mmux_O11
   optimized to 0
LUT3 		XLXI_23_6/Mmux_O11
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXN_81<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XLXN_81<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| com0                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| com1                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| com2                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| com3                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
