Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan  6 11:44:22 2025
| Host         : DESKTOP-8KRRK8E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    157         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (157)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (220)
5. checking no_input_delay (11)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (157)
--------------------------
 There are 119 register/latch pins with no clock driven by root clock pin: clk_115200/clk_115200Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: displayReceivedData/slowclk/cnt_reg[17]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: receiveData/receive_clk/clk_230400Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (220)
--------------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.170        0.000                      0                   88        0.133        0.000                      0                   88        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.792        0.000                      0                   72        0.133        0.000                      0                   72        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.170        0.000                      0                   16        5.226        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.102ns (30.159%)  route 2.552ns (69.841%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.635     8.739    receiveData/receive_clk/count
    SLICE_X36Y46         FDCE                                         r  receiveData/receive_clk/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  receiveData/receive_clk/count_reg[4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.102ns (30.232%)  route 2.543ns (69.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.626     8.730    receiveData/receive_clk/count
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.102ns (30.232%)  route 2.543ns (69.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.626     8.730    receiveData/receive_clk/count
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.102ns (30.232%)  route 2.543ns (69.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.626     8.730    receiveData/receive_clk/count
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.102ns (30.232%)  route 2.543ns (69.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.626     8.730    receiveData/receive_clk/count
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[3]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.102ns (30.232%)  route 2.543ns (69.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.626     8.730    receiveData/receive_clk/count
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.102ns (30.232%)  route 2.543ns (69.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.626     8.730    receiveData/receive_clk/count
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[7]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.102ns (31.359%)  route 2.412ns (68.641%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  receiveData/receive_clk/count_2_reg[3]/Q
                         net (fo=4, routed)           1.074     6.578    receiveData/receive_clk/count_2_reg[3]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.326     6.904 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=4, routed)           0.843     7.747    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.357     8.104 r  receiveData/receive_clk/count[7]_i_1__0/O
                         net (fo=8, routed)           0.495     8.599    receiveData/receive_clk/count
    SLICE_X36Y45         FDCE                                         r  receiveData/receive_clk/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  receiveData/receive_clk/count_reg[5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y45         FDCE (Setup_fdce_C_CE)      -0.408    14.531    receiveData/receive_clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.966ns (28.481%)  route 2.426ns (71.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  receiveData/receive_clk/count_reg[1]/Q
                         net (fo=7, routed)           1.036     6.541    receiveData/receive_clk/count_reg_n_0_[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  receiveData/receive_clk/count[7]_i_6/O
                         net (fo=1, routed)           0.452     7.292    receiveData/receive_clk/count[7]_i_6_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.416 f  receiveData/receive_clk/count[7]_i_5/O
                         net (fo=10, routed)          0.464     7.880    receiveData/receive_clk/p_0_in__2
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.004 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.475     8.478    receiveData/receive_clk/count_2
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    14.733    receiveData/receive_clk/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.966ns (28.481%)  route 2.426ns (71.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  receiveData/receive_clk/count_reg[1]/Q
                         net (fo=7, routed)           1.036     6.541    receiveData/receive_clk/count_reg_n_0_[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     6.840 f  receiveData/receive_clk/count[7]_i_6/O
                         net (fo=1, routed)           0.452     7.292    receiveData/receive_clk/count[7]_i_6_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.416 f  receiveData/receive_clk/count[7]_i_5/O
                         net (fo=10, routed)          0.464     7.880    receiveData/receive_clk/p_0_in__2
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.004 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.475     8.478    receiveData/receive_clk/count_2
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    14.733    receiveData/receive_clk/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/state_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.972%)  route 0.304ns (62.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  receiveData/receive_clk/count_2_reg[5]/Q
                         net (fo=5, routed)           0.304     1.890    receiveData/receive_clk/count_2_reg[5]
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.935 r  receiveData/receive_clk/state_i_1/O
                         net (fo=1, routed)           0.000     1.935    receiveData/receive_clk/state_i_1_n_0
    SLICE_X36Y44         FDPE                                         r  receiveData/receive_clk/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y44         FDPE                                         r  receiveData/receive_clk/state_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDPE (Hold_fdpe_C_D)         0.092     1.802    receiveData/receive_clk/state_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/clk_230400Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.004%)  route 0.378ns (66.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  receiveData/receive_clk/count_2_reg[5]/Q
                         net (fo=5, routed)           0.378     1.964    receiveData/receive_clk/count_2_reg[5]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.009 r  receiveData/receive_clk/clk_230400Hz_i_1/O
                         net (fo=1, routed)           0.000     2.009    receiveData/receive_clk/clk_230400Hz_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.091     1.801    receiveData/receive_clk/clk_230400Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.245ns (40.155%)  route 0.365ns (59.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.444    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  clk_115200/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  clk_115200/count_reg[6]/Q
                         net (fo=4, routed)           0.365     1.957    clk_115200/count[6]
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.097     2.054 r  clk_115200/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.054    clk_115200/count[8]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.131     1.846    clk_115200/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.253%)  route 0.365ns (59.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.561     1.444    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  clk_115200/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  clk_115200/count_reg[6]/Q
                         net (fo=4, routed)           0.365     1.957    clk_115200/count[6]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.098     2.055 r  clk_115200/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.055    clk_115200/count[7]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.120     1.835    clk_115200/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 receiveData/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/reset_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.191ns (56.371%)  route 0.148ns (43.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/count_reg[2]/Q
                         net (fo=4, routed)           0.148     6.741    receiveData/count_reg[2]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045     6.786 r  receiveData/reset_i_1/O
                         net (fo=1, routed)           0.000     6.786    receiveData/reset_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.460    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.098     6.558    receiveData/reset_reg
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  receiveData/receive_clk/count_reg[0]/Q
                         net (fo=8, routed)           0.152     1.739    receiveData/receive_clk/count_reg_n_0_[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  receiveData/receive_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.784    receiveData/receive_clk/count[4]_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  receiveData/receive_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  receiveData/receive_clk/count_reg[4]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091     1.550    receiveData/receive_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 receiveData/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.084%)  route 0.174ns (47.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 r  receiveData/count_reg[0]/Q
                         net (fo=4, routed)           0.174     6.767    receiveData/count_reg_n_0_[0]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.043     6.810 r  receiveData/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.810    receiveData/p_0_in[3]
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.114     6.561    receiveData/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.561    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.005%)  route 0.145ns (40.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  receiveData/receive_clk/count_2_reg[4]/Q
                         net (fo=3, routed)           0.145     1.754    receiveData/receive_clk/count_2_reg[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  receiveData/receive_clk/count_2[5]_i_2/O
                         net (fo=1, routed)           0.000     1.799    receiveData/receive_clk/p_0_in__0[5]
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092     1.550    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.560     1.443    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  clk_115200/count_reg[3]/Q
                         net (fo=5, routed)           0.124     1.715    clk_115200/count[3]
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.099     1.814 r  clk_115200/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    clk_115200/count[4]_i_1__0_n_0
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.956    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.121     1.564    clk_115200/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayReceivedData/slowclk/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayReceivedData/slowclk/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    displayReceivedData/slowclk/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  displayReceivedData/slowclk/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  displayReceivedData/slowclk/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    displayReceivedData/slowclk/cnt_reg_n_0_[3]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  displayReceivedData/slowclk/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    displayReceivedData/slowclk/cnt_reg[0]_i_1_n_4
    SLICE_X41Y41         FDRE                                         r  displayReceivedData/slowclk/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    displayReceivedData/slowclk/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  displayReceivedData/slowclk/cnt_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    displayReceivedData/slowclk/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk_115200/clk_115200Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   clk_115200/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   clk_115200/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   clk_115200/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   clk_115200/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   clk_115200/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y52   clk_115200/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y52   clk_115200/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk_115200/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_115200/clk_115200Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_115200/clk_115200Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_115200/clk_115200Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_115200/clk_115200Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   clk_115200/count_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.459ns (35.986%)  route 0.817ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.817    11.363    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    receiveData/receive_clk/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.459ns (35.986%)  route 0.817ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.817    11.363    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    receiveData/receive_clk/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.459ns (35.986%)  route 0.817ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.817    11.363    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    receiveData/receive_clk/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.459ns (35.986%)  route 0.817ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.817    11.363    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    receiveData/receive_clk/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.459ns (35.986%)  route 0.817ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.817    11.363    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.459ns (35.986%)  route 0.817ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.817    11.363    receiveData/receive_clk/AR[0]
    SLICE_X34Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.444    14.785    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.619    receiveData/receive_clk/count_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.129ns  (logic 0.459ns (40.646%)  route 0.670ns (59.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.670    11.217    receiveData/receive_clk/AR[0]
    SLICE_X36Y46         FDCE                                         f  receiveData/receive_clk/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  receiveData/receive_clk/count_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    receiveData/receive_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/clk_230400Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.128ns  (logic 0.459ns (40.700%)  route 0.669ns (59.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.669    11.215    receiveData/receive_clk/AR[0]
    SLICE_X36Y44         FDCE                                         f  receiveData/receive_clk/clk_230400Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    receiveData/receive_clk/clk_230400Hz_reg
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.125ns  (logic 0.459ns (40.803%)  route 0.666ns (59.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.666    11.212    receiveData/receive_clk/AR[0]
    SLICE_X37Y46         FDCE                                         f  receiveData/receive_clk/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    receiveData/receive_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.125ns  (logic 0.459ns (40.803%)  route 0.666ns (59.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    10.546 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.666    11.212    receiveData/receive_clk/AR[0]
    SLICE_X37Y46         FDCE                                         f  receiveData/receive_clk/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    receiveData/receive_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.982%)  route 0.311ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.311     6.904    receiveData/receive_clk/AR[0]
    SLICE_X34Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/C
                         clock pessimism             -0.249     1.709    
                         clock uncertainty            0.035     1.744    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.677    receiveData/receive_clk/count_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.251ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.982%)  route 0.311ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.311     6.904    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
                         clock pessimism             -0.249     1.709    
                         clock uncertainty            0.035     1.744    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    receiveData/receive_clk/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.982%)  route 0.311ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.311     6.904    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/C
                         clock pessimism             -0.249     1.709    
                         clock uncertainty            0.035     1.744    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    receiveData/receive_clk/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.982%)  route 0.311ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.311     6.904    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[2]/C
                         clock pessimism             -0.249     1.709    
                         clock uncertainty            0.035     1.744    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    receiveData/receive_clk/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.982%)  route 0.311ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.311     6.904    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
                         clock pessimism             -0.249     1.709    
                         clock uncertainty            0.035     1.744    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    receiveData/receive_clk/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.982%)  route 0.311ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.311     6.904    receiveData/receive_clk/AR[0]
    SLICE_X35Y44         FDCE                                         f  receiveData/receive_clk/count_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism             -0.249     1.709    
                         clock uncertainty            0.035     1.744    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.398ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.356ns  (logic 0.146ns (41.024%)  route 0.210ns (58.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.210     6.803    receiveData/receive_clk/AR[0]
    SLICE_X36Y45         FDCE                                         f  receiveData/receive_clk/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  receiveData/receive_clk/count_reg[5]/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.035     1.497    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    receiveData/receive_clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           6.803    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.451ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/clk_230400Hz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.630%)  route 0.264ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.264     6.857    receiveData/receive_clk/AR[0]
    SLICE_X36Y44         FDCE                                         f  receiveData/receive_clk/clk_230400Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.035     1.497    
    SLICE_X36Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    receiveData/receive_clk/clk_230400Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.454ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.444%)  route 0.266ns (64.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.266     6.859    receiveData/receive_clk/AR[0]
    SLICE_X37Y46         FDCE                                         f  receiveData/receive_clk/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[0]/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.035     1.497    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    receiveData/receive_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           6.859    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.444%)  route 0.266ns (64.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.266     6.859    receiveData/receive_clk/AR[0]
    SLICE_X37Y46         FDCE                                         f  receiveData/receive_clk/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  receiveData/receive_clk/count_reg[1]/C
                         clock pessimism             -0.497     1.462    
                         clock uncertainty            0.035     1.497    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    receiveData/receive_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           6.859    
  -------------------------------------------------------------------
                         slack                                  5.454    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           240 Endpoints
Min Delay           240 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 4.235ns (42.197%)  route 5.802ns (57.803%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.346     1.802    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.926 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829     2.755    displayReceivedData/inst1/seg[6]_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.879 r  displayReceivedData/inst1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.627     6.506    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.037 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.037    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 4.476ns (44.599%)  route 5.560ns (55.401%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.346     1.802    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.926 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     2.747    displayReceivedData/inst1/seg[6]_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.152     2.899 r  displayReceivedData/inst1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.393     6.292    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.035 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.035    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/output_data_serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.925ns  (logic 4.008ns (40.383%)  route 5.917ns (59.617%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  sendData/output_data_serial_reg/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sendData/output_data_serial_reg/Q
                         net (fo=1, routed)           5.917     6.435    TX_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     9.925 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     9.925    TX
    G2                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.909ns  (logic 4.441ns (44.823%)  route 5.467ns (55.177%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.346     1.802    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.926 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     2.761    displayReceivedData/inst1/seg[6]_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.154     2.915 r  displayReceivedData/inst1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.287     6.201    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     9.909 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.909    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.863ns  (logic 4.445ns (45.063%)  route 5.419ns (54.937%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[0]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayReceivedData/an_sel/cnt_reg[0]/Q
                         net (fo=10, routed)          1.162     1.618    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[0]
    SLICE_X40Y48         LUT4 (Prop_lut4_I2_O)        0.124     1.742 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016     2.758    displayReceivedData/inst1/seg[6]_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.152     2.910 r  displayReceivedData/inst1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.240     6.151    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.863 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.863    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.224ns (43.041%)  route 5.590ns (56.959%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.346     1.802    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.926 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     2.761    displayReceivedData/inst1/seg[6]_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.885 r  displayReceivedData/inst1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.409     6.294    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.814 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.814    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 4.239ns (44.607%)  route 5.264ns (55.393%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.346     1.802    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.926 f  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     2.747    displayReceivedData/inst1/seg[6]_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.871 r  displayReceivedData/inst1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.097     5.968    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.503 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.503    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.233ns (44.590%)  route 5.260ns (55.410%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[0]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayReceivedData/an_sel/cnt_reg[0]/Q
                         net (fo=10, routed)          1.162     1.618    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[0]
    SLICE_X40Y48         LUT4 (Prop_lut4_I2_O)        0.124     1.742 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.016     2.758    displayReceivedData/inst1/seg[6]_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.882 r  displayReceivedData/inst1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.082     5.964    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.494 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.494    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.326ns (52.848%)  route 3.860ns (47.152%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           0.695     1.151    displayReceivedData/an_sel/Q[1]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.152     1.303 r  displayReceivedData/an_sel/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.165     4.468    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.186 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.186    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.315ns (52.860%)  route 3.848ns (47.140%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[0]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayReceivedData/an_sel/cnt_reg[0]/Q
                         net (fo=10, routed)          0.899     1.355    displayReceivedData/an_sel/Q[0]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.153     1.508 r  displayReceivedData/an_sel/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.948     4.457    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     8.163 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.163    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sendData/u6/debounce_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.955%)  route 0.070ns (33.045%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/u6/debounce_reg[1]/Q
                         net (fo=2, routed)           0.070     0.211    sendData/u6/debounce[1]
    SLICE_X0Y11          FDRE                                         r  sendData/u6/debounce_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[92]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[93]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.761%)  route 0.119ns (48.239%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[92]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sendData/u6/debounce_reg[92]/Q
                         net (fo=2, routed)           0.119     0.247    sendData/u6/debounce[92]
    SLICE_X1Y11          FDRE                                         r  sendData/u6/debounce_reg[93]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.785%)  route 0.107ns (43.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[21]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/u6/debounce_reg[21]/Q
                         net (fo=2, routed)           0.107     0.248    sendData/u6/debounce[21]
    SLICE_X1Y10          FDRE                                         r  sendData/u6/debounce_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[46]/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/u6/debounce_reg[46]/Q
                         net (fo=2, routed)           0.113     0.254    sendData/u6/debounce[46]
    SLICE_X5Y10          FDRE                                         r  sendData/u6/debounce_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[76]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[77]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[76]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/u6/debounce_reg[76]/Q
                         net (fo=2, routed)           0.113     0.254    sendData/u6/debounce[76]
    SLICE_X3Y12          FDRE                                         r  sendData/u6/debounce_reg[77]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[87]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[88]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[87]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/u6/debounce_reg[87]/Q
                         net (fo=2, routed)           0.113     0.254    sendData/u6/debounce[87]
    SLICE_X3Y11          FDRE                                         r  sendData/u6/debounce_reg[88]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.995%)  route 0.128ns (50.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[6]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sendData/u6/debounce_reg[6]/Q
                         net (fo=2, routed)           0.128     0.256    sendData/u6/debounce[6]
    SLICE_X0Y10          FDRE                                         r  sendData/u6/debounce_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[63]/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sendData/u6/debounce_reg[63]/Q
                         net (fo=2, routed)           0.130     0.258    sendData/u6/debounce[63]
    SLICE_X5Y12          FDRE                                         r  sendData/u6/debounce_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[50]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[51]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[50]/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sendData/u6/debounce_reg[50]/Q
                         net (fo=2, routed)           0.131     0.259    sendData/u6/debounce[50]
    SLICE_X5Y10          FDRE                                         r  sendData/u6/debounce_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/u6/debounce_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/u6/debounce_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  sendData/u6/debounce_reg[18]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sendData/u6/debounce_reg[18]/Q
                         net (fo=2, routed)           0.131     0.259    sendData/u6/debounce[18]
    SLICE_X3Y10          FDRE                                         r  sendData/u6/debounce_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.454ns (28.912%)  route 3.575ns (71.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.575     5.028    clk_115200/AR[0]
    SLICE_X34Y53         FDCE                                         f  clk_115200/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.434     4.775    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.454ns (28.912%)  route 3.575ns (71.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.575     5.028    clk_115200/AR[0]
    SLICE_X34Y53         FDCE                                         f  clk_115200/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.434     4.775    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.454ns (28.912%)  route 3.575ns (71.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.575     5.028    clk_115200/AR[0]
    SLICE_X34Y53         FDCE                                         f  clk_115200/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.434     4.775    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.454ns (28.912%)  route 3.575ns (71.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.575     5.028    clk_115200/AR[0]
    SLICE_X34Y53         FDCE                                         f  clk_115200/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.434     4.775    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.454ns (28.912%)  route 3.575ns (71.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.575     5.028    clk_115200/AR[0]
    SLICE_X34Y53         FDCE                                         f  clk_115200/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.434     4.775    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  clk_115200/count_reg[4]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            receiveData/RX_sync1_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.453ns (29.467%)  route 3.479ns (70.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RX_IBUF_inst/O
                         net (fo=13, routed)          3.479     4.932    receiveData/RX_IBUF
    SLICE_X40Y49         FDRE                                         r  receiveData/RX_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.448     9.789    receiveData/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  receiveData/RX_sync1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.890ns  (logic 1.454ns (29.730%)  route 3.436ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.436     4.890    clk_115200/AR[0]
    SLICE_X34Y52         FDCE                                         f  clk_115200/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.435     4.776    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  clk_115200/count_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.890ns  (logic 1.454ns (29.730%)  route 3.436ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.436     4.890    clk_115200/AR[0]
    SLICE_X34Y52         FDCE                                         f  clk_115200/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.435     4.776    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  clk_115200/count_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.454ns (31.622%)  route 3.144ns (68.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.144     4.597    clk_115200/AR[0]
    SLICE_X34Y49         FDCE                                         f  clk_115200/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.454ns (31.622%)  route 3.144ns (68.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.144     4.597    clk_115200/AR[0]
    SLICE_X34Y49         FDCE                                         f  clk_115200/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.212ns (33.751%)  route 0.416ns (66.249%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.353    receiveData/bit_index0
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.230     0.628    receiveData/count[3]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.212ns (33.751%)  route 0.416ns (66.249%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.353    receiveData/bit_index0
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.230     0.628    receiveData/count[3]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.212ns (33.751%)  route 0.416ns (66.249%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.353    receiveData/bit_index0
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.230     0.628    receiveData/count[3]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.212ns (33.751%)  route 0.416ns (66.249%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.353    receiveData/bit_index0
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.230     0.628    receiveData/count[3]_i_1__0_n_0
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  receiveData/count_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/reset_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.257ns (33.448%)  route 0.511ns (66.552%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.186     0.353    receiveData/bit_index0
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.398 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.325     0.723    receiveData/count[3]_i_1__0_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.768 r  receiveData/reset_i_1/O
                         net (fo=1, routed)           0.000     0.768    receiveData/reset_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/clk_115200Hz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.222ns (13.962%)  route 1.367ns (86.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.367     1.589    clk_115200/AR[0]
    SLICE_X34Y48         FDCE                                         f  clk_115200/clk_115200Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  clk_115200/clk_115200Hz_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.222ns (13.427%)  route 1.431ns (86.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.431     1.652    clk_115200/AR[0]
    SLICE_X34Y49         FDCE                                         f  clk_115200/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.222ns (13.427%)  route 1.431ns (86.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.431     1.652    clk_115200/AR[0]
    SLICE_X34Y49         FDCE                                         f  clk_115200/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  clk_115200/count_reg[8]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            receiveData/RX_sync1_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.221ns (12.501%)  route 1.550ns (87.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RX_IBUF_inst/O
                         net (fo=13, routed)          1.550     1.771    receiveData/RX_IBUF
    SLICE_X40Y49         FDRE                                         r  receiveData/RX_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     6.961    receiveData/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  receiveData/RX_sync1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.222ns (12.486%)  route 1.555ns (87.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.555     1.777    clk_115200/AR[0]
    SLICE_X34Y52         FDCE                                         f  clk_115200/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.829     1.957    clk_115200/clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  clk_115200/count_reg[5]/C





