
---------- Begin Simulation Statistics ----------
host_inst_rate                                 121558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333800                       # Number of bytes of host memory used
host_seconds                                   164.53                       # Real time elapsed on the host
host_tick_rate                              610153451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.100389                       # Number of seconds simulated
sim_ticks                                100388626000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31005.013459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27769.240983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   109299214500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  97776941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521052                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 81643.459404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 78266.659811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     638533496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7821                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    380532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4862                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 75611.523629                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672529                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             529                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     39998496                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 31117.110741                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 27838.873552                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369558                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    109937747996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598556                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533032                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7118                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  98157474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.624993                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            639.992932                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 31117.110741                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 27838.873552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369558                       # number of overall hits
system.cpu.dcache.overall_miss_latency   109937747996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598556                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533032                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7118                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  98157474000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524238                       # number of replacements
system.cpu.dcache.sampled_refs                3525088                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                639.992932                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370725                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4505                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13523050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 39244.375907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35340.240124                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13517538                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      216315000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5512                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    182497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5164                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets         1500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2617.141917                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13523050                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 39244.375907                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 35340.240124                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13517538                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       216315000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000408                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5512                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                347                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    182497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5164                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.368137                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            188.486330                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13523050                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 39244.375907                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35340.240124                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13517538                       # number of overall hits
system.cpu.icache.overall_miss_latency      216315000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000408                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5512                       # number of overall misses
system.cpu.icache.overall_mshr_hits               347                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    182497000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5165                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                188.486330                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13517538                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 83260.635282                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    269660632303                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3238753                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     76923.016290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 61436.793693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          230                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            292769000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.943013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3806                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       233767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.942765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3805                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       75706.019534                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  102783.840877                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2805613                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            54554060500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.204356                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       720604                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    341424                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       38973474000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.107531                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  379179                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    77243.783784                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 61881.621622                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            71450500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       925                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       57240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  925                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4505                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4505                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.776269                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530253                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        75712.413550                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   102373.052138                       # average overall mshr miss latency
system.l2.demand_hits                         2805843                       # number of demand (read+write) hits
system.l2.demand_miss_latency             54846829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.205201                       # miss rate for demand accesses
system.l2.demand_misses                        724410                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     341425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        39207241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.108486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   382984                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.272644                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000421                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4466.998802                       # Average occupied blocks per context
system.l2.occ_blocks::1                      6.891667                       # Average occupied blocks per context
system.l2.overall_accesses                    3530253                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       75712.413550                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  85281.695856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2805843                       # number of overall hits
system.l2.overall_miss_latency            54846829500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.205201                       # miss rate for overall accesses
system.l2.overall_misses                       724410                       # number of overall misses
system.l2.overall_mshr_hits                    341425                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      308867873303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.025914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3621737                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.866150                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2805246                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      2063800                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      5500827                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3346167                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        90853                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3614116                       # number of replacements
system.l2.sampled_refs                        3618692                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4473.890469                       # Cycle average of tags in use
system.l2.total_refs                          2809080                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 97476486                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4601497                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4787163                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20472                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5241383                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5387634                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53829                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        99440                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     42288086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.243893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.767379                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     36096450     85.36%     85.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3804801      9.00%     94.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1828949      4.32%     98.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138236      0.33%     99.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91706      0.22%     99.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       128329      0.30%     99.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        68873      0.16%     99.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31302      0.07%     99.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        99440      0.24%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     42288086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20134                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21901159                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    10.330077                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              10.330077                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     27514615                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        90049                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33946011                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7652727                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6540910                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2935933                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       579833                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3997872                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3406639                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591233                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3829847                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3239250                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590597                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168025                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167389                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             636                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5387634                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3249258                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10654048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35335297                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        316578                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.052155                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3249258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4655326                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.342062                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     45224019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.781339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.993492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       37819311     83.63%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         935743      2.07%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74490      0.16%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63184      0.14%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4055255      8.97%     94.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56170      0.12%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82082      0.18%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35612      0.08%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2102172      4.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     45224019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              58076746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2329107                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              362951                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.138199                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4004242                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168025                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12061833                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13661193                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654332                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7892449                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.132247                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14253583                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23015                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      17807735                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8756008                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        20261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184557                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32621231                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3836217                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18697                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14276023                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       434036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2935933                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1050316                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         6722                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32786                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          267                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          578                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6245075                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40461                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          578                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.096805                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.096805                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10277670     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4163      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3840695     26.87%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169788      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14294720                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8917                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000624                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5014     56.23%     56.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3835     43.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     45224019                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.316087                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.702767                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     35041640     77.48%     77.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7709767     17.05%     94.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1211827      2.68%     97.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1004588      2.22%     99.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       154016      0.34%     99.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86533      0.19%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10956      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4466      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          226      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     45224019                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.138380                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32258279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14294720                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22239284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          527                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31587149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3249340                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3249258                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              82                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66544                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2476                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8756008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              103300765                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     23461411                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4209088                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8270349                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        28124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          968                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53204133                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33032918                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27482380                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6542536                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2935933                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4013778                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19226436                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7463016                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1098921                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
