Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May  1 00:24:24 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 58
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 3          |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 55         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/count_reg[0]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/count_reg[1]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/count_reg[2]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/counter_hit_reg/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[0]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[1]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[2]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[3]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/counter_hit_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[0]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[1]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[2]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[3]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/counter_hit_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[0]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[1]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[2]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[3]/CLR, design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/counter_hit_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/FSM_onehot_current_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/RX_shift_register_SIPO/tmp_sig_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/counter_hit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/counter_hit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/counter_hit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/counter_hit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/inst_edge_detector/r0_input_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/inst_edge_detector/r1_input_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/clock_tmp_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin design_1_i/my_uart_int_0/U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/count_reg[3]/C is not reached by a timing clock
Related violations: <none>


