# FPGA-FIFO
A parameterized synchronous/asynchronous FIFO (First-In-First-Out) buffer written in Verilog for FPGA or ASIC design.
Includes simulation testbenches and waveform verification.

## Features
Configurable width and depth
Supports synchronous and asynchronous versions
Overflow and underflow protection
Simple testbench with Verilator or Icarus Verilog

## Directory Structure
src — Verilog source files
test — Testbenches
sim — Simulation scripts and waveforms
docs — Design diagrams and notes
