#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5bcc45a666e0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x5bcc45ae97c0 .functor BUFZ 8, v0x5bcc45ad45e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5bcc45ae9830 .functor BUFZ 8, v0x5bcc45ad4b70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5bcc45ad72b0_0 .var "add_test_failed", 0 0;
v0x5bcc45ad7370_0 .var "and_test_failed", 0 0;
v0x5bcc45ad7430_0 .var "clk", 0 0;
v0x5bcc45ad74d0_0 .var "inc_test_failed", 0 0;
v0x5bcc45ad7570_0 .var "mov_test_failed", 0 0;
v0x5bcc45ad7680_0 .var "not_test_failed", 0 0;
v0x5bcc45ad7740_0 .var "or_test_failed", 0 0;
v0x5bcc45ad7800_0 .net "regA_out", 7 0, L_0x5bcc45ae97c0;  1 drivers
v0x5bcc45ad78e0_0 .net "regB_out", 7 0, L_0x5bcc45ae9830;  1 drivers
v0x5bcc45ad7a50_0 .var "reg_mov_test_failed", 0 0;
v0x5bcc45ad7b10_0 .var "shl_test_failed", 0 0;
v0x5bcc45ad7bd0_0 .var "shr_test_failed", 0 0;
v0x5bcc45ad7c90_0 .var "sub_test_failed", 0 0;
v0x5bcc45ad7d50_0 .var "xor_test_failed", 0 0;
S_0x5bcc459b4ca0 .scope module, "Comp" "computer" 2 21, 3 1 0, S_0x5bcc45a666e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x5bcc45ad5910_0 .net "C", 0 0, v0x5bcc45a5aaf0_0;  1 drivers
v0x5bcc45ad59d0_0 .net "K", 7 0, L_0x5bcc45ad7f20;  1 drivers
v0x5bcc45ad5a90_0 .net "LA", 0 0, v0x5bcc45ad0300_0;  1 drivers
v0x5bcc45ad5b80_0 .net "LB", 0 0, v0x5bcc45ad03e0_0;  1 drivers
v0x5bcc45ad5c70_0 .net "LP", 0 0, v0x5bcc45ad04a0_0;  1 drivers
v0x5bcc45ad5d60_0 .net "N", 0 0, L_0x5bcc45ae9360;  1 drivers
v0x5bcc45ad5e50_0 .net "V", 0 0, v0x5bcc45aced70_0;  1 drivers
v0x5bcc45ad5f40_0 .net "Z", 0 0, L_0x5bcc45ae91e0;  1 drivers
v0x5bcc45ad6030_0 .net "alu_a_bus", 7 0, v0x5bcc45ad3160_0;  1 drivers
v0x5bcc45ad6160_0 .net "alu_b_bus", 7 0, v0x5bcc45ad3920_0;  1 drivers
v0x5bcc45ad6250_0 .net "alu_op", 3 0, v0x5bcc45ad0540_0;  1 drivers
v0x5bcc45ad6360_0 .net "alu_out_bus", 7 0, L_0x5bcc45ad8e20;  1 drivers
v0x5bcc45ad6470_0 .net "clk", 0 0, v0x5bcc45ad7430_0;  1 drivers
v0x5bcc45ad6510_0 .net "dmem_addr", 7 0, v0x5bcc45ad2600_0;  1 drivers
v0x5bcc45ad6620_0 .net "dmem_out", 7 0, L_0x5bcc45ad8510;  1 drivers
v0x5bcc45ad6730_0 .net "im_out_bus", 14 0, L_0x5bcc459c1df0;  1 drivers
v0x5bcc45ad67f0_0 .net "mem_we", 0 0, v0x5bcc45ad0600_0;  1 drivers
v0x5bcc45ad69f0_0 .net "opcode", 6 0, L_0x5bcc45ad7e10;  1 drivers
v0x5bcc45ad6a90_0 .net "pc_out_bus", 7 0, v0x5bcc45ad2b50_0;  1 drivers
v0x5bcc45ad6b30_0 .net "regA_out_bus", 7 0, v0x5bcc45ad45e0_0;  1 drivers
v0x5bcc45ad6bf0_0 .net "regB_out_bus", 7 0, v0x5bcc45ad4b70_0;  1 drivers
v0x5bcc45ad6cb0_0 .net "selA", 1 0, v0x5bcc45ad07d0_0;  1 drivers
v0x5bcc45ad6d70_0 .net "selB", 1 0, v0x5bcc45ad08b0_0;  1 drivers
v0x5bcc45ad6e80_0 .net "selData", 1 0, v0x5bcc45ad0990_0;  1 drivers
RS_0x7192a23cf7c8 .resolv tri, L_0x5bcc45ad7fc0, L_0x5bcc45ae9690;
v0x5bcc45ad6f90_0 .net8 "status_out", 3 0, RS_0x7192a23cf7c8;  2 drivers
v0x5bcc45ad70a0_0 .net "wbSel", 0 0, v0x5bcc45ad0b50_0;  1 drivers
v0x5bcc45ad7190_0 .net "wb_data", 7 0, L_0x5bcc45ad85d0;  1 drivers
L_0x5bcc45ad7e10 .part L_0x5bcc459c1df0, 8, 7;
L_0x5bcc45ad7f20 .part L_0x5bcc459c1df0, 0, 8;
L_0x5bcc45ad7fc0 .concat [ 1 1 1 1], v0x5bcc45aced70_0, v0x5bcc45a5aaf0_0, L_0x5bcc45ae9360, L_0x5bcc45ae91e0;
S_0x5bcc459c1300 .scope module, "ALU" "alu" 3 119, 4 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "V";
L_0x5bcc45ad89c0 .functor NOT 8, v0x5bcc45ad3920_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5bcc45ad8e20 .functor BUFZ 8, v0x5bcc45acfd40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5bcc45a65490_0 .net "C", 0 0, v0x5bcc45a5aaf0_0;  alias, 1 drivers
v0x5bcc45a5aaf0_0 .var "C_r", 0 0;
v0x5bcc45a5a3e0_0 .net "N", 0 0, L_0x5bcc45ae9360;  alias, 1 drivers
v0x5bcc459c1f90_0 .net "V", 0 0, v0x5bcc45aced70_0;  alias, 1 drivers
v0x5bcc45aced70_0 .var "V_r", 0 0;
v0x5bcc45acee80_0 .net "Z", 0 0, L_0x5bcc45ae91e0;  alias, 1 drivers
L_0x7192a23860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc45acef40_0 .net/2u *"_ivl_0", 0 0, L_0x7192a23860f0;  1 drivers
L_0x7192a2386180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc45acf020_0 .net/2u *"_ivl_10", 0 0, L_0x7192a2386180;  1 drivers
v0x5bcc45acf100_0 .net *"_ivl_12", 8 0, L_0x5bcc45ad8ad0;  1 drivers
L_0x7192a23861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc45acf1e0_0 .net/2u *"_ivl_14", 0 0, L_0x7192a23861c8;  1 drivers
v0x5bcc45acf2c0_0 .net *"_ivl_16", 7 0, L_0x5bcc45ad89c0;  1 drivers
v0x5bcc45acf3a0_0 .net *"_ivl_18", 8 0, L_0x5bcc45ad8c90;  1 drivers
v0x5bcc45acf480_0 .net *"_ivl_2", 8 0, L_0x5bcc45ad8790;  1 drivers
v0x5bcc45acf560_0 .net *"_ivl_20", 8 0, L_0x5bcc45ad8d80;  1 drivers
L_0x7192a2386210 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5bcc45acf640_0 .net/2u *"_ivl_22", 8 0, L_0x7192a2386210;  1 drivers
L_0x7192a2386258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc45acf720_0 .net/2u *"_ivl_28", 7 0, L_0x7192a2386258;  1 drivers
L_0x7192a2386138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc45acf800_0 .net/2u *"_ivl_4", 0 0, L_0x7192a2386138;  1 drivers
v0x5bcc45acf8e0_0 .net *"_ivl_6", 8 0, L_0x5bcc45ad8830;  1 drivers
v0x5bcc45acf9c0_0 .net "a", 7 0, v0x5bcc45ad3160_0;  alias, 1 drivers
v0x5bcc45acfaa0_0 .net "b", 7 0, v0x5bcc45ad3920_0;  alias, 1 drivers
v0x5bcc45acfb80_0 .net "diff", 8 0, L_0x5bcc45ae8f80;  1 drivers
v0x5bcc45acfc60_0 .net "out", 7 0, L_0x5bcc45ad8e20;  alias, 1 drivers
v0x5bcc45acfd40_0 .var "out_r", 7 0;
v0x5bcc45acfe20_0 .net "s", 3 0, v0x5bcc45ad0540_0;  alias, 1 drivers
v0x5bcc45acff00_0 .net "sum", 8 0, L_0x5bcc45ad8920;  1 drivers
E_0x5bcc459ce7a0/0 .event anyedge, v0x5bcc45acfe20_0, v0x5bcc45acff00_0, v0x5bcc45acf9c0_0, v0x5bcc45acfaa0_0;
E_0x5bcc459ce7a0/1 .event anyedge, v0x5bcc45acfd40_0, v0x5bcc45acfb80_0;
E_0x5bcc459ce7a0 .event/or E_0x5bcc459ce7a0/0, E_0x5bcc459ce7a0/1;
L_0x5bcc45ad8790 .concat [ 8 1 0 0], v0x5bcc45ad3160_0, L_0x7192a23860f0;
L_0x5bcc45ad8830 .concat [ 8 1 0 0], v0x5bcc45ad3920_0, L_0x7192a2386138;
L_0x5bcc45ad8920 .arith/sum 9, L_0x5bcc45ad8790, L_0x5bcc45ad8830;
L_0x5bcc45ad8ad0 .concat [ 8 1 0 0], v0x5bcc45ad3160_0, L_0x7192a2386180;
L_0x5bcc45ad8c90 .concat [ 8 1 0 0], L_0x5bcc45ad89c0, L_0x7192a23861c8;
L_0x5bcc45ad8d80 .arith/sum 9, L_0x5bcc45ad8ad0, L_0x5bcc45ad8c90;
L_0x5bcc45ae8f80 .arith/sum 9, L_0x5bcc45ad8d80, L_0x7192a2386210;
L_0x5bcc45ae91e0 .cmp/eq 8, v0x5bcc45acfd40_0, L_0x7192a2386258;
L_0x5bcc45ae9360 .part v0x5bcc45acfd40_0, 7, 1;
S_0x5bcc45ad00e0 .scope module, "CU" "control" 3 41, 5 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 4 "status";
    .port_info 2 /OUTPUT 1 "LA";
    .port_info 3 /OUTPUT 1 "LB";
    .port_info 4 /OUTPUT 1 "LP";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 1 "wbSel";
    .port_info 7 /OUTPUT 2 "selA";
    .port_info 8 /OUTPUT 2 "selB";
    .port_info 9 /OUTPUT 2 "selData";
    .port_info 10 /OUTPUT 4 "alu_op";
v0x5bcc45ad0300_0 .var "LA", 0 0;
v0x5bcc45ad03e0_0 .var "LB", 0 0;
v0x5bcc45ad04a0_0 .var "LP", 0 0;
v0x5bcc45ad0540_0 .var "alu_op", 3 0;
v0x5bcc45ad0600_0 .var "mem_we", 0 0;
v0x5bcc45ad06f0_0 .net "opcode", 6 0, L_0x5bcc45ad7e10;  alias, 1 drivers
v0x5bcc45ad07d0_0 .var "selA", 1 0;
v0x5bcc45ad08b0_0 .var "selB", 1 0;
v0x5bcc45ad0990_0 .var "selData", 1 0;
v0x5bcc45ad0a70_0 .net8 "status", 3 0, RS_0x7192a23cf7c8;  alias, 2 drivers
v0x5bcc45ad0b50_0 .var "wbSel", 0 0;
E_0x5bcc45a65700 .event anyedge, v0x5bcc45ad06f0_0;
S_0x5bcc45ad0d70 .scope module, "DM" "data_memory" 3 69, 6 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0x5bcc45ad8510 .functor BUFZ 8, L_0x5bcc45ad8330, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5bcc45ad0f20_0 .net "W", 0 0, v0x5bcc45ad0600_0;  alias, 1 drivers
v0x5bcc45ad0fe0_0 .net *"_ivl_0", 7 0, L_0x5bcc45ad8330;  1 drivers
v0x5bcc45ad10a0_0 .net *"_ivl_2", 9 0, L_0x5bcc45ad83d0;  1 drivers
L_0x7192a2386060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc45ad1160_0 .net *"_ivl_5", 1 0, L_0x7192a2386060;  1 drivers
v0x5bcc45ad1240_0 .net "address", 7 0, v0x5bcc45ad2600_0;  alias, 1 drivers
v0x5bcc45ad1370_0 .net "clk", 0 0, v0x5bcc45ad7430_0;  alias, 1 drivers
v0x5bcc45ad1430_0 .net "data_in", 7 0, v0x5bcc45ad4b70_0;  alias, 1 drivers
v0x5bcc45ad1510_0 .net "data_out", 7 0, L_0x5bcc45ad8510;  alias, 1 drivers
v0x5bcc45ad15f0 .array "mem", 255 0, 7 0;
E_0x5bcc45a65680 .event posedge, v0x5bcc45ad1370_0;
L_0x5bcc45ad8330 .array/port v0x5bcc45ad15f0, L_0x5bcc45ad83d0;
L_0x5bcc45ad83d0 .concat [ 8 2 0 0], v0x5bcc45ad2600_0, L_0x7192a2386060;
S_0x5bcc45ad1750 .scope module, "IM" "instruction_memory" 3 35, 7 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x5bcc459c1df0 .functor BUFZ 15, L_0x5bcc45ad8060, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5bcc45ad1900_0 .net *"_ivl_0", 14 0, L_0x5bcc45ad8060;  1 drivers
v0x5bcc45ad1a00_0 .net *"_ivl_2", 9 0, L_0x5bcc45ad8120;  1 drivers
L_0x7192a2386018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcc45ad1ae0_0 .net *"_ivl_5", 1 0, L_0x7192a2386018;  1 drivers
v0x5bcc45ad1ba0_0 .net "address", 7 0, v0x5bcc45ad2b50_0;  alias, 1 drivers
v0x5bcc45ad1c80_0 .var/i "i", 31 0;
v0x5bcc45ad1db0 .array "mem", 255 0, 14 0;
v0x5bcc45ad1e70_0 .net "out", 14 0, L_0x5bcc459c1df0;  alias, 1 drivers
L_0x5bcc45ad8060 .array/port v0x5bcc45ad1db0, L_0x5bcc45ad8120;
L_0x5bcc45ad8120 .concat [ 8 2 0 0], v0x5bcc45ad2b50_0, L_0x7192a2386018;
S_0x5bcc45ad1fb0 .scope module, "MUXD" "muxData" 3 59, 8 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "PC";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5bcc45ad22b0_0 .net "A", 7 0, v0x5bcc45ad45e0_0;  alias, 1 drivers
v0x5bcc45ad23b0_0 .net "B", 7 0, v0x5bcc45ad4b70_0;  alias, 1 drivers
v0x5bcc45ad2470_0 .net "K", 7 0, L_0x5bcc45ad7f20;  alias, 1 drivers
v0x5bcc45ad2510_0 .net "PC", 7 0, v0x5bcc45ad2b50_0;  alias, 1 drivers
v0x5bcc45ad2600_0 .var "out", 7 0;
v0x5bcc45ad26f0_0 .net "sel", 1 0, v0x5bcc45ad0990_0;  alias, 1 drivers
E_0x5bcc45a301a0 .event anyedge, v0x5bcc45ad0990_0, v0x5bcc45ad1430_0, v0x5bcc45ad22b0_0, v0x5bcc45ad2470_0;
S_0x5bcc45ad2860 .scope module, "PC" "pc" 3 30, 9 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x5bcc45ad2a60_0 .net "clk", 0 0, v0x5bcc45ad7430_0;  alias, 1 drivers
v0x5bcc45ad2b50_0 .var "pc", 7 0;
S_0x5bcc45ad2ca0 .scope module, "muxA" "muxA" 3 102, 10 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K_unused";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
v0x5bcc45ad2ea0_0 .net "A", 7 0, v0x5bcc45ad45e0_0;  alias, 1 drivers
v0x5bcc45ad2fb0_0 .net "B", 7 0, v0x5bcc45ad4b70_0;  alias, 1 drivers
L_0x7192a23860a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc45ad30a0_0 .net "K_unused", 7 0, L_0x7192a23860a8;  1 drivers
v0x5bcc45ad3160_0 .var "out", 7 0;
v0x5bcc45ad3250_0 .net "sel", 1 0, v0x5bcc45ad07d0_0;  alias, 1 drivers
E_0x5bcc45ab54c0 .event anyedge, v0x5bcc45ad07d0_0, v0x5bcc45ad22b0_0, v0x5bcc45ad1430_0;
S_0x5bcc45ad33f0 .scope module, "muxB" "muxB" 3 110, 11 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
v0x5bcc45ad3660_0 .net "A", 7 0, v0x5bcc45ad45e0_0;  alias, 1 drivers
v0x5bcc45ad3790_0 .net "B", 7 0, v0x5bcc45ad4b70_0;  alias, 1 drivers
v0x5bcc45ad3850_0 .net "K", 7 0, L_0x5bcc45ad7f20;  alias, 1 drivers
v0x5bcc45ad3920_0 .var "out", 7 0;
v0x5bcc45ad39f0_0 .net "sel", 1 0, v0x5bcc45ad08b0_0;  alias, 1 drivers
E_0x5bcc45ad35d0 .event anyedge, v0x5bcc45ad08b0_0, v0x5bcc45ad1430_0, v0x5bcc45ad22b0_0, v0x5bcc45ad2470_0;
S_0x5bcc45ad3b90 .scope module, "muxWB" "muxWB" 3 79, 12 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "alu_out";
    .port_info 1 /INPUT 8 "mem_out";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x5bcc45ad3d70_0 .net "alu_out", 7 0, L_0x5bcc45ad8e20;  alias, 1 drivers
v0x5bcc45ad3e80_0 .net "mem_out", 7 0, L_0x5bcc45ad8510;  alias, 1 drivers
v0x5bcc45ad3f50_0 .net "out", 7 0, L_0x5bcc45ad85d0;  alias, 1 drivers
v0x5bcc45ad4020_0 .net "sel", 0 0, v0x5bcc45ad0b50_0;  alias, 1 drivers
L_0x5bcc45ad85d0 .functor MUXZ 8, L_0x5bcc45ad8e20, L_0x5bcc45ad8510, v0x5bcc45ad0b50_0, C4<>;
S_0x5bcc45ad4180 .scope module, "regA" "register" 3 87, 13 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5bcc45ad4310_0 .net "clk", 0 0, v0x5bcc45ad7430_0;  alias, 1 drivers
v0x5bcc45ad4420_0 .net "data", 7 0, L_0x5bcc45ad85d0;  alias, 1 drivers
v0x5bcc45ad44e0_0 .net "load", 0 0, v0x5bcc45ad0300_0;  alias, 1 drivers
v0x5bcc45ad45e0_0 .var "out", 7 0;
S_0x5bcc45ad46f0 .scope module, "regB" "register" 3 94, 13 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5bcc45ad48d0_0 .net "clk", 0 0, v0x5bcc45ad7430_0;  alias, 1 drivers
v0x5bcc45ad4990_0 .net "data", 7 0, L_0x5bcc45ad85d0;  alias, 1 drivers
v0x5bcc45ad4aa0_0 .net "load", 0 0, v0x5bcc45ad03e0_0;  alias, 1 drivers
v0x5bcc45ad4b70_0 .var "out", 7 0;
S_0x5bcc45ad4d30 .scope module, "status_reg" "status" 3 131, 14 1 0, S_0x5bcc459b4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Z_in";
    .port_info 2 /INPUT 1 "N_in";
    .port_info 3 /INPUT 1 "V_in";
    .port_info 4 /INPUT 1 "C_in";
    .port_info 5 /OUTPUT 4 "status_out";
v0x5bcc45ad4fa0_0 .var "C", 0 0;
v0x5bcc45ad5080_0 .net "C_in", 0 0, v0x5bcc45a5aaf0_0;  alias, 1 drivers
v0x5bcc45ad5140_0 .var "N", 0 0;
v0x5bcc45ad5210_0 .net "N_in", 0 0, L_0x5bcc45ae9360;  alias, 1 drivers
v0x5bcc45ad52e0_0 .var "V", 0 0;
v0x5bcc45ad53d0_0 .net "V_in", 0 0, v0x5bcc45aced70_0;  alias, 1 drivers
v0x5bcc45ad5470_0 .var "Z", 0 0;
v0x5bcc45ad5510_0 .net "Z_in", 0 0, L_0x5bcc45ae91e0;  alias, 1 drivers
v0x5bcc45ad55e0_0 .net "clk", 0 0, v0x5bcc45ad7430_0;  alias, 1 drivers
v0x5bcc45ad57a0_0 .net8 "status_out", 3 0, RS_0x7192a23cf7c8;  alias, 2 drivers
L_0x5bcc45ae9690 .concat [ 1 1 1 1], v0x5bcc45ad52e0_0, v0x5bcc45ad4fa0_0, v0x5bcc45ad5140_0, v0x5bcc45ad5470_0;
    .scope S_0x5bcc45ad2860;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bcc45ad2b50_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5bcc45ad2860;
T_1 ;
    %wait E_0x5bcc45a65680;
    %load/vec4 v0x5bcc45ad2b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5bcc45ad2b50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5bcc45ad1750;
T_2 ;
    %vpi_call 7 8 "$readmemb", "im.dat", v0x5bcc45ad1db0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5bcc45ad1750;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcc45ad1c80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5bcc45ad1c80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x5bcc45ad1c80_0;
    %load/vec4a v0x5bcc45ad1db0, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_3.2, 6;
    %pushi/vec4 0, 0, 15;
    %ix/getv/s 4, v0x5bcc45ad1c80_0;
    %store/vec4a v0x5bcc45ad1db0, 4, 0;
T_3.2 ;
    %load/vec4 v0x5bcc45ad1c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcc45ad1c80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5bcc45ad00e0;
T_4 ;
    %wait E_0x5bcc45a65700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad04a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad0600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad0b50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad0990_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %load/vec4 v0x5bcc45ad06f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %jmp T_4.38;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad0300_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad03e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5bcc45ad07d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcc45ad08b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc45ad0540_0, 0, 4;
    %jmp T_4.38;
T_4.38 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bcc45ad1fb0;
T_5 ;
    %wait E_0x5bcc45a301a0;
    %load/vec4 v0x5bcc45ad26f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5bcc45ad23b0_0;
    %store/vec4 v0x5bcc45ad2600_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5bcc45ad22b0_0;
    %store/vec4 v0x5bcc45ad2600_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5bcc45ad2470_0;
    %store/vec4 v0x5bcc45ad2600_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bcc45ad2600_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bcc45ad0d70;
T_6 ;
    %wait E_0x5bcc45a65680;
    %load/vec4 v0x5bcc45ad0f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5bcc45ad1430_0;
    %load/vec4 v0x5bcc45ad1240_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcc45ad15f0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5bcc45ad0d70;
T_7 ;
    %vpi_call 6 19 "$readmemb", "mem.dat", v0x5bcc45ad15f0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5bcc45ad4180;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bcc45ad45e0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x5bcc45ad4180;
T_9 ;
    %wait E_0x5bcc45a65680;
    %load/vec4 v0x5bcc45ad44e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5bcc45ad4420_0;
    %assign/vec4 v0x5bcc45ad45e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5bcc45ad46f0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bcc45ad4b70_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x5bcc45ad46f0;
T_11 ;
    %wait E_0x5bcc45a65680;
    %load/vec4 v0x5bcc45ad4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5bcc45ad4990_0;
    %assign/vec4 v0x5bcc45ad4b70_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5bcc45ad2ca0;
T_12 ;
    %wait E_0x5bcc45ab54c0;
    %load/vec4 v0x5bcc45ad3250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x5bcc45ad2ea0_0;
    %store/vec4 v0x5bcc45ad3160_0, 0, 8;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5bcc45ad2fb0_0;
    %store/vec4 v0x5bcc45ad3160_0, 0, 8;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bcc45ad3160_0, 0, 8;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5bcc45ad3160_0, 0, 8;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5bcc45ad33f0;
T_13 ;
    %wait E_0x5bcc45ad35d0;
    %load/vec4 v0x5bcc45ad39f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5bcc45ad3790_0;
    %store/vec4 v0x5bcc45ad3920_0, 0, 8;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5bcc45ad3660_0;
    %store/vec4 v0x5bcc45ad3920_0, 0, 8;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5bcc45ad3850_0;
    %store/vec4 v0x5bcc45ad3920_0, 0, 8;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bcc45ad3920_0, 0, 8;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5bcc459c1300;
T_14 ;
    %wait E_0x5bcc459ce7a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45a5aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45aced70_0, 0, 1;
    %load/vec4 v0x5bcc45acfe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x5bcc45acff00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %load/vec4 v0x5bcc45acff00_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5bcc45a5aaf0_0, 0, 1;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5bcc45acfaa0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.10, 4;
    %load/vec4 v0x5bcc45acfd40_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %store/vec4 v0x5bcc45aced70_0, 0, 1;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x5bcc45acfb80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %load/vec4 v0x5bcc45acfb80_0;
    %parti/s 1, 8, 5;
    %inv;
    %store/vec4 v0x5bcc45a5aaf0_0, 0, 1;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5bcc45acfaa0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_14.11, 4;
    %load/vec4 v0x5bcc45acfd40_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %store/vec4 v0x5bcc45aced70_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x5bcc45acf9c0_0;
    %load/vec4 v0x5bcc45acfaa0_0;
    %and;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x5bcc45acf9c0_0;
    %load/vec4 v0x5bcc45acfaa0_0;
    %or;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x5bcc45acf9c0_0;
    %load/vec4 v0x5bcc45acfaa0_0;
    %xor;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x5bcc45acf9c0_0;
    %inv;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x5bcc45acfaa0_0;
    %inv;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5bcc45a5aaf0_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bcc45acfd40_0, 0, 8;
    %load/vec4 v0x5bcc45acf9c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5bcc45a5aaf0_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5bcc45ad4d30;
T_15 ;
    %wait E_0x5bcc45a65680;
    %load/vec4 v0x5bcc45ad5510_0;
    %assign/vec4 v0x5bcc45ad5470_0, 0;
    %load/vec4 v0x5bcc45ad5210_0;
    %assign/vec4 v0x5bcc45ad5140_0, 0;
    %load/vec4 v0x5bcc45ad53d0_0;
    %assign/vec4 v0x5bcc45ad52e0_0, 0;
    %load/vec4 v0x5bcc45ad5080_0;
    %assign/vec4 v0x5bcc45ad4fa0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5bcc45a666e0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad72b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc45ad74d0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5bcc45a666e0;
T_17 ;
    %vpi_call 2 33 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bcc45a666e0 {0 0 0};
    %vpi_call 2 35 "$readmemb", "im.dat", v0x5bcc45ad1db0 {0 0 0};
    %vpi_call 2 38 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 41 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_17.0, 6;
    %vpi_call 2 43 "$error", "FAIL: regA expected 42, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7570_0, 0, 1;
T_17.0 ;
    %delay 2, 0;
    %vpi_call 2 48 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_17.2, 6;
    %vpi_call 2 50 "$error", "FAIL: regB expected 123, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7570_0, 0, 1;
T_17.2 ;
    %load/vec4 v0x5bcc45ad7570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call 2 55 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_17.5;
T_17.4 ;
    %vpi_call 2 57 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_17.5 ;
    %vpi_call 2 61 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 64 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_17.6, 6;
    %vpi_call 2 66 "$error", "FAIL: regB expected 85, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.6 ;
    %delay 2, 0;
    %vpi_call 2 71 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_17.8, 6;
    %vpi_call 2 73 "$error", "FAIL: regA expected 170, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.8 ;
    %delay 2, 0;
    %vpi_call 2 78 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v0x5bcc45ad7800_0, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_17.10, 6;
    %vpi_call 2 80 "$error", "FAIL: regA expected 85 (value from B), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.10 ;
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_17.12, 6;
    %vpi_call 2 84 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.12 ;
    %delay 2, 0;
    %vpi_call 2 89 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_17.14, 6;
    %vpi_call 2 91 "$error", "FAIL: regA expected 99, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.14 ;
    %delay 2, 0;
    %vpi_call 2 96 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v0x5bcc45ad7800_0, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_17.16, 6;
    %vpi_call 2 98 "$error", "FAIL: regB expected 99 (value from A), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.16 ;
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_17.18, 6;
    %vpi_call 2 102 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7a50_0, 0, 1;
T_17.18 ;
    %load/vec4 v0x5bcc45ad7a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %vpi_call 2 107 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_17.21;
T_17.20 ;
    %vpi_call 2 109 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_17.21 ;
    %vpi_call 2 113 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 116 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_17.22, 6;
    %vpi_call 2 118 "$error", "FAIL: regA expected 2, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad72b0_0, 0, 1;
T_17.22 ;
    %delay 2, 0;
    %vpi_call 2 123 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_17.24, 6;
    %vpi_call 2 125 "$error", "FAIL: regB expected 3, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad72b0_0, 0, 1;
T_17.24 ;
    %delay 2, 0;
    %vpi_call 2 130 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_17.26, 6;
    %vpi_call 2 132 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad72b0_0, 0, 1;
T_17.26 ;
    %delay 2, 0;
    %vpi_call 2 137 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_17.28, 6;
    %vpi_call 2 139 "$error", "FAIL: regA expected 15 (5+10), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad72b0_0, 0, 1;
T_17.28 ;
    %delay 2, 0;
    %vpi_call 2 144 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_17.30, 6;
    %vpi_call 2 146 "$error", "FAIL: regB expected 23 (3+20), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad72b0_0, 0, 1;
T_17.30 ;
    %load/vec4 v0x5bcc45ad72b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %vpi_call 2 151 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.33;
T_17.32 ;
    %vpi_call 2 153 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_17.33 ;
    %vpi_call 2 157 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 160 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_17.34, 6;
    %vpi_call 2 162 "$error", "FAIL: regA expected 20, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
T_17.34 ;
    %delay 2, 0;
    %vpi_call 2 167 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_17.36, 6;
    %vpi_call 2 169 "$error", "FAIL: regB expected 5, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
T_17.36 ;
    %delay 2, 0;
    %vpi_call 2 174 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_17.38, 6;
    %vpi_call 2 176 "$error", "FAIL: regA expected 15 (20-5), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
T_17.38 ;
    %delay 2, 0;
    %vpi_call 2 181 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_17.40, 6;
    %vpi_call 2 183 "$error", "FAIL: regB expected 10 (15-5), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
T_17.40 ;
    %delay 2, 0;
    %vpi_call 2 188 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_17.42, 6;
    %vpi_call 2 190 "$error", "FAIL: regA expected 8 (15-7), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
T_17.42 ;
    %delay 2, 0;
    %vpi_call 2 195 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_17.44, 6;
    %vpi_call 2 197 "$error", "FAIL: regB expected0 (10-10 = 0), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7c90_0, 0, 1;
T_17.44 ;
    %load/vec4 v0x5bcc45ad7c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.46, 8;
    %vpi_call 2 202 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.47;
T_17.46 ;
    %vpi_call 2 204 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_17.47 ;
    %vpi_call 2 208 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 211 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_17.48, 6;
    %vpi_call 2 213 "$error", "FAIL: regA expected 202, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.48 ;
    %delay 2, 0;
    %vpi_call 2 218 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_17.50, 6;
    %vpi_call 2 220 "$error", "FAIL: regB expected 174, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.50 ;
    %delay 2, 0;
    %vpi_call 2 225 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_17.52, 6;
    %vpi_call 2 227 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.52 ;
    %delay 2, 0;
    %vpi_call 2 232 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_17.54, 6;
    %vpi_call 2 234 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.54 ;
    %delay 2, 0;
    %vpi_call 2 239 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_17.56, 6;
    %vpi_call 2 241 "$error", "FAIL: regA expected 240, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.56 ;
    %delay 2, 0;
    %vpi_call 2 246 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_17.58, 6;
    %vpi_call 2 248 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.58 ;
    %delay 2, 0;
    %vpi_call 2 253 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_17.60, 6;
    %vpi_call 2 255 "$error", "FAIL: regB expected 204, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.60 ;
    %delay 2, 0;
    %vpi_call 2 260 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_17.62, 6;
    %vpi_call 2 262 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7370_0, 0, 1;
T_17.62 ;
    %load/vec4 v0x5bcc45ad7370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.64, 8;
    %vpi_call 2 267 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.65;
T_17.64 ;
    %vpi_call 2 269 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_17.65 ;
    %vpi_call 2 273 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 276 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_17.66, 6;
    %vpi_call 2 278 "$error", "FAIL: regA expected 202, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.66 ;
    %delay 2, 0;
    %vpi_call 2 283 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_17.68, 6;
    %vpi_call 2 285 "$error", "FAIL: regB expected 174, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.68 ;
    %delay 2, 0;
    %vpi_call 2 290 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_17.70, 6;
    %vpi_call 2 292 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.70 ;
    %delay 2, 0;
    %vpi_call 2 297 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_17.72, 6;
    %vpi_call 2 299 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.72 ;
    %delay 2, 0;
    %vpi_call 2 304 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_17.74, 6;
    %vpi_call 2 306 "$error", "FAIL: regA expected 51, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.74 ;
    %delay 2, 0;
    %vpi_call 2 311 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_17.76, 6;
    %vpi_call 2 313 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.76 ;
    %delay 2, 0;
    %vpi_call 2 318 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_17.78, 6;
    %vpi_call 2 320 "$error", "FAIL: regB expected 165, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.78 ;
    %delay 2, 0;
    %vpi_call 2 325 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_17.80, 6;
    %vpi_call 2 327 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7740_0, 0, 1;
T_17.80 ;
    %load/vec4 v0x5bcc45ad7740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.82, 8;
    %vpi_call 2 332 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.83;
T_17.82 ;
    %vpi_call 2 334 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_17.83 ;
    %vpi_call 2 338 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 341 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_17.84, 6;
    %vpi_call 2 343 "$error", "FAIL: regA expected 170, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.84 ;
    %delay 2, 0;
    %vpi_call 2 348 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_17.86, 6;
    %vpi_call 2 350 "$error", "FAIL: regA expected 85 (~170), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.86 ;
    %delay 2, 0;
    %vpi_call 2 355 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_17.88, 6;
    %vpi_call 2 357 "$error", "FAIL: regB expected 204, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.88 ;
    %delay 2, 0;
    %vpi_call 2 362 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_17.90, 6;
    %vpi_call 2 364 "$error", "FAIL: regB expected 51 (~204), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.90 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 372 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v0x5bcc45ad7800_0, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_17.92, 6;
    %vpi_call 2 374 "$error", "FAIL: regA expected 15 (~240), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.92 ;
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_17.94, 6;
    %vpi_call 2 378 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.94 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 386 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v0x5bcc45ad78e0_0, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_17.96, 6;
    %vpi_call 2 388 "$error", "FAIL: regB expected 240 (~15), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.96 ;
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_17.98, 6;
    %vpi_call 2 392 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7680_0, 0, 1;
T_17.98 ;
    %load/vec4 v0x5bcc45ad7680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.100, 8;
    %vpi_call 2 397 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.101;
T_17.100 ;
    %vpi_call 2 399 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_17.101 ;
    %vpi_call 2 403 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 409 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_17.102, 6;
    %vpi_call 2 411 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7d50_0, 0, 1;
T_17.102 ;
    %delay 2, 0;
    %vpi_call 2 416 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_17.104, 6;
    %vpi_call 2 418 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7d50_0, 0, 1;
T_17.104 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 426 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_17.106, 6;
    %vpi_call 2 428 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7d50_0, 0, 1;
T_17.106 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 434 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_17.108, 6;
    %vpi_call 2 436 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7d50_0, 0, 1;
T_17.108 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 442 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_17.110, 6;
    %vpi_call 2 444 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7d50_0, 0, 1;
T_17.110 ;
    %load/vec4 v0x5bcc45ad7d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.112, 8;
    %vpi_call 2 449 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.113;
T_17.112 ;
    %vpi_call 2 451 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_17.113 ;
    %vpi_call 2 455 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 460 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_17.114, 6;
    %vpi_call 2 462 "$error", "FAIL: regA expected 10, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.114 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 469 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_17.116, 6;
    %vpi_call 2 471 "$error", "FAIL: regB expected 24, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.116 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 479 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v0x5bcc45ad7800_0, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_17.118, 6;
    %vpi_call 2 481 "$error", "FAIL: regA expected 42, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.118 ;
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_17.120, 6;
    %vpi_call 2 485 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.120 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 493 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v0x5bcc45ad78e0_0, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_17.122, 6;
    %vpi_call 2 495 "$error", "FAIL: regB expected 60, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.122 ;
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_17.124, 6;
    %vpi_call 2 499 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.124 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 507 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v0x5bcc45ad78e0_0, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_17.126, 6;
    %vpi_call 2 509 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.126 ;
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_17.128, 6;
    %vpi_call 2 513 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7b10_0, 0, 1;
T_17.128 ;
    %load/vec4 v0x5bcc45ad7b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.130, 8;
    %vpi_call 2 518 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.131;
T_17.130 ;
    %vpi_call 2 520 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_17.131 ;
    %vpi_call 2 524 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 529 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_17.132, 6;
    %vpi_call 2 531 "$error", "FAIL: regA expected 5, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.132 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 538 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_17.134, 6;
    %vpi_call 2 540 "$error", "FAIL: regB expected 12, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.134 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 548 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v0x5bcc45ad7800_0, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_17.136, 6;
    %vpi_call 2 550 "$error", "FAIL: regA expected 21, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.136 ;
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_17.138, 6;
    %vpi_call 2 554 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.138 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 562 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v0x5bcc45ad78e0_0, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_17.140, 6;
    %vpi_call 2 564 "$error", "FAIL: regB expected 30, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.140 ;
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_17.142, 6;
    %vpi_call 2 568 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.142 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 576 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v0x5bcc45ad78e0_0, v0x5bcc45ad7800_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_17.144, 6;
    %vpi_call 2 578 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.144 ;
    %load/vec4 v0x5bcc45ad7800_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_17.146, 6;
    %vpi_call 2 582 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v0x5bcc45ad7800_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad7bd0_0, 0, 1;
T_17.146 ;
    %load/vec4 v0x5bcc45ad7bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.148, 8;
    %vpi_call 2 587 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.149;
T_17.148 ;
    %vpi_call 2 589 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_17.149 ;
    %vpi_call 2 593 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 598 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_17.150, 6;
    %vpi_call 2 600 "$error", "FAIL: regB expected 51, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad74d0_0, 0, 1;
T_17.150 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 607 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_17.152, 6;
    %vpi_call 2 609 "$error", "FAIL: regB expected 1, got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad74d0_0, 0, 1;
T_17.152 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 616 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v0x5bcc45ad78e0_0 {0 0 0};
    %load/vec4 v0x5bcc45ad78e0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_17.154, 6;
    %vpi_call 2 618 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v0x5bcc45ad78e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc45ad74d0_0, 0, 1;
T_17.154 ;
    %load/vec4 v0x5bcc45ad74d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.156, 8;
    %vpi_call 2 623 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_17.157;
T_17.156 ;
    %vpi_call 2 625 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_17.157 ;
    %delay 2, 0;
    %vpi_call 2 629 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5bcc45a666e0;
T_18 ;
    %delay 1, 0;
    %load/vec4 v0x5bcc45ad7430_0;
    %inv;
    %store/vec4 v0x5bcc45ad7430_0, 0, 1;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "muxData.v";
    "pc.v";
    "muxA.v";
    "muxB.v";
    "muxWB.v";
    "register.v";
    "status.v";
