sim_seconds                                  0.053566                       # Number of seconds simulated
sim_ticks                                 53565839000                       # Number of ticks simulated
final_tick                               4473526297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8929642                       # Simulator instruction rate (inst/s)
host_op_rate                                  9280335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              207572353                       # Simulator tick rate (ticks/s)
host_mem_usage                                2603420                       # Number of bytes of host memory used
host_seconds                                   258.06                       # Real time elapsed on the host
sim_insts                                  2304371215                       # Number of instructions simulated
sim_ops                                    2394870583                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.pim_sys6.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys6.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys6.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys6.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys6.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys6.pim_memory.bytes_read::system.pim_sys6.cpu.inst     65547208                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.pim_sys6.cpu.data     26130618                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu0.data        65769                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu1.data        65582                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu2.data        65860                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu3.data        66065                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu4.data        65938                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu5.data        66106                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu6.data        65670                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu7.data        65740                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::total     92204556                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_inst_read::system.pim_sys6.cpu.inst     65547208                       # Number of instructions bytes read from this memory
system.pim_sys6.pim_memory.bytes_inst_read::total     65547208                       # Number of instructions bytes read from this memory
system.pim_sys6.pim_memory.bytes_written::system.pim_sys6.cpu.data      4459972                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu0.data        98214                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu1.data        98346                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu2.data        98328                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu3.data        98299                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu4.data        98334                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu5.data        98330                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu6.data        98214                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu7.data        98390                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::total      5246427                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.num_reads::system.pim_sys6.cpu.inst     16386802                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.pim_sys6.cpu.data      7162722                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu0.data        32885                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu1.data        32791                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu2.data        32930                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu3.data        33033                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu4.data        32969                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu5.data        33053                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu6.data        32835                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu7.data        32870                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::total     23812890                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.pim_sys6.cpu.data      1462799                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu0.data        32739                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu1.data        32782                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu2.data        32776                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu3.data        32767                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu4.data        32778                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu5.data        32777                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu6.data        32738                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu7.data        32797                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::total      1724953                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.bw_read::system.pim_sys6.cpu.inst   1223675559                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.pim_sys6.cpu.data    487822435                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu0.data      1227816                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu1.data      1224325                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu2.data      1229515                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu3.data      1233342                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu4.data      1230971                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu5.data      1234107                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu6.data      1225968                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu7.data      1227275                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::total   1721331313                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_inst_read::system.pim_sys6.cpu.inst   1223675559                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_inst_read::total   1223675559                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.pim_sys6.cpu.data     83261498                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu0.data      1833519                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu1.data      1835984                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu2.data      1835648                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu3.data      1835106                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu4.data      1835760                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu5.data      1835685                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu6.data      1833519                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu7.data      1836805                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::total     97943523                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.pim_sys6.cpu.inst   1223675559                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.pim_sys6.cpu.data    571083933                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu0.data      3061335                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu1.data      3060309                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu2.data      3065162                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu3.data      3068448                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu4.data      3066731                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu5.data      3069792                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu6.data      3059487                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu7.data      3064080                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::total   1819274837                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls1.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls1.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls1.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls1.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls1.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls1.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls1.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls1.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls1.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls1.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls1.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls1.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls1.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls1.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls1.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls1.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls1.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls1.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls1.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls1.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls1.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls1.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls1.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls1.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls1.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls1.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls1.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls1.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls1.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls1.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls1.avgWrQLen               17.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls1.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls1.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls1.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls1.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls1.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls1.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls1.memoryStateTime::IDLE  48859380255                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.actEnergy::0     40563331.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::1         40557888                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::2     40542163.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::3     40541558.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::0         27364152                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::1         27360480                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::2         27349872                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::3         27349464                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::0    32712076.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::1    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::2    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::3    32651174.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::0   3435540.480000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::1   3430149.120000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::2   3428904.960000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::3   3418536.960000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::0 7854636844.799999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::1 7855179776.640000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::2 7854414298.559999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::3 7858273645.440001                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::0  85030730304                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::1 85030254048.000015                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::2  85030925520                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::3 85027540128.000015                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::0   119382220315.200012                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::1   119382275978.880020                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::2   119382154395.839996                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::3   119382552573.120026                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.averagePower::0     77.925085                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::1     77.925121                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::2     77.925042                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::3     77.925302                       # Core power per rank (mW)
system.mem_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls5.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls5.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls5.atomic_min_count                  0                       # atomic min count
system.mem_ctrls5.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls5.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu0.data        50176                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu1.data        53504                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu2.data        50432                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu3.data        50688                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu4.data        38400                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu5.data        36864                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu6.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu6.data        28928                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu7.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu7.data        23296                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::total            350720                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_inst_read::system.cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_inst_read::system.cpu7.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_written::writebacks       217344                       # Number of bytes written to this memory
system.mem_ctrls5.bytes_written::total         217344                       # Number of bytes written to this memory
system.mem_ctrls5.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu0.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu1.data          209                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu2.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu3.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu4.data          150                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu5.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu6.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu7.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu7.data           91                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::total               1370                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_writes::writebacks          849                       # Number of write requests responded to by this memory
system.mem_ctrls5.num_writes::total               849                       # Number of write requests responded to by this memory
system.mem_ctrls5.bw_read::system.cpu0.inst        28675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu0.data       936716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu1.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu1.inst       100362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu1.data       998846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu2.data       941496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu3.data       946275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu4.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu4.data       716875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu5.data       688200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu6.inst        66908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu6.data       540046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu7.inst       138596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu7.data       434904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::total              6547456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::system.cpu0.inst        28675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::system.cpu1.inst       100362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::system.cpu4.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::system.cpu6.inst        66908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::system.cpu7.inst       138596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::total          339321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::writebacks        4057511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::total             4057511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_total::writebacks        4057511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu0.inst        28675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu0.data       936716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu1.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu1.inst       100362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu1.data       998846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu2.data       941496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu3.data       946275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu4.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu4.data       716875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu5.data       688200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu6.inst        66908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu6.data       540046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu7.inst       138596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu7.data       434904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::total            10604968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.readReqs                       1370                       # Number of read requests accepted
system.mem_ctrls5.writeReqs                       849                       # Number of write requests accepted
system.mem_ctrls5.readBursts                    10960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls5.writeBursts                    6792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls5.bytesReadDRAM                350720                       # Total number of bytes read from DRAM
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls5.bytesWritten                 217344                       # Total number of bytes written to DRAM
system.mem_ctrls5.bytesReadSys                 350720                       # Total read bytes from the system interface side
system.mem_ctrls5.bytesWrittenSys              217344                       # Total written bytes from the system interface side
system.mem_ctrls5.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls5.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls5.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls5.perBankRdBursts::0             1424                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::1             1224                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::2             1296                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::3             1480                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::4             1376                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::5             1304                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::6             1352                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::7             1504                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::0              872                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::1              800                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::2              824                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::3              904                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::4              792                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::5              808                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::6              840                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::7              952                       # Per bank write bursts
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls5.totGap                  53708202000                       # Total gap between requests
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::5                10960                       # Read request sizes (log2)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::5                6792                       # Write request sizes (log2)
system.mem_ctrls5.rdQLenPdf::0                   1361                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::1                   1362                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::2                   1363                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::3                   1363                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::4                   1364                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::5                   1364                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::6                   1365                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::7                   1366                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::8                      9                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::13                     6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::15                   278                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::16                   278                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::17                   278                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::18                   279                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::19                   279                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::20                   279                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::21                   280                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::22                   280                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::23                   283                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::24                   283                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::25                   283                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::26                   283                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::27                   283                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::28                   284                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::29                   284                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::30                   289                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::31                   288                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::32                   288                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::33                   288                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::34                   287                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::35                   287                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::36                   286                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::37                   285                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::38                   280                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.bytesPerActivate::samples         2501                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::mean   227.134746                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::gmean   200.412850                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::stdev    69.607171                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::32-63          264     10.56%     10.56% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::64-95            9      0.36%     10.92% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::96-127            7      0.28%     11.20% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::128-159            4      0.16%     11.36% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::160-191            7      0.28%     11.64% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::192-223           10      0.40%     12.04% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::224-255          262     10.48%     22.51% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::256-287         1938     77.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::total         2501                       # Bytes accessed per row activation
system.mem_ctrls5.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::mean     38.609929                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::stdev    28.332488                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::0-3              1      0.35%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::8-11             5      1.77%      2.13% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::16-19           23      8.16%     10.28% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::24-27          116     41.13%     51.42% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::32-35           39     13.83%     65.25% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::40-43           19      6.74%     71.99% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::48-51           18      6.38%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::56-59           23      8.16%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::64-67           14      4.96%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::72-75            3      1.06%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::80-83            4      1.42%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::88-91            3      1.06%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::96-99            2      0.71%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::104-107            4      1.42%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::112-115            1      0.35%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::120-123            3      1.06%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::128-131            1      0.35%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::200-203            1      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::208-211            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::224-227            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::total          282                       # Reads before turning the bus around for writes
system.mem_ctrls5.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::mean     24.085106                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::gmean    24.039910                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::stdev     1.511471                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::16               2      0.71%      0.71% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::19               2      0.71%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::21               2      0.71%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::24             269     95.39%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::32               7      2.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::total          282                       # Writes before turning the bus around for reads
system.mem_ctrls5.totQLat                   327368098                       # Total ticks spent queuing
system.mem_ctrls5.totMemAccLat              513140098                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls5.totBusLat                  35072000                       # Total ticks spent in databus transfers
system.mem_ctrls5.avgQLat                    29869.35                       # Average queueing delay per DRAM burst
system.mem_ctrls5.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls5.avgMemAccLat               46819.35                       # Average memory access latency per DRAM burst
system.mem_ctrls5.avgRdBW                        6.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBW                        4.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls5.avgRdBWSys                     6.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBWSys                     4.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls5.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls5.busUtil                        0.11                       # Data bus utilization in percentage
system.mem_ctrls5.busUtilRead                    0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls5.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls5.avgRdQLen                      8.01                       # Average read queue length when enqueuing
system.mem_ctrls5.avgWrQLen                     31.24                       # Average write queue length when enqueuing
system.mem_ctrls5.readRowHits                    9577                       # Number of row buffer hits during reads
system.mem_ctrls5.writeRowHits                   5674                       # Number of row buffer hits during writes
system.mem_ctrls5.readRowHitRate                87.38                       # Row buffer hit rate for reads
system.mem_ctrls5.writeRowHitRate               83.54                       # Row buffer hit rate for writes
system.mem_ctrls5.avgGap                  24203786.39                       # Average gap between requests
system.mem_ctrls5.pageHitRate                   85.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls5.memoryStateTime::IDLE   48610722914                       # Time in different power states
system.mem_ctrls5.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT      248657341                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls5.actEnergy::0           4314038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::1           4537209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::2           4353955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::3           4413830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.preEnergy::0                2910264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::1           3060816.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::2                2937192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::3                2977584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.readEnergy::0          16018828.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::1          16649817.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::2          16067251.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::3          16092710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.writeEnergy::0              7879680                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::1         8155054.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::2         7770193.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::3         7813739.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.actBackEnergy::0       7710226223.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::1       7714996439.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::2       7713138804.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::3       7714052354.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.preBackEnergy::0       85157406288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::1       85153221888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::2        85154851392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::3        85154050032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.totalEnergy::0         119291533388.160004                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::1         119293399290.240005                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::2         119291896854.720001                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::3         119292178317.120010                       # Total energy per rank (pJ)
system.mem_ctrls5.averagePower::0           77.865890                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::1           77.867108                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::2           77.866127                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::3           77.866311                       # Core power per rank (mW)
system.pim_vault_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls0.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls0.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls0.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls0.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls0.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls0.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls0.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls0.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls0.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls0.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls0.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls0.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls0.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls0.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls0.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls0.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls0.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls0.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls0.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls0.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls0.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls0.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls0.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls0.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls0.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls0.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls0.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls0.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls0.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls0.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls0.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls0.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls0.avgWrQLen               17.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls0.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls0.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls0.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls0.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls0.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls0.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls0.memoryStateTime::IDLE  48859380255                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.actEnergy::0         40560912                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::1     40585708.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::2         40491360                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::3     40571193.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::0         27362520                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::1     27379248.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::2         27315600                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::3         27369456                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::0    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::1    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::2    32658662.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::3    32708083.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::0   3429319.680000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::1   3429734.400000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::2   3426001.920000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::3   3428075.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::0 7855520025.599999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::1 7856748434.880000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::2 7854488608.320000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::3 7856870843.520000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::0  85029955584                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::1  85028878032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::2  85030860336                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::3  85028770656                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::0   119382321998.400009                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::1   119382514795.200012                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::2   119382018634.560013                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::3   119382496373.760010                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.averagePower::0     77.925151                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::1     77.925277                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::2     77.924953                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::3     77.925265                       # Core power per rank (mW)
system.mem_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls7.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls7.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls7.atomic_min_count                  0                       # atomic min count
system.mem_ctrls7.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls7.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu0.data        50688                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu1.data        52224                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu2.data        49408                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu3.data        50176                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu4.data        39424                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu5.data        36352                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu6.data        28672                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu7.data        20480                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::total            344064                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_written::writebacks       215040                       # Number of bytes written to this memory
system.mem_ctrls7.bytes_written::total         215040                       # Number of bytes written to this memory
system.mem_ctrls7.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu0.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu1.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu2.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu3.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu4.data          154                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu5.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu6.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu7.data           80                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::total               1344                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_writes::writebacks          840                       # Number of write requests responded to by this memory
system.mem_ctrls7.num_writes::total               840                       # Number of write requests responded to by this memory
system.mem_ctrls7.bw_read::system.cpu0.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu0.inst        23896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu0.data       946275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu1.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu1.inst        95583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu1.data       974950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu2.data       922379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu3.data       936716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu4.inst        14337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu4.data       735991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu5.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu5.data       678641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu6.inst        33454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu6.data       535267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu7.inst       129037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu7.data       382333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::total              6423198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu0.inst        23896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu1.inst        95583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu4.inst        14337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu5.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu6.inst        33454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu7.inst       129037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::total          301087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::writebacks        4014499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::total             4014499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_total::writebacks        4014499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu0.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu0.inst        23896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu0.data       946275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu1.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu1.inst        95583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu1.data       974950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu2.data       922379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu3.data       936716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu4.inst        14337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu4.data       735991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu5.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu5.data       678641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu6.inst        33454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu6.data       535267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu7.inst       129037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu7.data       382333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::total            10437697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.readReqs                       1344                       # Number of read requests accepted
system.mem_ctrls7.writeReqs                       840                       # Number of write requests accepted
system.mem_ctrls7.readBursts                    10752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls7.writeBursts                    6720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls7.bytesReadDRAM                344064                       # Total number of bytes read from DRAM
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls7.bytesWritten                 214784                       # Total number of bytes written to DRAM
system.mem_ctrls7.bytesReadSys                 344064                       # Total read bytes from the system interface side
system.mem_ctrls7.bytesWrittenSys              215040                       # Total written bytes from the system interface side
system.mem_ctrls7.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls7.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls7.neitherReadNorWriteReqs           20                       # Number of requests that are neither read nor write
system.mem_ctrls7.perBankRdBursts::0             1448                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::1             1272                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::2             1352                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::3             1400                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::4             1328                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::5             1272                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::6             1280                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::7             1400                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::0              848                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::1              872                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::2              791                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::3              905                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::4              768                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::5              784                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::6              800                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::7              944                       # Per bank write bursts
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls7.totGap                  53683109000                       # Total gap between requests
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::5                10752                       # Read request sizes (log2)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::5                6720                       # Write request sizes (log2)
system.mem_ctrls7.rdQLenPdf::0                   1340                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::1                   1340                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::2                   1340                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::3                   1340                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::4                   1341                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::5                   1342                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::6                   1343                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::7                   1343                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::8                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::15                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::16                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::17                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::18                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::19                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::20                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::21                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::22                   274                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::23                   275                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::24                   275                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::25                   275                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::26                   275                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::27                   275                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::28                   276                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::29                   285                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::30                   290                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::31                   290                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::32                   290                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::33                   290                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::34                   290                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::35                   290                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::36                   289                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::37                   280                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::38                   275                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.bytesPerActivate::samples         2479                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::mean   225.432836                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::gmean   198.011167                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::stdev    70.939454                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::32-63          268     10.81%     10.81% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::64-95           14      0.56%     11.38% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::96-127           11      0.44%     11.82% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::128-159            6      0.24%     12.06% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::160-191           12      0.48%     12.55% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::192-223           16      0.65%     13.19% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::224-255          261     10.53%     23.72% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::256-287         1891     76.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::total         2479                       # Bytes accessed per row activation
system.mem_ctrls7.rdPerTurnAround::samples          276                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::mean     38.434783                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::stdev    29.452941                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::0-7              1      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::8-15             7      2.54%      2.90% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::16-23           32     11.59%     14.49% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::24-31           97     35.14%     49.64% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::32-39           41     14.86%     64.49% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::40-47           25      9.06%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::48-55           16      5.80%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::56-63           15      5.43%     84.78% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::64-71           17      6.16%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::72-79            4      1.45%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::80-87            8      2.90%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::88-95            3      1.09%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::104-111            1      0.36%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::112-119            2      0.72%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::128-135            2      0.72%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::144-151            1      0.36%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::160-167            1      0.36%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::168-175            1      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::184-191            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::272-279            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::total          276                       # Reads before turning the bus around for writes
system.mem_ctrls7.wrPerTurnAround::samples          276                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::mean     24.318841                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::gmean    24.249064                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::stdev     1.935263                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::16               2      0.72%      0.72% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::19               1      0.36%      1.09% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::21               1      0.36%      1.45% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::24             258     93.48%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::32              14      5.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::total          276                       # Writes before turning the bus around for reads
system.mem_ctrls7.totQLat                   316136144                       # Total ticks spent queuing
system.mem_ctrls7.totMemAccLat              498382544                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls7.totBusLat                  34406400                       # Total ticks spent in databus transfers
system.mem_ctrls7.avgQLat                    29402.54                       # Average queueing delay per DRAM burst
system.mem_ctrls7.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls7.avgMemAccLat               46352.54                       # Average memory access latency per DRAM burst
system.mem_ctrls7.avgRdBW                        6.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBW                        4.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls7.avgRdBWSys                     6.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBWSys                     4.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls7.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls7.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls7.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls7.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls7.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls7.avgWrQLen                     31.45                       # Average write queue length when enqueuing
system.mem_ctrls7.readRowHits                    9392                       # Number of row buffer hits during reads
system.mem_ctrls7.writeRowHits                   5593                       # Number of row buffer hits during writes
system.mem_ctrls7.readRowHitRate                87.35                       # Row buffer hit rate for reads
system.mem_ctrls7.writeRowHitRate               83.23                       # Row buffer hit rate for writes
system.mem_ctrls7.avgGap                  24580178.11                       # Average gap between requests
system.mem_ctrls7.pageHitRate                   85.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls7.memoryStateTime::IDLE   48614645050                       # Time in different power states
system.mem_ctrls7.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT      244735205                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls7.actEnergy::0           4407782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::1           4461609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::2                4312224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::3                4357584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.preEnergy::0                2973504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::1           3009816.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::2                2909040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::3                2939640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.readEnergy::0          16261939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::1          16570444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::2          15905011.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::3          15839116.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.writeEnergy::0         8038932.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::1         7946449.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::2         7707156.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::3         7750287.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.actBackEnergy::0       7711774908.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::1       7712579456.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::2       7712137154.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::3       7715058272.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.preBackEnergy::0        85156047792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::1       85155342048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::2        85155730032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::3       85153167648.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.totalEnergy::0         119292282924.479996                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::1         119292687890.880020                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::2         119291478684.480011                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::3         119291890614.720016                       # Total energy per rank (pJ)
system.mem_ctrls7.averagePower::0           77.866379                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::1           77.866644                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::2           77.865854                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::3           77.866123                       # Core power per rank (mW)
system.pim_vault_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls4.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls4.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls4.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls4.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls4.bytes_read::system.pim_sys4.cpu.data       524288                       # Number of bytes read from this memory
system.pim_vault_ctrls4.bytes_read::total       524288                       # Number of bytes read from this memory
system.pim_vault_ctrls4.num_reads::system.pim_sys4.cpu.data       131072                       # Number of read requests responded to by this memory
system.pim_vault_ctrls4.num_reads::total       131072                       # Number of read requests responded to by this memory
system.pim_vault_ctrls4.bw_read::system.pim_sys4.cpu.data      9787731                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls4.bw_read::total        9787731                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls4.bw_total::system.pim_sys4.cpu.data      9787731                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls4.bw_total::total       9787731                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls4.readReqs               131072                       # Number of read requests accepted
system.pim_vault_ctrls4.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls4.readBursts             131072                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls4.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls4.bytesReadDRAM         4187456                       # Total number of bytes read from DRAM
system.pim_vault_ctrls4.bytesReadWrQ             6848                       # Total number of bytes read from write queue
system.pim_vault_ctrls4.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls4.bytesReadSys           524288                       # Total read bytes from the system interface side
system.pim_vault_ctrls4.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls4.servicedByWrQ             214                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls4.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls4.perBankRdBursts::0        16362                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::1        16320                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::2        16382                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::3        16384                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::4        16384                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::5        16384                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::6        16322                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::7        16320                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls4.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls4.totGap           165628799500                       # Total gap between requests
system.pim_vault_ctrls4.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::2         131072                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.rdQLenPdf::0           130858                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.bytesPerActivate::samples       130858                       # Bytes accessed per row activation
system.pim_vault_ctrls4.bytesPerActivate::mean           32                       # Bytes accessed per row activation
system.pim_vault_ctrls4.bytesPerActivate::gmean    32.000000                       # Bytes accessed per row activation
system.pim_vault_ctrls4.bytesPerActivate::32-35       130858    100.00%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls4.bytesPerActivate::total       130858                       # Bytes accessed per row activation
system.pim_vault_ctrls4.totQLat            2356165998                       # Total ticks spent queuing
system.pim_vault_ctrls4.totMemAccLat       4574209098                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls4.totBusLat           418745600                       # Total ticks spent in databus transfers
system.pim_vault_ctrls4.avgQLat              18005.52                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls4.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls4.avgMemAccLat         34955.52                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls4.avgRdBW                 78.17                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls4.avgRdBWSys               9.79                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls4.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls4.busUtil                  0.78                       # Data bus utilization in percentage
system.pim_vault_ctrls4.busUtilRead              0.78                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls4.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls4.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls4.avgWrQLen               27.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls4.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls4.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls4.readRowHitRate           0.00                       # Row buffer hit rate for reads
system.pim_vault_ctrls4.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls4.avgGap             1263647.46                       # Average gap between requests
system.pim_vault_ctrls4.pageHitRate              0.00                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls4.memoryStateTime::IDLE  41910820455                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT   6948559800                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.actEnergy::0     40517971.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::1     40548211.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::2     40620182.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::3     40459910.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::0         27333552                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::1         27353952                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::2         27402504                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::3         27294384                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::0        32672640                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::1    32714572.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::2    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::3        32652672                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::0   3419366.400000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::1   3432222.720000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::2   3424343.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::3   3432222.720000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::0 7856375189.760000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::1 7854942620.160000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::2 7858378762.559999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::3 7853530406.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::0  85029205440                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::1  85030462080                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::2  85027447920                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::3  85031700864                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::0   119382302225.279999                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::1   119382231724.800003                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::2   119382767349.119995                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::3   119381848525.440002                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.averagePower::0     77.925138                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::1     77.925092                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::2     77.925442                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::3     77.924842                       # Core power per rank (mW)
system.pim_vault_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls3.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls3.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls3.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls3.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls3.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls3.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls3.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls3.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls3.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls3.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls3.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls3.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls3.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls3.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls3.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls3.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls3.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls3.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls3.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls3.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls3.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls3.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls3.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls3.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls3.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls3.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls3.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls3.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls3.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls3.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls3.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls3.avgWrQLen               24.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls3.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls3.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls3.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls3.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls3.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls3.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls3.memoryStateTime::IDLE  48859380255                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.actEnergy::0         40588128                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::1     40565145.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::2     40574217.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::3     40443580.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::0         27380880                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::1         27365376                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::2         27371496                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::3     27283368.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::0        32715072                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::1    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::2    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::3    32621222.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::0   3430149.120000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::1   3430563.840000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::2   3428075.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::3   3417707.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::0 7856234231.040001                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::1 7855164728.640000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::2 7855911328.320000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::3 7854143598.720000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::0 85029329088.000015                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::1 85030267248.000015                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::2  85029612336                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::3  85031162976                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::0   119382455614.080017                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::1   119382286699.200012                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::2   119382391090.560013                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::3   119381850519.360001                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.averagePower::0     77.925238                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::1     77.925128                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::2     77.925196                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::3     77.924843                       # Core power per rank (mW)
system.pim_vault_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls7.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls7.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls7.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls7.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.bytes_written::system.pim_sys7.cpu.data      1048576                       # Number of bytes written to this memory
system.pim_vault_ctrls7.bytes_written::total      1048576                       # Number of bytes written to this memory
system.pim_vault_ctrls7.num_writes::system.pim_sys7.cpu.data       262144                       # Number of write requests responded to by this memory
system.pim_vault_ctrls7.num_writes::total       262144                       # Number of write requests responded to by this memory
system.pim_vault_ctrls7.bw_write::system.pim_sys7.cpu.data     19575461                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_write::total      19575461                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_total::system.pim_sys7.cpu.data     19575461                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.bw_total::total      19575461                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls7.writeReqs              262144                       # Number of write requests accepted
system.pim_vault_ctrls7.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls7.writeBursts            262144                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls7.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls7.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls7.bytesWritten          1058048                       # Total number of bytes written to DRAM
system.pim_vault_ctrls7.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls7.bytesWrittenSys       1048576                       # Total written bytes from the system interface side
system.pim_vault_ctrls7.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls7.mergedWrBursts         229058                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls7.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::0         4112                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::1         4152                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::2         4119                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::3         4143                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::4         4113                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::5         4153                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::6         4112                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::7         4160                       # Per bank write bursts
system.pim_vault_ctrls7.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls7.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls7.totGap            35702965500                       # Total gap between requests
system.pim_vault_ctrls7.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::2        262144                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::0                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::1                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::2                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::3                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::4                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::5                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::6                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::7                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::8                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::9                1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::10               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::11               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::12               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::13               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::14               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::15            1837                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::16            1842                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::17            1840                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::18            1837                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::19            1837                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::20            1837                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::21            1838                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::22            1838                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::23            1839                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::24            1838                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::25            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::26            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::27            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::28            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::29            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::30            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::31            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::32            1836                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.bytesPerActivate::samples         6167                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::mean   171.566078                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::gmean   132.664195                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::stdev    96.382717                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::32-63          907     14.71%     14.71% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::64-95         1310     21.24%     35.95% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::96-127          173      2.81%     38.75% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::128-159          107      1.74%     40.49% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::160-191           51      0.83%     41.32% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::192-223           78      1.26%     42.58% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::224-255          461      7.48%     50.06% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::256-287         3080     49.94%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::total         6167                       # Bytes accessed per row activation
system.pim_vault_ctrls7.rdPerTurnAround::samples         1836                       # Reads before turning the bus around for writes
system.pim_vault_ctrls7.rdPerTurnAround::0         1836    100.00%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls7.rdPerTurnAround::total         1836                       # Reads before turning the bus around for writes
system.pim_vault_ctrls7.wrPerTurnAround::samples         1836                       # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::mean    18.008715                       # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::gmean    18.008456                       # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::stdev     0.098657                       # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::18         1821     99.18%     99.18% # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::19           14      0.76%     99.95% # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::20            1      0.05%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls7.wrPerTurnAround::total         1836                       # Writes before turning the bus around for reads
system.pim_vault_ctrls7.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls7.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls7.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls7.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls7.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls7.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls7.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBW                 19.75                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls7.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBWSys              19.58                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls7.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls7.busUtil                  0.20                       # Data bus utilization in percentage
system.pim_vault_ctrls7.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls7.busUtilWrite             0.20                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls7.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls7.avgWrQLen               16.31                       # Average write queue length when enqueuing
system.pim_vault_ctrls7.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls7.writeRowHits            26897                       # Number of row buffer hits during writes
system.pim_vault_ctrls7.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls7.writeRowHitRate         81.29                       # Row buffer hit rate for writes
system.pim_vault_ctrls7.avgGap              136196.00                       # Average gap between requests
system.pim_vault_ctrls7.pageHitRate             81.29                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls7.memoryStateTime::IDLE  47948043364                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT    911336891                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.actEnergy::0     927158.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::1           928368                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::2     972518.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::3     901756.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::0           625464                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::1           626280                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::2     656064.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::3           608328                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::0   3427246.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::1   3426416.640000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::2   3428075.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::3   3430563.840000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::0 7679369943.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::1 7678983127.680000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::2 7681168918.080001                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::3 7677025902.720000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::0  85184473200                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::1  85184812512                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::2  85182895152                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::3  85186529376                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::0   119261601077.760010                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::1   119261554770.239990                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::2   119261898793.919998                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::3   119261273993.279999                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.averagePower::0     77.846352                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::1     77.846322                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::2     77.846547                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::3     77.846139                       # Core power per rank (mW)
system.mem_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls6.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls6.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls6.atomic_min_count                  0                       # atomic min count
system.mem_ctrls6.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls6.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu0.data        49920                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu1.data        50688                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu2.data        49408                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu3.data        49664                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu4.data        36352                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu5.data        35328                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu6.data        28160                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu7.data        20992                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::total            335872                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_written::writebacks       217856                       # Number of bytes written to this memory
system.mem_ctrls6.bytes_written::total         217856                       # Number of bytes written to this memory
system.mem_ctrls6.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu0.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu1.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu2.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu3.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu4.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu5.data          138                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu6.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu7.data           82                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::total               1312                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_writes::writebacks          851                       # Number of write requests responded to by this memory
system.mem_ctrls6.num_writes::total               851                       # Number of write requests responded to by this memory
system.mem_ctrls6.bw_read::system.cpu0.inst        28675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu0.data       931937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu1.inst        81246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu1.data       946275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu2.data       922379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu3.data       927158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu4.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu4.data       678641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu5.data       659525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu6.inst        43012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu6.data       525708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu7.inst       129037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu7.data       391892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::total              6270265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::system.cpu0.inst        28675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::system.cpu1.inst        81246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::system.cpu4.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::system.cpu6.inst        43012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::system.cpu7.inst       129037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::total          286750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::writebacks        4067070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::total             4067070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_total::writebacks        4067070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu0.inst        28675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu0.data       931937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu1.inst        81246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu1.data       946275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu2.data       922379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu3.data       927158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu4.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu4.data       678641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu5.data       659525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu6.inst        43012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu6.data       525708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu7.inst       129037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu7.data       391892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::total            10337335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.readReqs                       1312                       # Number of read requests accepted
system.mem_ctrls6.writeReqs                       851                       # Number of write requests accepted
system.mem_ctrls6.readBursts                    10496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls6.writeBursts                    6808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls6.bytesReadDRAM                335872                       # Total number of bytes read from DRAM
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls6.bytesWritten                 217600                       # Total number of bytes written to DRAM
system.mem_ctrls6.bytesReadSys                 335872                       # Total read bytes from the system interface side
system.mem_ctrls6.bytesWrittenSys              217856                       # Total written bytes from the system interface side
system.mem_ctrls6.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls6.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls6.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls6.perBankRdBursts::0             1408                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::1             1240                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::2             1288                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::3             1432                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::4             1304                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::5             1192                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::6             1312                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::7             1320                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::0              856                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::1              816                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::2              808                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::3              929                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::4              824                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::5              832                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::6              824                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::7              911                       # Per bank write bursts
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls6.totGap                  53684863000                       # Total gap between requests
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::5                10496                       # Read request sizes (log2)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::5                6808                       # Write request sizes (log2)
system.mem_ctrls6.rdQLenPdf::0                   1305                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::1                   1306                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::2                   1306                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::3                   1306                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::4                   1306                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::5                   1306                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::6                   1306                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::7                   1307                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::8                      6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::13                     6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::14                     6                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::15                     5                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::15                   278                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::16                   278                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::17                   278                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::18                   279                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::19                   279                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::20                   279                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::21                   279                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::22                   279                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::23                   278                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::24                   279                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::25                   281                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::26                   282                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::27                   282                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::28                   282                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::29                   290                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::30                   295                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::31                   295                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::32                   294                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::33                   292                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::34                   290                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::35                   290                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::36                   290                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::37                   282                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::38                   277                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.bytesPerActivate::samples         2456                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::mean   225.355049                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::gmean   197.411954                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::stdev    71.345756                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::32-63          275     11.20%     11.20% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::64-95           10      0.41%     11.60% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::96-127            7      0.29%     11.89% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::128-159            4      0.16%     12.05% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::160-191            7      0.29%     12.34% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::192-223           12      0.49%     12.83% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::224-255          271     11.03%     23.86% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::256-287         1870     76.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::total         2456                       # Bytes accessed per row activation
system.mem_ctrls6.rdPerTurnAround::samples          278                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::mean     37.611511                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::gmean    31.789071                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::stdev    25.244368                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::8-11             7      2.52%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::16-19           38     13.67%     16.19% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::24-27           89     32.01%     48.20% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::32-35           48     17.27%     65.47% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::40-43           19      6.83%     72.30% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::48-51           17      6.12%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::56-59           19      6.83%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::64-67           18      6.47%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::72-75            6      2.16%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::80-83            4      1.44%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::88-91            1      0.36%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::96-99            3      1.08%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::104-107            1      0.36%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::112-115            1      0.36%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::120-123            2      0.72%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::128-131            1      0.36%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::136-139            1      0.36%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::144-147            1      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::168-171            2      0.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::total          278                       # Reads before turning the bus around for writes
system.mem_ctrls6.wrPerTurnAround::samples          278                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::mean     24.460432                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::gmean    24.393708                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::stdev     1.959025                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::19               1      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::21               1      0.36%      0.72% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::24             259     93.17%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::32              17      6.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::total          278                       # Writes before turning the bus around for reads
system.mem_ctrls6.totQLat                   318152900                       # Total ticks spent queuing
system.mem_ctrls6.totMemAccLat              496060100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls6.totBusLat                  33587200                       # Total ticks spent in databus transfers
system.mem_ctrls6.avgQLat                    30311.82                       # Average queueing delay per DRAM burst
system.mem_ctrls6.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls6.avgMemAccLat               47261.82                       # Average memory access latency per DRAM burst
system.mem_ctrls6.avgRdBW                        6.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBW                        4.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls6.avgRdBWSys                     6.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBWSys                     4.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls6.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls6.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls6.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls6.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls6.avgRdQLen                      8.04                       # Average read queue length when enqueuing
system.mem_ctrls6.avgWrQLen                     31.01                       # Average write queue length when enqueuing
system.mem_ctrls6.readRowHits                    9171                       # Number of row buffer hits during reads
system.mem_ctrls6.writeRowHits                   5669                       # Number of row buffer hits during writes
system.mem_ctrls6.readRowHitRate                87.38                       # Row buffer hit rate for reads
system.mem_ctrls6.writeRowHitRate               83.27                       # Row buffer hit rate for writes
system.mem_ctrls6.avgGap                  24819631.53                       # Average gap between requests
system.mem_ctrls6.pageHitRate                   85.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls6.memoryStateTime::IDLE   48613791097                       # Time in different power states
system.mem_ctrls6.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT      245589158                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls6.actEnergy::0                4333392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::1           4450118.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::2           4237833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::3                4339440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.preEnergy::0                2923320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::1                3002064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::2           2858856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::3                2927400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.readEnergy::0          16110182.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::1          16362278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::2          15524121.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::3          15569049.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.writeEnergy::0         7882997.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::1         8059253.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::2         7624212.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::3         7746969.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.actBackEnergy::0       7710904203.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::1       7713468383.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::2       7711609982.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::3       7714995180.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.preBackEnergy::0       85156811568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::1       85154562288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::2        85156192464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::3        85153222992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.totalEnergy::0         119291743729.920013                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::1         119292682451.520020                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::2         119290825536                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::3         119291579097.600006                       # Total energy per rank (pJ)
system.mem_ctrls6.averagePower::0           77.866027                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::1           77.866640                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::2           77.865428                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::3           77.865920                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.pim_sys1.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys1.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys1.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys1.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys1.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls2.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls2.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls2.atomic_min_count                  0                       # atomic min count
system.mem_ctrls2.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls2.bytes_read::system.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu0.data        50176                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu1.data        51456                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu2.data        49408                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu3.data        49920                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu4.data        37120                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu5.data        34816                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu6.data        27136                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.data        22528                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            340224                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu7.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks       212992                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total         212992                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::system.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu0.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu1.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu2.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu3.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu4.data          145                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu5.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu6.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.data           88                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1329                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks          832                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               832                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::system.cpu0.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu0.data       936716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu1.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu1.inst       109921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu1.data       960612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu2.data       922379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu3.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu3.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu3.data       931937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu4.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu4.data       692979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu5.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu5.data       649966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu6.inst        28675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu6.data       506592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.inst       162492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.data       420567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              6351511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu0.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu1.inst       109921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu3.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu4.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu5.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu6.inst        28675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu7.inst       162492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::total          320204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks        3976266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total             3976266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks        3976266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu0.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu0.data       936716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu1.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu1.inst       109921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu1.data       960612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu2.data       922379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu3.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu3.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu3.data       931937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu4.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu4.data       692979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu5.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu5.data       649966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu6.inst        28675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu6.data       506592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.inst       162492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.data       420567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            10327776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                       1329                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                       832                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    10632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                    6656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                340224                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                 213248                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 340224                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys              212992                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             1312                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             1344                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             1344                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             1232                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             1448                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             1176                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             1384                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             1392                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              848                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              816                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              801                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              808                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              880                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              784                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              879                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              848                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  53695048000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                10632                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                6656                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   1321                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   1321                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   1321                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   1322                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   1322                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1323                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                   1324                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                   1324                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   273                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   273                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   273                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   273                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   273                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   273                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   274                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   274                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   274                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   275                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   275                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   275                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   275                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   276                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   278                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   280                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   281                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   280                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                   281                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                   281                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                   281                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                   280                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                   277                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                   275                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         2455                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   225.446843                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   198.092706                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    70.856757                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::32-63          265     10.79%     10.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-95           12      0.49%     11.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::96-127           13      0.53%     11.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-159            6      0.24%     12.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::160-191           13      0.53%     12.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-223           13      0.53%     13.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::224-255          263     10.71%     23.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-287         1870     76.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         2455                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     38.545455                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    29.065882                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-3              1      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::8-11             2      0.73%      1.09% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-19           31     11.27%     12.36% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-27          113     41.09%     53.45% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-35           30     10.91%     64.36% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-43           23      8.36%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-51           20      7.27%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-59           15      5.45%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-67           11      4.00%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-75           10      3.64%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-83            5      1.82%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-91            4      1.45%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-99            2      0.73%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::120-123            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-131            1      0.36%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-163            3      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-195            2      0.73%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::216-219            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          275                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     24.232727                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    24.172332                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.896121                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18               1      0.36%      0.73% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               1      0.36%      1.09% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24             264     96.00%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::32               6      2.18%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::40               2      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          275                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                   309297600                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat              489510000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                  34022400                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29091.20                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46041.20                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        6.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        3.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     6.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     3.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     31.09                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                    9289                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   5552                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                87.37                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               83.41                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                  24847315.13                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   85.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.memoryStateTime::IDLE   48618508104                       # Time in different power states
system.mem_ctrls2.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT      240872151                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.actEnergy::0           4378147.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::1                4245696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::2                4336416                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::3           4522089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.preEnergy::0                2953512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::1                2864160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::2                2925360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::3           3050616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.readEnergy::0              16271424                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::1              15585024                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::2          15839116.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::3          16630348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.writeEnergy::0         8009072.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::1         7674393.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::2              7796736                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::3              7962624                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.actBackEnergy::0       7709781130.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::1       7709207829.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::2       7712755873.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::3       7714866314.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.preBackEnergy::0        85157796720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::1        85158299616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::2        85155187296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::3        85153336032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.totalEnergy::0         119291968072.320007                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::1         119290654784.639999                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::2         119291618864.639999                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::3         119293146091.200012                       # Total energy per rank (pJ)
system.mem_ctrls2.averagePower::0           77.866174                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::1           77.865317                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::2           77.865946                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::3           77.866943                       # Core power per rank (mW)
system.pim_sys3.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys3.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys3.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys3.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys3.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls2.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls2.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls2.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls2.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls2.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls2.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls2.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls2.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls2.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls2.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls2.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls2.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls2.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls2.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls2.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls2.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls2.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls2.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls2.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls2.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls2.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls2.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls2.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls2.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls2.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls2.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls2.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls2.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls2.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls2.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls2.avgWrQLen               16.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls2.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls2.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls2.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls2.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls2.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls2.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls2.memoryStateTime::IDLE  48859380255                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.actEnergy::0     40531276.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::1     40580870.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::2     40565145.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::3     40525228.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::0     27342528.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::1         27375984                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::2         27365376                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::3     27338448.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::0    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::1    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::2    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::3    32651673.600000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::0        3431808                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::1   3424343.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::2   3432222.720000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::3   3418536.960000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::0 7853557109.760000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::1 7856739734.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::2 7854621851.520000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::3 7857027616.320000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::0  85031677440                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::1  85028885664                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::2  85030743456                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::3  85028633136                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::0   119382033799.679993                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::1   119382500232.959991                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::2   119382221688.960007                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::3   119382372705.600006                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.averagePower::0     77.924963                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::1     77.925267                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::2     77.925086                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::3     77.925184                       # Core power per rank (mW)
system.pim_sys5.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys5.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys5.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys5.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys5.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys5.pim_memory.bytes_read::system.pim_sys5.cpu.inst     93631216                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.pim_sys5.cpu.data     43586656                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu0.data       357891                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu1.data       357196                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu2.data       357013                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu3.data       357022                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu4.data       357282                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu5.data       357454                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu6.data       357724                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.cpu7.data       357554                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::total    140077008                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_inst_read::system.pim_sys5.cpu.inst     93631216                       # Number of instructions bytes read from this memory
system.pim_sys5.pim_memory.bytes_inst_read::total     93631216                       # Number of instructions bytes read from this memory
system.pim_sys5.pim_memory.bytes_written::system.pim_sys5.cpu.data      5912296                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu0.data        65571                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu1.data        65520                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu2.data        65534                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu3.data        65538                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu4.data        65528                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu5.data        65528                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu6.data        65568                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::system.cpu7.data        65508                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.bytes_written::total      6436591                       # Number of bytes written to this memory
system.pim_sys5.pim_memory.num_reads::system.pim_sys5.cpu.inst     23407804                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.pim_sys5.cpu.data     11533391                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu0.data       146161                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu1.data       145838                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu2.data       145743                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu3.data       145742                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu4.data       145877                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu5.data       145963                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu6.data       146078                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.cpu7.data       146023                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::total     36108620                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.pim_sys5.cpu.data      1861978                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu0.data        32786                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu1.data        32760                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu2.data        32767                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu3.data        32769                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu4.data        32764                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu5.data        32764                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu6.data        32784                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::system.cpu7.data        32754                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.num_writes::total      2124126                       # Number of write requests responded to by this memory
system.pim_sys5.pim_memory.bw_read::system.pim_sys5.cpu.inst   1747965079                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.pim_sys5.cpu.data    813702479                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu0.data      6681329                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu1.data      6668354                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu2.data      6664938                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu3.data      6665106                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu4.data      6669960                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu5.data      6673171                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu6.data      6678211                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.cpu7.data      6675038                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::total   2615043666                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_inst_read::system.pim_sys5.cpu.inst   1747965079                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_inst_read::total   1747965079                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.pim_sys5.cpu.data    110374375                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu0.data      1224120                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu1.data      1223168                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu2.data      1223429                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu3.data      1223504                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu4.data      1223317                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu5.data      1223317                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu6.data      1224064                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::system.cpu7.data      1222944                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_write::total    120162236                       # Write bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.pim_sys5.cpu.inst   1747965079                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.pim_sys5.cpu.data    924076854                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu0.data      7905449                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu1.data      7891522                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu2.data      7888367                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu3.data      7888610                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu4.data      7893277                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu5.data      7896488                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu6.data      7902275                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.cpu7.data      7897981                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::total   2735205902                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys7.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys7.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys7.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys7.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys7.pim_memory.bytes_read::system.pim_sys7.cpu.inst    131004344                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.pim_sys7.cpu.data     52234624                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu0.data       132057                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu1.data       131410                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu2.data       132192                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu3.data       132233                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu4.data       132520                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu5.data       132012                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu6.data       132292                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu7.data       132120                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::total    184295804                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_inst_read::system.pim_sys7.cpu.inst    131004344                       # Number of instructions bytes read from this memory
system.pim_sys7.pim_memory.bytes_inst_read::total    131004344                       # Number of instructions bytes read from this memory
system.pim_sys7.pim_memory.bytes_written::system.pim_sys7.cpu.data      8915656                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu0.data       196705                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu1.data       196566                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu2.data       196584                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu3.data       196620                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu4.data       196578                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu5.data       196590                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu6.data       196698                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu7.data       196530                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::total     10488527                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.num_reads::system.pim_sys7.cpu.inst     32751086                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.pim_sys7.cpu.data     14318759                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu0.data        66029                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu1.data        65705                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu2.data        66096                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu3.data        66117                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu4.data        66260                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu5.data        66006                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu6.data        66146                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu7.data        66060                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::total     47598264                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.pim_sys7.cpu.data      2924506                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu0.data        65569                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu1.data        65522                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu2.data        65528                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu3.data        65541                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu4.data        65526                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu5.data        65530                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu6.data        65566                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu7.data        65510                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::total      3448798                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.bw_read::system.pim_sys7.cpu.inst   2445669599                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.pim_sys7.cpu.data    975148060                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu0.data      2465321                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu1.data      2453243                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu2.data      2467841                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu3.data      2468607                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu4.data      2473965                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu5.data      2464481                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu6.data      2469708                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu7.data      2466497                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::total   3440547323                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_inst_read::system.pim_sys7.cpu.inst   2445669599                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_inst_read::total   2445669599                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.pim_sys7.cpu.data    166442945                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu0.data      3672210                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu1.data      3669615                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu2.data      3669951                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu3.data      3670623                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu4.data      3669839                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu5.data      3670063                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu6.data      3672079                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu7.data      3668943                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::total    195806267                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.pim_sys7.cpu.inst   2445669599                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.pim_sys7.cpu.data   1141591005                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu0.data      6137531                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu1.data      6122858                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu2.data      6137792                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu3.data      6139230                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu4.data      6143804                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu5.data      6134544                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu6.data      6141787                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu7.data      6135440                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::total   3636353591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls0.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls0.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls0.atomic_min_count                  0                       # atomic min count
system.mem_ctrls0.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls0.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu0.data        50944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu1.data        52736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu2.data        50688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu3.data        50176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu4.data        39424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu5.data        38400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu6.data        28416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.data        25600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            355584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu7.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       213504                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         213504                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu0.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu1.data          206                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu2.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu3.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu4.data          154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu5.data          150                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu6.data          111                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1389                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          834                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               834                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::system.cpu0.dtb.walker        19117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu0.inst        14337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu0.data       951054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu1.dtb.walker        14337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu1.inst        90804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu1.data       984508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu2.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu2.data       946275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu3.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu3.data       936716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu4.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu4.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu4.data       735991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu5.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu5.data       716875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu6.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu6.inst        38233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu6.data       530487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.inst       148154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.data       477917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              6638261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu0.inst        14337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu1.inst        90804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu4.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu6.inst        38233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu7.inst       148154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          296308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        3985824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             3985824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        3985824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu0.dtb.walker        19117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu0.inst        14337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu0.data       951054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu1.dtb.walker        14337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu1.inst        90804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu1.data       984508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu2.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu2.data       946275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu3.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu3.data       936716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu4.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu4.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu4.data       735991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu5.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu5.data       716875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu6.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu6.inst        38233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu6.data       530487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.inst       148154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.data       477917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            10624085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                       1389                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       834                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    11112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                    6672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                355584                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 213504                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 355584                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              213504                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs           34                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             1512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             1360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             1480                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             1376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1336                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              841                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              847                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              800                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  53545729000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                11112                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                6672                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   1374                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1375                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1376                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1378                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   1378                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1378                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1378                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1378                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   280                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                   282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                   282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   278                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                   274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         2510                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   226.741036                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   200.135205                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    69.721411                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::32-63          261     10.40%     10.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95           13      0.52%     10.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::96-127           10      0.40%     11.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159            6      0.24%     11.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::160-191           10      0.40%     11.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-223           15      0.60%     12.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::224-255          256     10.20%     22.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287         1939     77.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         2510                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          274                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     40.467153                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    37.263354                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              1      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             4      1.46%      1.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           22      8.03%      9.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          113     41.24%     51.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39           37     13.50%     64.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47           25      9.12%     73.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55           17      6.20%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63           10      3.65%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71           11      4.01%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            3      1.09%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87           10      3.65%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            4      1.46%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            3      1.09%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111            3      1.09%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            6      2.19%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            3      1.09%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::296-303            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::432-439            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          274                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          274                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     24.350365                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    24.292847                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.904655                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             264     96.35%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32               8      2.92%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::40               2      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          274                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                   327706852                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat              516055252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                  35558400                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29491.26                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46441.26                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        6.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        3.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     6.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     3.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.11                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      8.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     31.41                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                    9713                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   5562                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               83.36                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                  24087147.55                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   85.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.memoryStateTime::IDLE   48612685091                       # Time in different power states
system.mem_ctrls0.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT      246087001                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.actEnergy::0           4629139.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::1           4358793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::2                4653936                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::3           4555958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.preEnergy::0                3122832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::1           2940456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::2                3139560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::3                3073464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.readEnergy::0              17189952                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::1              16186560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::2          17134540.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::3          16673779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.writeEnergy::0         8381076.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::1         7829913.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::2         8247951.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::3         8019025.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.actBackEnergy::0       7713515278.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::1       7710815666.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::2       7715345990.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::3       7714883387.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.preBackEnergy::0        85154521152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::1        85156889232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::2        85152915264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::3        85153321056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.totalEnergy::0         119294137495.680008                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::1         119291798688                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::2         119294215308.479996                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::3         119293304736.960007                       # Total energy per rank (pJ)
system.mem_ctrls0.averagePower::0           77.867590                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::1           77.866063                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::2           77.867641                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::3           77.867046                       # Core power per rank (mW)
system.pim_vault_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls5.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls5.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls5.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls5.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.bytes_read::system.pim_sys5.cpu.data      1048576                       # Number of bytes read from this memory
system.pim_vault_ctrls5.bytes_read::total      1048576                       # Number of bytes read from this memory
system.pim_vault_ctrls5.num_reads::system.pim_sys5.cpu.data       262144                       # Number of read requests responded to by this memory
system.pim_vault_ctrls5.num_reads::total       262144                       # Number of read requests responded to by this memory
system.pim_vault_ctrls5.bw_read::system.pim_sys5.cpu.data     19575461                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls5.bw_read::total       19575461                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls5.bw_total::system.pim_sys5.cpu.data     19575461                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls5.bw_total::total      19575461                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls5.readReqs               262144                       # Number of read requests accepted
system.pim_vault_ctrls5.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls5.readBursts             262144                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls5.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls5.bytesReadDRAM         8381632                       # Total number of bytes read from DRAM
system.pim_vault_ctrls5.bytesReadWrQ             6976                       # Total number of bytes read from write queue
system.pim_vault_ctrls5.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls5.bytesReadSys          1048576                       # Total read bytes from the system interface side
system.pim_vault_ctrls5.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls5.servicedByWrQ             218                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls5.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls5.perBankRdBursts::0        32768                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::1        32768                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::2        32742                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::3        32704                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::4        32762                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::5        32768                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::6        32710                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::7        32704                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls5.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls5.totGap           223934321000                       # Total gap between requests
system.pim_vault_ctrls5.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::2         262144                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.rdQLenPdf::0           261926                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.bytesPerActivate::samples       261926                       # Bytes accessed per row activation
system.pim_vault_ctrls5.bytesPerActivate::mean           32                       # Bytes accessed per row activation
system.pim_vault_ctrls5.bytesPerActivate::gmean    32.000000                       # Bytes accessed per row activation
system.pim_vault_ctrls5.bytesPerActivate::32-35       261926    100.00%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls5.bytesPerActivate::total       261926                       # Bytes accessed per row activation
system.pim_vault_ctrls5.totQLat            4696614387                       # Total ticks spent queuing
system.pim_vault_ctrls5.totMemAccLat       9136260087                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls5.totBusLat           838163200                       # Total ticks spent in databus transfers
system.pim_vault_ctrls5.avgQLat              17931.07                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls5.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls5.avgMemAccLat         34881.07                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls5.avgRdBW                156.47                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls5.avgRdBWSys              19.58                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls5.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls5.busUtil                  1.56                       # Data bus utilization in percentage
system.pim_vault_ctrls5.busUtilRead              1.56                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls5.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls5.avgRdQLen                0.67                       # Average read queue length when enqueuing
system.pim_vault_ctrls5.avgWrQLen               28.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls5.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls5.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls5.readRowHitRate           0.00                       # Row buffer hit rate for reads
system.pim_vault_ctrls5.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls5.avgGap              854241.64                       # Average gap between requests
system.pim_vault_ctrls5.pageHitRate              0.00                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls5.memoryStateTime::IDLE  34951109655                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT  13908270600                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.actEnergy::0     40571798.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::1     40522809.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::2     40577241.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::3     40472006.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::0         27369864                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::1         27336816                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::2         27373536                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::3         27302544                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::0    32715571.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::1    32670643.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::2        32712576                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::3    32654668.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::0   3426416.640000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::1   3427246.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::2   3429734.400000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::3   3424757.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::0 7856437187.520000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::1 7856149852.799999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::2 7856354505.599999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::3 7853854239.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::0  85029151056                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::1  85029403104                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::2  85029223584                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::3  85031416800                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::0   119382449959.680008                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::1   119382288537.600006                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::2   119382449243.520004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::3   119381903082.240005                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.averagePower::0     77.925235                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::1     77.925129                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::2     77.925234                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::3     77.924878                       # Core power per rank (mW)
system.mem_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls4.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls4.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls4.atomic_min_count                  0                       # atomic min count
system.mem_ctrls4.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls4.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu0.data        49920                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu1.data        52480                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu2.data        49920                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu3.data        50432                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu4.data        38144                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu5.data        35072                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu6.data        27904                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu7.data        20480                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::total            341248                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls4.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls4.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls4.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls4.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls4.bytes_written::writebacks       210944                       # Number of bytes written to this memory
system.mem_ctrls4.bytes_written::total         210944                       # Number of bytes written to this memory
system.mem_ctrls4.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu0.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu1.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu2.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu3.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu4.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu5.data          137                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu6.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu7.data           80                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::total               1333                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_writes::writebacks          824                       # Number of write requests responded to by this memory
system.mem_ctrls4.num_writes::total               824                       # Number of write requests responded to by this memory
system.mem_ctrls4.bw_read::system.cpu0.dtb.walker         9558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu0.inst        28675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu0.data       931937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu1.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu1.inst        90804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu1.data       979729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu2.data       931937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu3.data       941496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu4.data       712096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu5.data       654746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu6.inst        43012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu6.data       520929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu7.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu7.inst       133817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu7.data       382333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::total              6370627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_inst_read::system.cpu0.inst        28675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_inst_read::system.cpu1.inst        90804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_inst_read::system.cpu6.inst        43012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_inst_read::system.cpu7.inst       133817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_inst_read::total          296308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::writebacks        3938032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::total             3938032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_total::writebacks        3938032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu0.dtb.walker         9558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu0.inst        28675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu0.data       931937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu1.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu1.inst        90804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu1.data       979729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu2.data       931937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu3.data       941496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu4.data       712096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu5.data       654746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu6.inst        43012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu6.data       520929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu7.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu7.inst       133817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu7.data       382333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::total            10308660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.readReqs                       1333                       # Number of read requests accepted
system.mem_ctrls4.writeReqs                       824                       # Number of write requests accepted
system.mem_ctrls4.readBursts                    10664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls4.writeBursts                    6592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls4.bytesReadDRAM                341248                       # Total number of bytes read from DRAM
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls4.bytesWritten                 211520                       # Total number of bytes written to DRAM
system.mem_ctrls4.bytesReadSys                 341248                       # Total read bytes from the system interface side
system.mem_ctrls4.bytesWrittenSys              210944                       # Total written bytes from the system interface side
system.mem_ctrls4.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls4.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls4.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls4.perBankRdBursts::0             1344                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::1             1224                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::2             1296                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::3             1424                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::4             1352                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::5             1312                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::6             1288                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::7             1424                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::0              800                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::1              792                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::2              792                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::3              850                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::4              848                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::5              816                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::6              839                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::7              873                       # Per bank write bursts
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls4.totGap                  53550799000                       # Total gap between requests
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::5                10664                       # Read request sizes (log2)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::5                6592                       # Write request sizes (log2)
system.mem_ctrls4.rdQLenPdf::0                   1323                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::1                   1323                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::2                   1324                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::3                   1324                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::4                   1324                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::5                   1325                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::6                   1326                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::7                   1327                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::8                     10                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::9                     10                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::13                     8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::14                     7                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::15                     6                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::15                   270                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::16                   270                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::17                   270                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::18                   270                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::19                   272                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::20                   272                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::21                   272                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::22                   272                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::23                   274                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::24                   274                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::25                   275                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::26                   276                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::27                   276                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::28                   276                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::29                   279                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::30                   280                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::31                   280                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::32                   280                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::33                   279                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::34                   278                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::35                   276                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::36                   276                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::37                   273                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::38                   272                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.bytesPerActivate::samples         2442                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::mean   226.437346                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::gmean   199.202284                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::stdev    70.326647                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::32-63          264     10.81%     10.81% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::64-95           10      0.41%     11.22% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::96-127            8      0.33%     11.55% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::160-191            8      0.33%     11.88% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::192-223           11      0.45%     12.33% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::224-255          262     10.73%     23.05% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::256-287         1879     76.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::total         2442                       # Bytes accessed per row activation
system.mem_ctrls4.rdPerTurnAround::samples          274                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::mean     38.861314                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::gmean    33.266208                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::stdev    28.113632                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::8-11             3      1.09%      1.09% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::16-19           21      7.66%      8.76% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::24-27          103     37.59%     46.35% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::32-35           48     17.52%     63.87% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::40-43           27      9.85%     73.72% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::48-51           19      6.93%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::56-59           16      5.84%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::64-67           13      4.74%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::72-75            3      1.09%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::80-83            7      2.55%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::88-91            3      1.09%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::96-99            4      1.46%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::104-107            1      0.36%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::128-131            3      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::160-163            1      0.36%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::240-243            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::248-251            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::total          274                       # Reads before turning the bus around for writes
system.mem_ctrls4.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::mean     24.058182                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::gmean    24.020489                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::stdev     1.365729                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::16               2      0.73%      0.73% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::20               3      1.09%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::24             264     96.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::28               1      0.36%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::32               5      1.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::total          275                       # Writes before turning the bus around for reads
system.mem_ctrls4.totQLat                   309728264                       # Total ticks spent queuing
system.mem_ctrls4.totMemAccLat              490483064                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls4.totBusLat                  34124800                       # Total ticks spent in databus transfers
system.mem_ctrls4.avgQLat                    29044.29                       # Average queueing delay per DRAM burst
system.mem_ctrls4.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls4.avgMemAccLat               45994.29                       # Average memory access latency per DRAM burst
system.mem_ctrls4.avgRdBW                        6.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBW                        3.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls4.avgRdBWSys                     6.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBWSys                     3.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls4.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls4.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls4.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls4.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls4.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls4.avgWrQLen                     30.25                       # Average write queue length when enqueuing
system.mem_ctrls4.readRowHits                    9319                       # Number of row buffer hits during reads
system.mem_ctrls4.writeRowHits                   5514                       # Number of row buffer hits during writes
system.mem_ctrls4.readRowHitRate                87.39                       # Row buffer hit rate for reads
system.mem_ctrls4.writeRowHitRate               83.65                       # Row buffer hit rate for writes
system.mem_ctrls4.avgGap                  24826517.85                       # Average gap between requests
system.mem_ctrls4.pageHitRate                   85.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls4.memoryStateTime::IDLE   48616162941                       # Time in different power states
system.mem_ctrls4.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT      242466151                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls4.actEnergy::0           4296499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::1           4504550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::2                4200336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::3           4501526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.preEnergy::0                2898432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::1                3038784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::2                2833560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::3                3036744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.readEnergy::0          15691353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::1          16532505.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::2          15406310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::3          16484083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.writeEnergy::0         7889633.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::1         8072110.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::2         7607623.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::3              8055936                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.actBackEnergy::0       7712450919.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::1       7714417337.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::2       7710730030.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::3       7714632824.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.preBackEnergy::0        85155454800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::1        85153729872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::2        85156964352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::3       85153540848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.totalEnergy::0         119291459703.360001                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::1         119293073225.279999                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::2         119290520278.080002                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::3         119293030028.160019                       # Total energy per rank (pJ)
system.mem_ctrls4.averagePower::0           77.865842                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::1           77.866895                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::2           77.865229                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::3           77.866867                       # Core power per rank (mW)
system.pim_vault_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls6.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls6.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls6.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls6.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.bytes_written::system.pim_sys6.cpu.data       524288                       # Number of bytes written to this memory
system.pim_vault_ctrls6.bytes_written::total       524288                       # Number of bytes written to this memory
system.pim_vault_ctrls6.num_writes::system.pim_sys6.cpu.data       131072                       # Number of write requests responded to by this memory
system.pim_vault_ctrls6.num_writes::total       131072                       # Number of write requests responded to by this memory
system.pim_vault_ctrls6.bw_write::system.pim_sys6.cpu.data      9787731                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls6.bw_write::total       9787731                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls6.bw_total::system.pim_sys6.cpu.data      9787731                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.bw_total::total       9787731                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls6.writeReqs              131072                       # Number of write requests accepted
system.pim_vault_ctrls6.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls6.writeBursts            131072                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls6.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls6.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls6.bytesWritten           528928                       # Total number of bytes written to DRAM
system.pim_vault_ctrls6.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls6.bytesWrittenSys        524288                       # Total written bytes from the system interface side
system.pim_vault_ctrls6.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls6.mergedWrBursts         114543                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls6.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::0         2057                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::1         2076                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::2         2059                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::3         2075                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::4         2055                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::5         2069                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::6         2060                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::7         2078                       # Per bank write bursts
system.pim_vault_ctrls6.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls6.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls6.totGap           165629115000                       # Total gap between requests
system.pim_vault_ctrls6.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::2        131072                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::15             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::16             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::17             922                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::18             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::19             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::20             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::21             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::22             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::23             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::24             919                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::25             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::26             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::27             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::28             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::29             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::30             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::31             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::32             918                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.bytesPerActivate::samples         3099                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::mean   170.676993                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::gmean   132.466449                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::stdev    95.608411                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::32-63          449     14.49%     14.49% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::64-95          646     20.85%     35.33% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::96-127          105      3.39%     38.72% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::128-159           56      1.81%     40.53% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::160-191           51      1.65%     42.17% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::192-223           54      1.74%     43.92% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::224-255          234      7.55%     51.47% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::256-287         1504     48.53%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::total         3099                       # Bytes accessed per row activation
system.pim_vault_ctrls6.rdPerTurnAround::samples          918                       # Reads before turning the bus around for writes
system.pim_vault_ctrls6.rdPerTurnAround::0          918    100.00%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls6.rdPerTurnAround::total          918                       # Reads before turning the bus around for writes
system.pim_vault_ctrls6.wrPerTurnAround::samples          918                       # Writes before turning the bus around for reads
system.pim_vault_ctrls6.wrPerTurnAround::mean    18.005447                       # Writes before turning the bus around for reads
system.pim_vault_ctrls6.wrPerTurnAround::gmean    18.005301                       # Writes before turning the bus around for reads
system.pim_vault_ctrls6.wrPerTurnAround::stdev     0.073640                       # Writes before turning the bus around for reads
system.pim_vault_ctrls6.wrPerTurnAround::18          913     99.46%     99.46% # Writes before turning the bus around for reads
system.pim_vault_ctrls6.wrPerTurnAround::19            5      0.54%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls6.wrPerTurnAround::total          918                       # Writes before turning the bus around for reads
system.pim_vault_ctrls6.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls6.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls6.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls6.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls6.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls6.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls6.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBW                  9.87                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls6.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBWSys               9.79                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls6.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls6.busUtil                  0.10                       # Data bus utilization in percentage
system.pim_vault_ctrls6.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls6.busUtilWrite             0.10                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls6.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls6.avgWrQLen               28.15                       # Average write queue length when enqueuing
system.pim_vault_ctrls6.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls6.writeRowHits            13430                       # Number of row buffer hits during writes
system.pim_vault_ctrls6.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls6.writeRowHitRate         81.25                       # Row buffer hit rate for writes
system.pim_vault_ctrls6.avgGap             1263649.86                       # Average gap between requests
system.pim_vault_ctrls6.pageHitRate             81.25                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls6.memoryStateTime::IDLE  48388780243                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::REF   4706721000                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT    470600012                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.actEnergy::0     977961.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::1     915062.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::2           931392                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::3     914457.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::0           659736                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::1           617304                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::2           628320                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::3           616896                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::0   3427246.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::1   3433466.880000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::2   3416878.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::3   3424757.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::0 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::1 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::2 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::3 26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::0 7681459317.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::1 7677543389.760000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::2 7680117692.160000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::3 7678439320.320001                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::0  85182640416                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::1  85186075440                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::2  85183817280                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::3  85185289536                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::0   119261942742.720001                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::1   119261362728.959991                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::2   119261689628.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::3   119261463033.600006                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.averagePower::0     77.846575                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::1     77.846197                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::2     77.846410                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::3     77.846262                       # Core power per rank (mW)
system.pim_sys0.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys0.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys0.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys0.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys0.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.inst       382052                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.data       116600                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu0.data            1                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::total       498653                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::system.pim_sys0.cpu.inst       382052                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::total       382052                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_written::system.pim_sys0.cpu.data        32273                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu0.data            6                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::total        32280                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.inst        95513                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.data        34111                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu0.data            1                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::total       129625                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.pim_sys0.cpu.data        10549                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu0.data            3                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::total        10553                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.inst      7132382                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.data      2176760                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu0.data           19                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::total      9309161                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::system.pim_sys0.cpu.inst      7132382                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::total      7132382                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.pim_sys0.cpu.data       602492                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu0.data          112                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu7.data           19                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::total       602623                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.inst      7132382                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.data      2779253                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu0.data          131                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu7.data           19                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::total      9911784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls1.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls1.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls1.atomic_min_count                  0                       # atomic min count
system.mem_ctrls1.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls1.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu0.data        49920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu1.data        52224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu2.data        49664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu3.data        49920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu4.data        38912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu5.data        36864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu6.data        27392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu7.data        22272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            343296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       213504                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         213504                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu0.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu1.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu2.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu3.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu4.data          152                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu5.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu6.data          107                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu7.data           87                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1341                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks          834                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               834                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::system.cpu0.inst         9558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu0.data       931937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu1.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu1.inst       109921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu1.data       974950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu2.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu2.data       927158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu3.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu3.data       931937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu4.inst         9558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu4.data       726433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu5.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu5.data       688200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu6.inst        23896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu6.data       511371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu7.inst       129037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu7.data       415787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              6408861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu0.inst         9558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu1.inst       109921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu2.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu4.inst         9558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu5.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu6.inst        23896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu7.inst       129037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          291529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks        3985824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             3985824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks        3985824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu0.inst         9558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu0.data       931937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu1.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu1.inst       109921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu1.data       974950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu2.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu2.data       927158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu3.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu3.data       931937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu4.inst         9558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu4.data       726433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu5.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu5.data       688200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu6.inst        23896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu6.data       511371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu7.inst       129037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu7.data       415787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            10394685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                       1341                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       834                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    10728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                    6672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                343296                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 213504                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 343296                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              213504                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             1384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             1288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             1320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             1296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             1408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             1288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              824                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  53680720000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                10728                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                6672                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   1332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1334                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1334                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   284                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   284                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                   283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                   282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                   278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                   275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         2457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   226.617827                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   199.393939                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    70.244414                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::32-63          267     10.87%     10.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            6      0.24%     11.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::96-127            6      0.24%     11.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159            8      0.33%     11.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::160-191            4      0.16%     11.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-223            8      0.33%     12.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::224-255          261     10.62%     22.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287         1897     77.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         2457                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          276                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.637681                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    29.514358                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             4      1.45%      1.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           20      7.25%      9.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          119     43.12%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39           33     11.96%     64.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47           23      8.33%     72.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55           22      7.97%     80.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63           19      6.88%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71           11      3.99%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            5      1.81%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87            5      1.81%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95            2      0.72%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103            1      0.36%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111            2      0.72%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            2      0.72%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.72%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.36%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.36%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-247            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::264-271            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          276                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          276                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     24.173913                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    24.116864                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.720097                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2      0.72%      0.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      0.72%      1.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.72%      2.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             259     93.84%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.36%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               1      0.36%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32               9      3.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          276                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                   321418908                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat              503258508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                  34329600                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29960.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46910.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        6.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        3.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     6.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     3.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     31.26                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                    9377                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   5566                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                87.41                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               83.42                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                  24680790.80                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   85.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.memoryStateTime::IDLE   48612560553                       # Time in different power states
system.mem_ctrls1.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT      246819702                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.actEnergy::0           4390243.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::1           4280774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::2           4425926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::3           4515436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.preEnergy::0                2961672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::1                2887824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::2                2985744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::3                3046128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.readEnergy::0          16282406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::1          15792691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::2          16178572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::3          16553971.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.writeEnergy::0         8015708.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::1         7707156.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::2         7975895.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::3         7963038.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.actBackEnergy::0       7711733759.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::1       7710162528.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::2         7713374976                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::3       7714347678.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.preBackEnergy::0       85156083888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::1        85157462160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::2        85154644224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::3        85153790976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.totalEnergy::0         119292245742.720001                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::1         119291071200.960007                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::2         119292363404.160004                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::3         119292995295.360001                       # Total energy per rank (pJ)
system.mem_ctrls1.averagePower::0           77.866355                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::1           77.865588                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::2           77.866432                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::3           77.866844                       # Core power per rank (mW)
system.pim_sys2.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys2.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys2.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys2.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys2.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys4.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys4.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys4.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys4.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys4.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys4.pim_memory.bytes_read::system.pim_sys4.cpu.inst     46454892                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.pim_sys4.cpu.data     21687160                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu0.data       177570                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu1.data       177624                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu2.data       177357                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu3.data       177190                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu4.data       177870                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu5.data       177716                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu6.data       177850                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.cpu7.data       178172                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::total     69563401                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_inst_read::system.pim_sys4.cpu.inst     46454892                       # Number of instructions bytes read from this memory
system.pim_sys4.pim_memory.bytes_inst_read::total     46454892                       # Number of instructions bytes read from this memory
system.pim_sys4.pim_memory.bytes_written::system.pim_sys4.cpu.data      2928975                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu0.data        32738                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu1.data        32784                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu2.data        32777                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu3.data        32766                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu4.data        32780                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu5.data        32776                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu6.data        32740                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::system.cpu7.data        32796                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.bytes_written::total      3191132                       # Number of bytes written to this memory
system.pim_sys4.pim_memory.num_reads::system.pim_sys4.cpu.inst     11613723                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.pim_sys4.cpu.data      5735662                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu0.data        72418                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu1.data        72420                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu2.data        72291                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu3.data        72212                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu4.data        72547                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu5.data        72470                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu6.data        72557                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.cpu7.data        72688                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::total     17928988                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.pim_sys4.cpu.data       921952                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu0.data        16369                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu1.data        16392                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu2.data        16389                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu3.data        16383                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu4.data        16390                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu5.data        16388                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu6.data        16370                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::system.cpu7.data        16398                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.num_writes::total      1053031                       # Number of write requests responded to by this memory
system.pim_sys4.pim_memory.bw_read::system.pim_sys4.cpu.inst    867248472                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.pim_sys4.cpu.data    404869230                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu0.data      3314986                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu1.data      3315994                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu2.data      3311009                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu3.data      3307892                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu4.data      3320586                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu5.data      3317711                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu6.data      3320213                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.cpu7.data      3326224                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::total   1298652318                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_inst_read::system.pim_sys4.cpu.inst    867248472                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_inst_read::total    867248472                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.pim_sys4.cpu.data     54679905                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu0.data       611173                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu1.data       612032                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu2.data       611901                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu3.data       611696                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu4.data       611957                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu5.data       611883                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu6.data       611210                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::system.cpu7.data       612256                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_write::total     59574013                       # Write bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.pim_sys4.cpu.inst    867248472                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.pim_sys4.cpu.data    459549135                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu0.data      3926159                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu1.data      3928026                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu2.data      3922911                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu3.data      3919588                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu4.data      3932544                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu5.data      3929594                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu6.data      3931424                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.cpu7.data      3938480                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::total   1358226332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls3.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls3.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls3.atomic_min_count                  0                       # atomic min count
system.mem_ctrls3.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls3.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu0.data        50432                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu1.data        51200                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu2.data        49408                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu3.data        50432                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu4.data        40704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu5.data        34304                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu6.data        29440                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu7.data        20480                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            343552                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks       213248                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         213248                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu0.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu1.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu2.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu3.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu4.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu5.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu6.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu7.data           80                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1342                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks          833                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               833                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::system.cpu0.inst        19117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu0.data       941496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu1.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu1.inst       109921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu1.data       955833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu2.dtb.walker         9558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu2.data       922379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu3.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu3.inst         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu3.data       941496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu4.data       759887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu5.data       640408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu6.inst        57350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu6.data       549604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu7.dtb.walker         4779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu7.inst       105142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu7.data       382333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              6413640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu0.inst        19117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu1.inst       109921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu3.inst         4779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu6.inst        57350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu7.inst       105142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total          296308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks        3981045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total             3981045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks        3981045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu0.inst        19117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu0.data       941496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu1.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu1.inst       109921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu1.data       955833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu2.dtb.walker         9558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu2.data       922379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu3.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu3.inst         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu3.data       941496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu4.data       759887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu5.data       640408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu6.inst        57350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu6.data       549604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.dtb.walker         4779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.inst       105142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.data       382333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            10394685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                       1342                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                       833                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    10736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                    6664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                343552                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                 212736                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 343552                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys              213248                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             1464                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             1360                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             1272                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             1272                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             1376                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             1224                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             1296                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             1472                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0              864                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              816                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              832                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              768                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              888                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              776                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              817                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              887                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  53677606000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                10736                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                6664                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   1329                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   1329                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   1330                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   1330                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   1330                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1330                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                   1331                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                   1334                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   269                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   269                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   270                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   270                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   270                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   271                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   271                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   271                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   274                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   275                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   278                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   279                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   280                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   285                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   290                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   290                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   289                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                   286                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                   285                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                   284                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                   282                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                   277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                   272                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         2463                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   225.857897                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   199.063208                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    70.319066                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::32-63          255     10.35%     10.35% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-95           19      0.77%     11.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::96-127           15      0.61%     11.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-159            5      0.20%     11.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::160-191           13      0.53%     12.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-223           18      0.73%     13.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::224-255          251     10.19%     23.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-287         1887     76.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         2463                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          274                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     38.802920                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    27.074673                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-3              1      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::8-11             3      1.09%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-19           24      8.76%     10.22% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-27          103     37.59%     47.81% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-35           51     18.61%     66.42% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-43           17      6.20%     72.63% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-51           18      6.57%     79.20% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-59           19      6.93%     86.13% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-67            9      3.28%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-75            6      2.19%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-83            5      1.82%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::88-91            4      1.46%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-99            4      1.46%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::104-107            1      0.36%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-115            3      1.09%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::120-123            1      0.36%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-131            2      0.73%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::168-171            2      0.73%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::216-219            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          274                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          274                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     24.262774                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    24.178024                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     2.090516                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               3      1.09%      1.09% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18               1      0.36%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               2      0.73%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.36%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               1      0.36%      2.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24             251     91.61%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::29               1      0.36%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::32              14      5.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          274                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                   329414340                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat              511389540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                  34355200                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    30683.15                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47633.15                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        6.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        3.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     6.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     3.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      8.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     30.65                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                    9376                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   5545                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                87.33                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               83.21                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                  24679359.08                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   85.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.memoryStateTime::IDLE   48612617332                       # Time in different power states
system.mem_ctrls3.memoryStateTime::REF     4706721000                       # Time in different power states
system.mem_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT      246762923                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.actEnergy::0           4465843.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::1           4189449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::2                4266864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::3           4392662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.preEnergy::0                3012672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::1           2826216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::2                2878440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::3                2963304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.readEnergy::0          16525516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::1          15475699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::2          15606988.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::3          15957926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.writeEnergy::0         8035614.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::1         7610941.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::2         7710474.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::3         7830328.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::0       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::1       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::2       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::3       26392778065.920002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.actBackEnergy::0       7712460276.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::1       7710394541.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::2       7711856167.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::3       7713987675.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls3.preBackEnergy::0        85155446592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::1        85157258640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::2        85155976512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::3       85154106768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.totalEnergy::0         119292724581.119995                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::1         119290533553.919998                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::2         119291073512.639999                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::3         119292016730.880005                       # Total energy per rank (pJ)
system.mem_ctrls3.averagePower::0           77.866668                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::1           77.865238                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::2           77.865590                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::3           77.866206                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq             2549591                       # Transaction distribution
system.membus.trans_dist::ReadResp            2549591                       # Transaction distribution
system.membus.trans_dist::WriteReq            1179719                       # Transaction distribution
system.membus.trans_dist::WriteResp           1179719                       # Transaction distribution
system.membus.trans_dist::Writeback              6697                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              253                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              97                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               84                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      7465803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7466089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7466089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     13478829                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13479401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13479401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq   1274795500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   2715069000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq   1179719000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp    589859500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    110500500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       126999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       125499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        48500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq          999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq        43500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp      1386000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq       123448                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp       182467                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq        37133                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp        62236                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          590                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     29516134                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     51122495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq      9504986                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp     17813500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       793636                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp        12500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         7499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        38000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                        161527                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                       244709                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                   3718491                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                       160028                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime              38854129                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                  3718491                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                      244135                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime             68546000                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            39822255                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           68986495                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              410                       # Total snoops (count)
system.membus.snoop_fanout::samples             17964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17964                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               92500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 143                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          2565013000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             3736045                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         3306363000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.respLayer3.succeeded            3729491                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq            2549490                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp           2549490                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq           1179677                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp          1179677                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             6697                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              75                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             97                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq               84                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp              84                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls0.port          958                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls1.port          942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls2.port          902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls3.port          881                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls4.port          842                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls5.port          848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls6.port          897                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls7.port          879                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys0.s2p.slave            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys4.s2p.slave       354110                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys5.s2p.slave       716104                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys6.s2p.slave       263976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys7.s2p.slave       525008                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      1866350                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls0.port          943                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls1.port          851                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls2.port          936                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls3.port          925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls4.port          923                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls5.port          944                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls6.port          817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls7.port         1003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys0.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys4.s2p.slave       355762                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys5.s2p.slave       711890                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys6.s2p.slave       262332                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys7.s2p.slave       528974                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      1866301                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls0.port          953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls1.port          871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls2.port          855                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls3.port          842                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls4.port          881                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls5.port          914                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls6.port          871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls7.port          819                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys0.s2p.slave            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys4.s2p.slave       357028                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys5.s2p.slave       713354                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys6.s2p.slave       261038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys7.s2p.slave       527924                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      1866356                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls0.port          826                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls1.port          864                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls2.port          809                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls3.port          883                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls4.port          866                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls5.port          899                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls6.port          900                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls7.port          867                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys4.s2p.slave       354464                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys5.s2p.slave       717798                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys6.s2p.slave       263694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys7.s2p.slave       523516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      1866386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               7465393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls0.port       146432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls1.port       148480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls2.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls3.port       139264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls4.port       133632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls5.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls6.port       144384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls7.port       136448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys0.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys4.s2p.slave       419080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys5.s2p.slave       848547                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys6.s2p.slave       329106                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys7.s2p.slave       656139                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      3374665                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls0.port       149504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls1.port       133376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls2.port       144896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls3.port       145152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls4.port       143104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls5.port       151296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls6.port       130304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls7.port       158208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys0.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys4.s2p.slave       421812                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys5.s2p.slave       842030                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys6.s2p.slave       327159                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys7.s2p.slave       661255                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      3408097                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls0.port       145664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls1.port       139264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls2.port       136960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls3.port       132864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls4.port       139008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls5.port       144128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls6.port       138240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls7.port       127488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys0.s2p.slave            6                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys4.s2p.slave       422443                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys5.s2p.slave       842703                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys6.s2p.slave       326243                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys7.s2p.slave       660145                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      3355156                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls0.port       127488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls1.port       135680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls2.port       129280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls3.port       139520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls4.port       136448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls5.port       141568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls6.port       140800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls7.port       136960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys4.s2p.slave       420171                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys5.s2p.slave       850151                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys6.s2p.slave       330677                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys7.s2p.slave       652168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      3340911                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               13478829                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq   2756665543                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   6195759855                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq   2435362092                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp   1634236000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     62949000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq       104600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        30400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       136903                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq       116800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp       821962                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq       120591                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp         1249                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq        29402                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp          368                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq     39062298                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp      4932901                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq      9957199                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp      1645000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         2800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         1400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         1800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp          900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                       150004                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                        1618                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                  3718491                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                      149987                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime             49007097                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                 3718491                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                       1354                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime             6244000                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime           49025897                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime           6578801                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy            9829400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               2257                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy            9725000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               2181                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy            9689800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               2167                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy            9718800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               2182                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy            9626800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               2168                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy            9909000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               2227                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy            9841200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               2168                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy            9804800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               2204                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy               9800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded                  5                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.succeeded                  0                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy         896348483                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             1.7                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded            710682                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy        1802029281                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             3.4                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           1429573                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy         825657088                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             1.5                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded            525520                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy        1653038983                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             3.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           1052711                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        1958709209                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             3.7                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            932339                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        1958602247                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             3.7                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            932289                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        1956403011                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             3.7                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            932345                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        1957240253                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             3.7                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            932375                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq      2549490                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp      2549490                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq      1179677                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp      1179677                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         6697                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           75                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           22                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           97                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq           84                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp           84                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      1866350                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      1866301                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      1866356                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      1866386                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      7465393                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      3374665                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      3408097                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      3355156                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      3340911                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     13478829                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq   2039592000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   2327636600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq   1061709300                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp    943741600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     26788000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        60000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        17600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        77600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq        67200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp       336000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        41526                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp        14568                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            2                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     25074277                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp      9070443                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         3800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp         8000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 56098                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess            3718491                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess           3718491                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                55675                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime      33876520                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     34156520                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    781971400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       934011                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    782183400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          1.5                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       934012                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    782117200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          1.5                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       934011                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    781962100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          1.5                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       934011                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   3271791800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          6.1                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      3729348                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2571603                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2571601                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq           1179719                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp          1179719                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             4487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             282                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            545                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             491                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       936168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side          470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       934966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side          444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       935502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side          450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       935605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side          452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       937040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side          440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         1280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       936916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side          442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         1654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       937653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side          446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       938463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side          506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7507415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       170496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1907654                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side          940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       155648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1950956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side          888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       156928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1941585                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side          900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       157440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1939121                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side          904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       163072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      2036970                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side          880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       163840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2074040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side          884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       211712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      2185896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side          892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       282880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      2325995                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         1012                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17831593                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1285836928                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   3502711656                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq   1179719998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp    589876453                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    145829995                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       141998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       132997                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        71495                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         7999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq       248993                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     11709477                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        95270                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          560                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq        29115                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          301                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           42                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           32                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            8                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            3                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          126                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           21                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    197432493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      6630874                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq     52153500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     10484974                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       913500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       803500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       133000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq        59500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2555495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       225485                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       125033                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         589                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                  3718491                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                      120587                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime            192968500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                 3718491                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          264402962                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           6989359                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            1818                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            38226                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                 38226    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38226                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2611927408                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3756860                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          21658960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               666                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy         491195896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            468123                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy            237993                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded               235                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          19793417                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               608                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy         494796388                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            467490                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy            223497                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded               222                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         19936452                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              613                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy        493447906                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           467760                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy           228992                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded              225                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         19998960                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              615                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy        494665385                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           467836                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy           229992                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded              226                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         20715947                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded              637                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy        494269881                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           468349                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy           222994                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded              220                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         20821430                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              640                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy        495122883                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           468233                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy           225990                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded              221                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         26889972                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded              827                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy        497554875                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           468415                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy           228489                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded              223                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         35958891                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1105                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy        501778353                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           468616                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6499                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy           255994                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded              253                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys0.itlb.tlb_access                 95513                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys0.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.dtlb.tlb_access                 44660                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys0.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys0.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.itb.hits                        0                       # DTB hits
system.pim_sys0.cpu.itb.misses                      0                       # DTB misses
system.pim_sys0.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.numCycles              1635142201                       # number of cpu cycles simulated
system.pim_sys0.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys0.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys0.cpu.committedInsts              95510                       # Number of instructions committed
system.pim_sys0.cpu.committedOps                95517                       # Number of ops (including micro ops) committed
system.pim_sys0.cpu.num_int_alu_accesses        76920                       # Number of integer alu accesses
system.pim_sys0.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys0.cpu.num_func_calls                  3                       # number of times a function call or return occured
system.pim_sys0.cpu.num_conditional_control_insts        11780                       # number of instructions that are conditional controls
system.pim_sys0.cpu.num_int_insts               76920                       # number of integer instructions
system.pim_sys0.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys0.cpu.num_int_register_reads       136461                       # number of times the integer registers were read
system.pim_sys0.cpu.num_int_register_writes        54590                       # number of times the integer registers were written
system.pim_sys0.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys0.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys0.cpu.num_cc_register_reads       388884                       # number of times the CC registers were read
system.pim_sys0.cpu.num_cc_register_writes        61386                       # number of times the CC registers were written
system.pim_sys0.cpu.num_mem_refs                44660                       # number of memory refs
system.pim_sys0.cpu.num_load_insts              34111                       # Number of load instructions
system.pim_sys0.cpu.num_store_insts             10549                       # Number of store instructions
system.pim_sys0.cpu.num_idle_cycles      1632065501.611965                       # Number of idle cycles
system.pim_sys0.cpu.num_busy_cycles      3076699.388035                       # Number of busy cycles
system.pim_sys0.cpu.not_idle_fraction        0.001882                       # Percentage of non-idle cycles
system.pim_sys0.cpu.idle_fraction            0.998118                       # Percentage of idle cycles
system.pim_sys0.cpu.Branches                    18601                       # Number of branches fetched
system.pim_sys0.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntAlu            50857     53.24%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntMult               0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntDiv                0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatAdd              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCmp              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCvt              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatMult             0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatDiv              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatSqrt             0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAdd               0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAddAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAlu               0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCmp               0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCvt               0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMisc              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMult              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMultAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShift             0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShiftAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdSqrt              0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAdd            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAlu            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCmp            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCvt            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatDiv            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMisc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMult            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMultAcc            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatSqrt            0      0.00%     53.24% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemRead           34111     35.71%     88.96% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemWrite          10549     11.04%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::total             95517                       # Class of executed instruction
system.pim_sys0.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys0.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys0.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::0         5356    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys0.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys0.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::0         5356    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys0.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys0.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys0.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys0.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys0.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::0         5356    100.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::0         5356    100.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys0.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::0            5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::0           5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys0.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys0.pimbus.trans_dist::ReadReq       129625                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::ReadResp       129624                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteReq        10553                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteResp        10553                       # Transaction distribution
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port        89320                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::total        89320                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port       191025                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::total       191025                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port           10                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::total           10                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count::total        280355                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port       148873                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::total       148873                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port       382048                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::total       382048                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size::total         530929                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadReq     64812500                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadResp    138058400                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteReq     10553000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteResp      7386900                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadReq        52717                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadResp        87453                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteReq            4                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadReq      5273500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadResp     42918400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteReq         2000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteResp          200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.failedReq                52721                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys0.pimbus.failedResp               87454                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys0.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys0.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys0.pimbus.pimReqSuccess                5                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys0.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys0.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys0.pimbus.pimRespSuccess               5                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys0.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys0.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys0.pimbus.totalReqDelayedTime      5275500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys0.pimbus.totalRespDelayedTime     42918600                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys0.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer2.occupancy     75365500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer2.succeeded       140178                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer1.occupancy     47820100                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer1.succeeded        44660                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer2.occupancy     97621200                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer2.utilization          0.2                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer2.succeeded        95512                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer4.occupancy         4000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer4.succeeded            5                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys1.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys1.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys1.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.itb.hits                        0                       # DTB hits
system.pim_sys1.cpu.itb.misses                      0                       # DTB misses
system.pim_sys1.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys1.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys1.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys1.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys1.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys1.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys1.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys1.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys1.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys1.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys1.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys1.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys1.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys1.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys1.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys1.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys1.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys1.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys1.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys1.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys1.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys1.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys1.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys1.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys1.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys1.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::0         5356    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys1.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys1.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::0         5356    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys1.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys1.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys1.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys1.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::0         5356    100.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::0         5356    100.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys1.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::0            5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::0           5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys1.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys1.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys1.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys1.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys1.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys1.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys1.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys1.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys1.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys1.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys1.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys1.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys1.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys2.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys2.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys2.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.itb.hits                        0                       # DTB hits
system.pim_sys2.cpu.itb.misses                      0                       # DTB misses
system.pim_sys2.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys2.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys2.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys2.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys2.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys2.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys2.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys2.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys2.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys2.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys2.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys2.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys2.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys2.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys2.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys2.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys2.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys2.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys2.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys2.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys2.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys2.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys2.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys2.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys2.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys2.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::0         5356    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys2.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys2.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::0         5356    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys2.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys2.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys2.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys2.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::0         5356    100.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::0         5356    100.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys2.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::0            5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::0           5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys2.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys2.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys2.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys2.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys2.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys2.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys2.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys2.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys2.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys2.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys2.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys2.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys2.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys3.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys3.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys3.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.itb.hits                        0                       # DTB hits
system.pim_sys3.cpu.itb.misses                      0                       # DTB misses
system.pim_sys3.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys3.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys3.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys3.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys3.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys3.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys3.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys3.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys3.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys3.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys3.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys3.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys3.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys3.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys3.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys3.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys3.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys3.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys3.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys3.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys3.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys3.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys3.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys3.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys3.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys3.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::0         5356    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys3.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys3.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::0         5356    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys3.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys3.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys3.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys3.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::0         5356    100.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::0         5356    100.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys3.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::0            5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::0           5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys3.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys3.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys3.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys3.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys3.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys3.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys3.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys3.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys3.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys3.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys3.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys3.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys3.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys4.itlb.tlb_access              11613723                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys4.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.dtlb.tlb_access               6788686                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_dyn_access            131072                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys4.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys4.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys4.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.itb.hits                        0                       # DTB hits
system.pim_sys4.cpu.itb.misses                      0                       # DTB misses
system.pim_sys4.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.numCycles                35534613                       # number of cpu cycles simulated
system.pim_sys4.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys4.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys4.cpu.committedInsts           11365382                       # Number of instructions committed
system.pim_sys4.cpu.committedOps             11365398                       # Number of ops (including micro ops) committed
system.pim_sys4.cpu.num_int_alu_accesses     10270987                       # Number of integer alu accesses
system.pim_sys4.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys4.cpu.num_func_calls                  7                       # number of times a function call or return occured
system.pim_sys4.cpu.num_conditional_control_insts       884003                       # number of instructions that are conditional controls
system.pim_sys4.cpu.num_int_insts            10270987                       # number of integer instructions
system.pim_sys4.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys4.cpu.num_int_register_reads     18986344                       # number of times the integer registers were read
system.pim_sys4.cpu.num_int_register_writes      8465032                       # number of times the integer registers were written
system.pim_sys4.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys4.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys4.cpu.num_cc_register_reads     51696393                       # number of times the CC registers were read
system.pim_sys4.cpu.num_cc_register_writes      5662748                       # number of times the CC registers were written
system.pim_sys4.cpu.num_mem_refs              6788686                       # number of memory refs
system.pim_sys4.cpu.num_load_insts            5866734                       # Number of load instructions
system.pim_sys4.cpu.num_store_insts            921952                       # Number of store instructions
system.pim_sys4.cpu.num_idle_cycles      23748102.146491                       # Number of idle cycles
system.pim_sys4.cpu.num_busy_cycles      11786510.853509                       # Number of busy cycles
system.pim_sys4.cpu.not_idle_fraction        0.331691                       # Percentage of non-idle cycles
system.pim_sys4.cpu.idle_fraction            0.668309                       # Percentage of idle cycles
system.pim_sys4.cpu.Branches                  1094416                       # Number of branches fetched
system.pim_sys4.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::IntAlu          4576712     40.27%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::IntMult               0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::IntDiv                0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatAdd              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCmp              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCvt              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatMult             0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatDiv              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatSqrt             0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAdd               0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAddAcc            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAlu               0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCmp               0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCvt               0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMisc              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMult              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMultAcc            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShift             0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShiftAcc            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdSqrt              0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAdd            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAlu            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCmp            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCvt            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatDiv            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMisc            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMult            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMultAcc            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatSqrt            0      0.00%     40.27% # Class of executed instruction
system.pim_sys4.cpu.op_class::MemRead         5866734     51.62%     91.89% # Class of executed instruction
system.pim_sys4.cpu.op_class::MemWrite         921952      8.11%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::total          11365398                       # Class of executed instruction
system.pim_sys4.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys4.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys4.Smon.readBurstLengthHist::samples       131072                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::4       131072    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::total       131072                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::mean 9787976.101568                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::stdev 13913538.709250                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::0-2.09715e+06         3580     66.84%     66.84% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     66.84% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            1      0.02%     66.86% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            1      0.02%     66.88% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     66.88% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     66.88% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     66.88% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            1      0.02%     66.90% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     66.90% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     66.90% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            1      0.02%     66.92% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2.30687e+07-2.51658e+07            1      0.02%     66.93% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            3      0.06%     66.99% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2.7263e+07-2.93601e+07          921     17.20%     84.19% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2.93601e+07-3.14573e+07          818     15.27%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3.14573e+07-3.35544e+07           29      0.54%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.averageReadBandwidth 9787730.572091      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys4.Smon.totalReadBytes            524288                       # Number of bytes read
system.pim_sys4.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::0         5356    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys4.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys4.Smon.readLatencyHist::samples       131072                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::mean 42673.332214                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::gmean 41212.520603                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::stdev 14232.634590                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::0-8191          214      0.16%      0.16% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::8192-16383            0      0.00%      0.16% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::16384-24575            0      0.00%      0.16% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::24576-32767            0      0.00%      0.16% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::32768-40959       116243     88.69%     88.85% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::40960-49151         2221      1.69%     90.54% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::49152-57343          481      0.37%     90.91% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::57344-65535          888      0.68%     91.59% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::65536-73727         5191      3.96%     95.55% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::73728-81919         1099      0.84%     96.39% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::81920-90111          819      0.62%     97.01% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::90112-98303          484      0.37%     97.38% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::98304-106495          839      0.64%     98.02% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::106496-114687         1433      1.09%     99.11% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::114688-122879         1126      0.86%     99.97% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::122880-131071           34      0.03%    100.00% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::total       131072                       # Read request-response latency
system.pim_sys4.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys4.Smon.ittReadRead::samples       131072                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::mean   1263647.457123                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::stdev  408436589.738805                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::70001-75000           58      0.04%      0.04% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::75001-80000            8      0.01%      0.05% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::80001-85000            0      0.00%      0.05% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::85001-90000            0      0.00%      0.05% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::90001-95000           47      0.04%      0.09% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::95001-100000           12      0.01%      0.10% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::overflows       130947     99.90%    100.00% # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::min_value        73500                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::max_value 147869974500                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::total        131072                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittReqReq::samples        131072                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::mean     1263647.457123                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::stdev    408436589.738805                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::60001-65000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::65001-70000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::70001-75000           58      0.04%      0.04% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::75001-80000            8      0.01%      0.05% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::80001-85000            0      0.00%      0.05% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::85001-90000            0      0.00%      0.05% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::90001-95000           47      0.04%      0.09% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::95001-100000           12      0.01%      0.10% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::overflows       130947     99.90%    100.00% # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::min_value        73500                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::max_value 147869974500                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::total          131072                       # Request-to-request inter transaction time
system.pim_sys4.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::mean     0.099515                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::stdev     0.299380                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::0         4823     90.05%     90.05% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::1          533      9.95%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::0         5356    100.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys4.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::mean    24.469754                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::stdev    34.783734                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::0-7          3580     66.84%     66.84% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::8-15            1      0.02%     66.86% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::16-23            1      0.02%     66.88% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::24-31            0      0.00%     66.88% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::32-39            1      0.02%     66.90% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::40-47            0      0.00%     66.90% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::48-55            1      0.02%     66.92% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::56-63            1      0.02%     66.93% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::64-71           39      0.73%     67.66% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::72-79         1726     32.23%     99.89% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::80-87            6      0.11%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::88-95            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::96-103            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::104-111            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::112-119            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::120-127            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::128-135            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::136-143            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::144-151            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::152-159            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::0           5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys4.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys4.pimbus.trans_dist::ReadReq     18060060                       # Transaction distribution
system.pim_sys4.pimbus.trans_dist::ReadResp     18060061                       # Transaction distribution
system.pim_sys4.pimbus.trans_dist::WriteReq      1053031                       # Transaction distribution
system.pim_sys4.pimbus.trans_dist::WriteResp      1053031                       # Transaction distribution
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.dtlb-master::system.pim_sys4.Smon-slave       262144                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.dtlb-master::system.pim_sys4.pim_memory.port     13315228                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.dtlb-master::total     13577372                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.itlb-master::system.pim_sys4.pim_memory.port     23227447                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.itlb-master::total     23227447                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.s2p.master::system.pim_sys4.pim_memory.port      1421364                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.s2p.master::total      1421364                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count::total      38226183                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.dtlb-master::system.pim_sys4.Smon-slave       524288                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.dtlb-master::system.pim_sys4.pim_memory.port     24616135                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.dtlb-master::total     25140423                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.itlb-master::system.pim_sys4.pim_memory.port     46454896                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.itlb-master::total     46454896                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.s2p.master::system.pim_sys4.pim_memory.port      1683506                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.s2p.master::total      1683506                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size::total       73278825                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadReq   9030030000                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadResp  19103924700                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteReq   1053031000                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteResp    682102100                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadReq      5998219                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadResp     12631370                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteReq       187458                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteResp       256199                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadReq    753790500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadResp   4865172400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteReq     25121500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteResp     51257300                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.failedReq              6185677                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys4.pimbus.failedResp            12887569                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys4.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys4.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys4.pimbus.pimReqSuccess           710682                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys4.pimbus.pimReqFail              192266                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys4.pimbus.pimReqDelayedTime     79380500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys4.pimbus.pimRespSuccess          710682                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys4.pimbus.pimRespFail              19360                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys4.pimbus.pimRespDelayedTime      3973500                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys4.pimbus.totalReqDelayedTime    778912000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys4.pimbus.totalRespDelayedTime   4916429700                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys4.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer1.occupancy     65536000                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.pim_sys4.pimbus.reqLayer1.succeeded       131072                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer2.occupancy  10017525000                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.reqLayer2.utilization         18.7                       # Layer utilization (%)
system.pim_sys4.pimbus.reqLayer2.succeeded     18982019                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer1.occupancy   7146990100                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.respLayer1.utilization         13.3                       # Layer utilization (%)
system.pim_sys4.pimbus.respLayer1.succeeded      6788686                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer2.occupancy  11875053000                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.respLayer2.utilization         22.2                       # Layer utilization (%)
system.pim_sys4.pimbus.respLayer2.succeeded     11613724                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer4.occupancy    763983700                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.respLayer4.utilization          1.4                       # Layer utilization (%)
system.pim_sys4.pimbus.respLayer4.succeeded       710682                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys5.itlb.tlb_access              23407804                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys5.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.dtlb.tlb_access              13657513                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_dyn_access            262144                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys5.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys5.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys5.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.itb.hits                        0                       # DTB hits
system.pim_sys5.cpu.itb.misses                      0                       # DTB misses
system.pim_sys5.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.numCycles               447868654                       # number of cpu cycles simulated
system.pim_sys5.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys5.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys5.cpu.committedInsts           22902142                       # Number of instructions committed
system.pim_sys5.cpu.committedOps             22902165                       # Number of ops (including micro ops) committed
system.pim_sys5.cpu.num_int_alu_accesses     20679576                       # Number of integer alu accesses
system.pim_sys5.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys5.cpu.num_func_calls                 10                       # number of times a function call or return occured
system.pim_sys5.cpu.num_conditional_control_insts      1789443                       # number of instructions that are conditional controls
system.pim_sys5.cpu.num_int_insts            20679576                       # number of integer instructions
system.pim_sys5.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys5.cpu.num_int_register_reads     38215363                       # number of times the integer registers were read
system.pim_sys5.cpu.num_int_register_writes     17028154                       # number of times the integer registers were written
system.pim_sys5.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys5.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys5.cpu.num_cc_register_reads    104093097                       # number of times the CC registers were read
system.pim_sys5.cpu.num_cc_register_writes     11433930                       # number of times the CC registers were written
system.pim_sys5.cpu.num_mem_refs             13657513                       # number of memory refs
system.pim_sys5.cpu.num_load_insts           11795535                       # Number of load instructions
system.pim_sys5.cpu.num_store_insts           1861978                       # Number of store instructions
system.pim_sys5.cpu.num_idle_cycles      149273137.131103                       # Number of idle cycles
system.pim_sys5.cpu.num_busy_cycles      298595516.868897                       # Number of busy cycles
system.pim_sys5.cpu.not_idle_fraction        0.666703                       # Percentage of non-idle cycles
system.pim_sys5.cpu.idle_fraction            0.333297                       # Percentage of idle cycles
system.pim_sys5.cpu.Branches                  2222598                       # Number of branches fetched
system.pim_sys5.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::IntAlu          9244652     40.37%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::IntMult               0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::IntDiv                0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatAdd              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCmp              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCvt              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatMult             0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatDiv              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatSqrt             0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAdd               0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAddAcc            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAlu               0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCmp               0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCvt               0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMisc              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMult              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMultAcc            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShift             0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShiftAcc            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdSqrt              0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAdd            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAlu            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCmp            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCvt            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatDiv            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMisc            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMult            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMultAcc            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatSqrt            0      0.00%     40.37% # Class of executed instruction
system.pim_sys5.cpu.op_class::MemRead        11795535     51.50%     91.87% # Class of executed instruction
system.pim_sys5.cpu.op_class::MemWrite        1861978      8.13%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::total          22902165                       # Class of executed instruction
system.pim_sys5.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys5.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys5.Smon.readBurstLengthHist::samples       262144                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::4       262144    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::total       262144                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::mean 19577595.220314                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::stdev 13881025.959403                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::0-2.09715e+06         1785     33.33%     33.33% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            1      0.02%     33.35% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            5      0.09%     33.44% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     33.44% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     33.44% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            2      0.04%     33.48% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     33.48% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     33.48% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            1      0.02%     33.50% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     33.50% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            0      0.00%     33.50% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2.30687e+07-2.51658e+07            3      0.06%     33.55% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            1      0.02%     33.57% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2.7263e+07-2.93601e+07         2165     40.42%     73.99% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2.93601e+07-3.14573e+07         1365     25.49%     99.48% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3.14573e+07-3.35544e+07           28      0.52%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.averageReadBandwidth 19575461.144182      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys5.Smon.totalReadBytes           1048576                       # Number of bytes read
system.pim_sys5.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::0         5356    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys5.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys5.Smon.readLatencyHist::samples       262144                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::mean 42629.589081                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::gmean 41256.998602                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::stdev 13894.663964                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::0-8191          218      0.08%      0.08% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::8192-16383            0      0.00%      0.08% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::16384-24575            0      0.00%      0.08% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::24576-32767            0      0.00%      0.08% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::32768-40959       232372     88.64%     88.73% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::40960-49151         4675      1.78%     90.51% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::49152-57343         1087      0.41%     90.92% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::57344-65535         2126      0.81%     91.74% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::65536-73727        10101      3.85%     95.59% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::73728-81919         2418      0.92%     96.51% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::81920-90111         1764      0.67%     97.18% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::90112-98303         1110      0.42%     97.61% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::98304-106495         1863      0.71%     98.32% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::106496-114687         2242      0.86%     99.17% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::114688-122879         2085      0.80%     99.97% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::122880-131071           83      0.03%    100.00% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::total       262144                       # Read request-response latency
system.pim_sys5.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys5.Smon.ittReadRead::samples       262143                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::mean   136203.388990                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::stdev  49589.191368                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::70001-75000           24      0.01%      0.01% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::75001-80000            2      0.00%      0.01% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::80001-85000            0      0.00%      0.01% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::85001-90000            0      0.00%      0.01% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::90001-95000           20      0.01%      0.02% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::95001-100000            9      0.00%      0.02% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::overflows       262088     99.98%    100.00% # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::min_value        73500                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::max_value      9354500                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::total        262143                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittReqReq::samples        262144                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::mean     854241.641998                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::stdev    367635588.885072                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::60001-65000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::65001-70000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::70001-75000           24      0.01%      0.01% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::75001-80000            2      0.00%      0.01% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::80001-85000            0      0.00%      0.01% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::85001-90000            0      0.00%      0.01% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::90001-95000           20      0.01%      0.02% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::95001-100000            9      0.00%      0.02% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::overflows       262089     99.98%    100.00% # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::min_value        73500                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::max_value 188229556000                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::total          262144                       # Request-to-request inter transaction time
system.pim_sys5.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::mean     0.213406                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::stdev     0.409750                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::0         4213     78.66%     78.66% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::1         1143     21.34%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::0         5356    100.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys5.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::mean    48.943988                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::stdev    34.702161                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::0-7          1785     33.33%     33.33% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::8-15            6      0.11%     33.44% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::16-23            0      0.00%     33.44% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::24-31            2      0.04%     33.48% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::32-39            0      0.00%     33.48% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::40-47            1      0.02%     33.50% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::48-55            0      0.00%     33.50% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::56-63            3      0.06%     33.55% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::64-71          116      2.17%     35.72% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::72-79         3436     64.15%     99.87% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::80-87            7      0.13%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::88-95            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::96-103            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::104-111            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::112-119            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::120-127            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::128-135            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::136-143            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::144-151            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::152-159            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::0           5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys5.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys5.pimbus.trans_dist::ReadReq     36370764                       # Transaction distribution
system.pim_sys5.pimbus.trans_dist::ReadResp     36370764                       # Transaction distribution
system.pim_sys5.pimbus.trans_dist::WriteReq      2124126                       # Transaction distribution
system.pim_sys5.pimbus.trans_dist::WriteResp      2124126                       # Transaction distribution
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.dtlb-master::system.pim_sys5.Smon-slave       524288                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.dtlb-master::system.pim_sys5.pim_memory.port     26790738                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.dtlb-master::total     27315026                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.itlb-master::system.pim_sys5.pim_memory.port     46815608                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.itlb-master::total     46815608                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.s2p.master::system.pim_sys5.pim_memory.port      2859146                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.s2p.master::total      2859146                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count::total      76989780                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.dtlb-master::system.pim_sys5.Smon-slave      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.dtlb-master::system.pim_sys5.pim_memory.port     49498952                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.dtlb-master::total     50547528                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.itlb-master::system.pim_sys5.pim_memory.port     93631216                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.itlb-master::total     93631216                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.s2p.master::system.pim_sys5.pim_memory.port      3383431                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.s2p.master::total      3383431                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size::total      147562175                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadReq  18185382000                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadResp  38474742300                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteReq   2124126000                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteResp   1376916400                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadReq     12093798                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadResp     25428507                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteReq       375295                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteResp       512340                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadReq   1518509500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadResp   9811701300                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteReq     50479500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteResp    102496500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.failedReq             12469093                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys5.pimbus.failedResp            25940847                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys5.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys5.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys5.pimbus.pimReqSuccess          1429573                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys5.pimbus.pimReqFail              385625                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys5.pimbus.pimReqDelayedTime    159010500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys5.pimbus.pimRespSuccess         1429573                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys5.pimbus.pimRespFail              36064                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys5.pimbus.pimRespDelayedTime      7394300                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys5.pimbus.totalReqDelayedTime   1568989000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys5.pimbus.totalRespDelayedTime   9914197800                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys5.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer1.occupancy    131072000                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.pim_sys5.pimbus.reqLayer1.succeeded       262144                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer2.occupancy  20178436000                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.reqLayer2.utilization         37.7                       # Layer utilization (%)
system.pim_sys5.pimbus.reqLayer2.succeeded     38232746                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer1.occupancy  14379790500                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.respLayer1.utilization         26.8                       # Layer utilization (%)
system.pim_sys5.pimbus.respLayer1.succeeded     13657513                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer2.occupancy  23934179400                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.respLayer2.utilization         44.7                       # Layer utilization (%)
system.pim_sys5.pimbus.respLayer2.succeeded     23407804                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer4.occupancy   1537688800                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.respLayer4.utilization          2.9                       # Layer utilization (%)
system.pim_sys5.pimbus.respLayer4.succeeded      1429573                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys6.itlb.tlb_access              16386802                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys6.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.dtlb.tlb_access               8756593                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_dyn_access            131072                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys6.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys6.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys6.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.itb.hits                        0                       # DTB hits
system.pim_sys6.cpu.itb.misses                      0                       # DTB misses
system.pim_sys6.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.numCycles               107131678                       # number of cpu cycles simulated
system.pim_sys6.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys6.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys6.cpu.committedInsts           16251194                       # Number of instructions committed
system.pim_sys6.cpu.committedOps             16251217                       # Number of ops (including micro ops) committed
system.pim_sys6.cpu.num_int_alu_accesses     14132630                       # Number of integer alu accesses
system.pim_sys6.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys6.cpu.num_func_calls                 10                       # number of times a function call or return occured
system.pim_sys6.cpu.num_conditional_control_insts      1473416                       # number of instructions that are conditional controls
system.pim_sys6.cpu.num_int_insts            14132630                       # number of integer instructions
system.pim_sys6.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys6.cpu.num_int_register_reads     25633407                       # number of times the integer registers were read
system.pim_sys6.cpu.num_int_register_writes     11065342                       # number of times the integer registers were written
system.pim_sys6.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys6.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys6.cpu.num_cc_register_reads     70241814                       # number of times the CC registers were read
system.pim_sys6.cpu.num_cc_register_writes      9091011                       # number of times the CC registers were written
system.pim_sys6.cpu.num_mem_refs              8756593                       # number of memory refs
system.pim_sys6.cpu.num_load_insts            7162722                       # Number of load instructions
system.pim_sys6.cpu.num_store_insts           1593871                       # Number of store instructions
system.pim_sys6.cpu.num_idle_cycles      71398168.998667                       # Number of idle cycles
system.pim_sys6.cpu.num_busy_cycles      35733509.001333                       # Number of busy cycles
system.pim_sys6.cpu.not_idle_fraction        0.333548                       # Percentage of non-idle cycles
system.pim_sys6.cpu.idle_fraction            0.666452                       # Percentage of idle cycles
system.pim_sys6.cpu.Branches                  2118596                       # Number of branches fetched
system.pim_sys6.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntAlu          7494624     46.12%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntMult               0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntDiv                0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatAdd              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCmp              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCvt              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatMult             0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatDiv              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatSqrt             0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAdd               0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAddAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAlu               0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCmp               0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCvt               0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMisc              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMult              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMultAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShift             0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShiftAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdSqrt              0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAdd            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAlu            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCmp            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCvt            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatDiv            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMisc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMult            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMultAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatSqrt            0      0.00%     46.12% # Class of executed instruction
system.pim_sys6.cpu.op_class::MemRead         7162722     44.07%     90.19% # Class of executed instruction
system.pim_sys6.cpu.op_class::MemWrite        1593871      9.81%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::total          16251217                       # Class of executed instruction
system.pim_sys6.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys6.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys6.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::samples       131072                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::4       131072    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::total       131072                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::0         5356    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys6.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys6.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::mean 9787976.101568                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::stdev 13914702.578059                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::0-2.09715e+06         3580     66.84%     66.84% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     66.84% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            2      0.04%     66.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     66.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     66.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     66.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     66.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     66.88% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            1      0.02%     66.90% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     66.90% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            1      0.02%     66.92% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07            1      0.02%     66.93% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            4      0.07%     67.01% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07          820     15.31%     82.32% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07          910     16.99%     99.31% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07           36      0.67%     99.98% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.averageWriteBandwidth 9787730.572091      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys6.Smon.totalWrittenBytes         524288                       # Number of bytes written
system.pim_sys6.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys6.Smon.writeLatencyHist::samples       131072                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4352-4607       131072    100.00%    100.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::total       131072                       # Write request-response latency
system.pim_sys6.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittWriteWrite::samples       131072                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::mean 1263649.864197                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::stdev 408437668.058365                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::60001-65000         6486      4.95%      4.95% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::65001-70000        44641     34.06%     39.01% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::70001-75000            0      0.00%     39.01% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::75001-80000            0      0.00%     39.01% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::80001-85000        16959     12.94%     51.95% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::85001-90000         2422      1.85%     53.79% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::90001-95000            0      0.00%     53.79% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::95001-100000            0      0.00%     53.79% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::overflows        60564     46.21%    100.00% # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::min_value        65000                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::max_value 147870362500                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::total       131072                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittReqReq::samples        131072                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::mean     1263649.864197                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::stdev    408437668.058365                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::60001-65000         6486      4.95%      4.95% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::65001-70000        44641     34.06%     39.01% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::70001-75000            0      0.00%     39.01% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::75001-80000            0      0.00%     39.01% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::80001-85000        16959     12.94%     51.95% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::85001-90000         2422      1.85%     53.79% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::90001-95000            0      0.00%     53.79% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::95001-100000            0      0.00%     53.79% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::overflows        60564     46.21%    100.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::min_value        65000                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::max_value 147870362500                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::total          131072                       # Request-to-request inter transaction time
system.pim_sys6.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::0         5356    100.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::mean     0.007468                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::stdev     0.086104                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::0         5316     99.25%     99.25% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::1           40      0.75%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys6.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::0            5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::mean    24.469940                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::stdev    34.786756                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::0-7         3580     66.84%     66.84% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::8-15            2      0.04%     66.88% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::16-23            0      0.00%     66.88% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::24-31            0      0.00%     66.88% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::32-39            0      0.00%     66.88% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::40-47            1      0.02%     66.90% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::48-55            1      0.02%     66.92% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::56-63            1      0.02%     66.93% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::64-71           63      1.18%     68.11% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::72-79         1698     31.70%     99.81% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::80-87           10      0.19%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::88-95            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::96-103            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::104-111            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::112-119            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::120-127            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::128-135            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::136-143            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::144-151            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::152-159            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys6.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys6.pimbus.trans_dist::ReadReq     23812890                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::ReadResp     23812890                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::WriteReq      1856025                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::WriteResp      1856025                       # Transaction distribution
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::system.pim_sys6.Smon-slave       262144                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::system.pim_sys6.pim_memory.port     17251042                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::total     17513186                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.itlb-master::system.pim_sys6.pim_memory.port     32773604                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.itlb-master::total     32773604                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.s2p.master::system.pim_sys6.pim_memory.port      1051040                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.s2p.master::total      1051040                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count::total      51337830                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::system.pim_sys6.Smon-slave       524288                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::system.pim_sys6.pim_memory.port     30590590                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::total     31114878                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.itlb-master::system.pim_sys6.pim_memory.port     65547208                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.itlb-master::total     65547208                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.s2p.master::system.pim_sys6.pim_memory.port      1313185                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.s2p.master::total      1313185                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size::total       97975271                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadReq  11906445000                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadResp  25307722100                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteReq   1856025000                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteResp   1235618300                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadReq      9135281                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadResp     16282144                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteReq       194133                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteResp       128486                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadReq   1078111000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadResp   6973018600                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteReq     64753000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteResp     25718700                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.failedReq              9329414                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys6.pimbus.failedResp            16410630                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys6.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys6.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys6.pimbus.pimReqSuccess           525520                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys6.pimbus.pimReqFail              220345                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys6.pimbus.pimReqDelayedTime     88653500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys6.pimbus.pimRespSuccess          525520                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys6.pimbus.pimRespFail               3628                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys6.pimbus.pimRespDelayedTime       781600                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys6.pimbus.totalReqDelayedTime   1142864000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys6.pimbus.totalRespDelayedTime   6998737300                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys6.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer1.occupancy    131072000                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.pim_sys6.pimbus.reqLayer1.succeeded       131072                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer2.occupancy  13631398000                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.reqLayer2.utilization         25.4                       # Layer utilization (%)
system.pim_sys6.pimbus.reqLayer2.succeeded     25537843                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer1.occupancy   9300454800                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer1.utilization         17.4                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer1.succeeded      8756593                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer2.occupancy  16767064200                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer2.utilization         31.3                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer2.succeeded     16386802                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer4.occupancy    475821400                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer4.utilization          0.9                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer4.succeeded       525520                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys7.itlb.tlb_access              32751086                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys7.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.dtlb.tlb_access              17505409                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_dyn_access            262144                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys7.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys7.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys7.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.itb.hits                        0                       # DTB hits
system.pim_sys7.cpu.itb.misses                      0                       # DTB misses
system.pim_sys7.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.numCycles              2791969237                       # number of cpu cycles simulated
system.pim_sys7.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys7.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys7.cpu.committedInsts           32488939                       # Number of instructions committed
system.pim_sys7.cpu.committedOps             32488962                       # Number of ops (including micro ops) committed
system.pim_sys7.cpu.num_int_alu_accesses     28254064                       # Number of integer alu accesses
system.pim_sys7.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys7.cpu.num_func_calls                 10                       # number of times a function call or return occured
system.pim_sys7.cpu.num_conditional_control_insts      2944610                       # number of instructions that are conditional controls
system.pim_sys7.cpu.num_int_insts            28254064                       # number of integer instructions
system.pim_sys7.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys7.cpu.num_int_register_reads     51245732                       # number of times the integer registers were read
system.pim_sys7.cpu.num_int_register_writes     22122803                       # number of times the integer registers were written
system.pim_sys7.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys7.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys7.cpu.num_cc_register_reads    140423160                       # number of times the CC registers were read
system.pim_sys7.cpu.num_cc_register_writes     18172153                       # number of times the CC registers were written
system.pim_sys7.cpu.num_mem_refs             17505409                       # number of memory refs
system.pim_sys7.cpu.num_load_insts           14318759                       # Number of load instructions
system.pim_sys7.cpu.num_store_insts           3186650                       # Number of store instructions
system.pim_sys7.cpu.num_idle_cycles      930647855.640667                       # Number of idle cycles
system.pim_sys7.cpu.num_busy_cycles      1861321381.359334                       # Number of busy cycles
system.pim_sys7.cpu.not_idle_fraction        0.666670                       # Percentage of non-idle cycles
system.pim_sys7.cpu.idle_fraction            0.333330                       # Percentage of idle cycles
system.pim_sys7.cpu.Branches                  4234907                       # Number of branches fetched
system.pim_sys7.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntAlu         14983553     46.12%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntMult               0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntDiv                0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatAdd              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCmp              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCvt              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatMult             0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatDiv              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatSqrt             0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAdd               0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAddAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAlu               0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCmp               0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCvt               0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMisc              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMult              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMultAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShift             0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShiftAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdSqrt              0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAdd            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAlu            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCmp            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCvt            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatDiv            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMisc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMult            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMultAcc            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatSqrt            0      0.00%     46.12% # Class of executed instruction
system.pim_sys7.cpu.op_class::MemRead        14318759     44.07%     90.19% # Class of executed instruction
system.pim_sys7.cpu.op_class::MemWrite        3186650      9.81%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::total          32488962                       # Class of executed instruction
system.pim_sys7.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys7.cpu.kern.inst.quiesce               1                       # number of quiesce instructions executed
system.pim_sys7.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::samples       262144                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::4       262144    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::total       262144                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBandwidthHist::samples         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::0         5356    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::total         5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys7.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys7.Smon.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::mean 19577595.220314                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::stdev 13882476.654503                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::0-2.09715e+06         1785     33.33%     33.33% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     33.33% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            6      0.11%     33.44% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     33.44% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     33.44% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            1      0.02%     33.46% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            1      0.02%     33.48% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     33.48% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            1      0.02%     33.50% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     33.50% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            0      0.00%     33.50% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07            2      0.04%     33.53% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            1      0.02%     33.55% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07         1965     36.69%     70.24% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07         1562     29.16%     99.40% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07           32      0.60%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::total         5356                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.averageWriteBandwidth 19575461.144182      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys7.Smon.totalWrittenBytes        1048576                       # Number of bytes written
system.pim_sys7.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys7.Smon.writeLatencyHist::samples       262144                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4352-4607       262144    100.00%    100.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::total       262144                       # Write request-response latency
system.pim_sys7.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittWriteWrite::samples       262143                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::mean 136196.524416                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::stdev 88156.863726                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::60001-65000        12168      4.64%      4.64% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::65001-70000        83458     31.84%     36.48% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::70001-75000            0      0.00%     36.48% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::75001-80000            0      0.00%     36.48% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::80001-85000        35634     13.59%     50.07% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::85001-90000         4566      1.74%     51.81% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::90001-95000            0      0.00%     51.81% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::95001-100000            0      0.00%     51.81% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::overflows       126317     48.19%    100.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::min_value        65000                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::max_value      9583000                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::total       262143                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittReqReq::samples        262143                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::mean     136196.524416                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::stdev    88156.863726                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::60001-65000        12168      4.64%      4.64% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::65001-70000        83458     31.84%     36.48% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::70001-75000            0      0.00%     36.48% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::75001-80000            0      0.00%     36.48% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::80001-85000        35634     13.59%     50.07% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::85001-90000         4566      1.74%     51.81% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::90001-95000            0      0.00%     51.81% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::95001-100000            0      0.00%     51.81% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::overflows       126317     48.19%    100.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::min_value        65000                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::max_value      9583000                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::total          262143                       # Request-to-request inter transaction time
system.pim_sys7.Smon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::0         5356    100.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::mean     0.022778                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::stdev     0.149210                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::0         5234     97.72%     97.72% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::1          122      2.28%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.pim_sys7.Smon.readTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::0            5356    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::samples         5356                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::mean    48.943988                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::stdev    34.706192                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::0-7         1785     33.33%     33.33% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::8-15            6      0.11%     33.44% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::16-23            0      0.00%     33.44% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::24-31            1      0.02%     33.46% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::32-39            1      0.02%     33.48% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::40-47            1      0.02%     33.50% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::48-55            0      0.00%     33.50% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::56-63            3      0.06%     33.55% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::64-71          189      3.53%     37.08% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::72-79         3365     62.83%     99.91% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::80-87            5      0.09%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::88-95            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::96-103            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::104-111            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::112-119            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::120-127            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::128-135            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::136-143            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::144-151            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::152-159            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::total         5356                       # Histogram of read transactions per sample period
system.pim_sys7.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys7.pimbus.trans_dist::ReadReq     47598264                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::ReadResp     47598264                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::WriteReq      3710942                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::WriteResp      3710942                       # Transaction distribution
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::system.pim_sys7.Smon-slave       524288                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::system.pim_sys7.pim_memory.port     34486530                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::total     35010818                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.itlb-master::system.pim_sys7.pim_memory.port     65502172                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.itlb-master::total     65502172                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.s2p.master::system.pim_sys7.pim_memory.port      2105422                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.s2p.master::total      2105422                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count::total     102618412                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::system.pim_sys7.Smon-slave      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::system.pim_sys7.pim_memory.port     61150280                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::total     62198856                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.itlb-master::system.pim_sys7.pim_memory.port    131004344                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.itlb-master::total    131004344                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.s2p.master::system.pim_sys7.pim_memory.port      2629707                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.s2p.master::total      2629707                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size::total      195832907                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadReq  23799132000                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadResp  50586862300                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteReq   3710942000                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteResp   2470255000                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadReq     18264272                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadResp     32541380                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteReq       388822                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteResp       256981                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadReq   2156104500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadResp  13933963300                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteReq    129695500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteResp     51437200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.failedReq             18653094                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys7.pimbus.failedResp            32798361                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys7.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys7.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys7.pimbus.pimReqSuccess          1052711                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys7.pimbus.pimReqFail              441567                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys7.pimbus.pimReqDelayedTime    177507000                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys7.pimbus.pimRespSuccess         1052711                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys7.pimbus.pimRespFail               7075                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys7.pimbus.pimRespDelayedTime      1542500                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys7.pimbus.totalReqDelayedTime   2285800000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys7.pimbus.totalRespDelayedTime  13985400500                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys7.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer1.occupancy    262144000                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.reqLayer1.utilization          0.5                       # Layer utilization (%)
system.pim_sys7.pimbus.reqLayer1.succeeded       262144                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer2.occupancy  27247930000                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.reqLayer2.utilization         50.9                       # Layer utilization (%)
system.pim_sys7.pimbus.reqLayer2.succeeded     51047062                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer1.occupancy  18592486100                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer1.utilization         34.7                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer1.succeeded     17505409                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer2.occupancy  33511277800                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer2.utilization         62.6                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer2.succeeded     32751086                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer4.occupancy    953353400                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer4.utilization          1.8                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer4.succeeded      1052711                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     11036                       # number of replacements
system.l2.tags.tagsinuse                  8172.645761                       # Cycle average of tags in use
system.l2.tags.total_refs                       27838                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11036                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.522472                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3951.657841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.584152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    53.503151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   653.247131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.981689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    11.741410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   635.899116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.667884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    23.930598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   642.534973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     4.263975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    32.273482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   572.635408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.002247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    10.147477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   422.348962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.958453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     8.276182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   410.055296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.395591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    54.197754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   248.110542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     8.111401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   210.216327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   210.904719                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.482380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.006531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.079742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.077624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.078434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.003940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.069902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.051556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.050056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.006616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.030287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.025661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.025745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997637                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.003296                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984619                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    302790                       # Number of tag accesses
system.l2.tags.data_accesses                   302790                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker          228                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          630                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         1278                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker          212                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          401                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         1395                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker          222                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          609                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         1409                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker          222                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          609                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         1389                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker          219                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          623                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         1732                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker          220                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          629                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         1866                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker          222                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst          756                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data         2159                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker          250                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          817                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data         2475                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20587                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4487                       # number of Writeback hits
system.l2.Writeback_hits::total                  4487                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   273                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker          228                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           630                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          1306                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker          212                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           401                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          1422                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker          222                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           609                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          1440                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker          222                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           609                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          1420                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker          219                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           623                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          1761                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker          220                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           629                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          1893                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker          222                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst           756                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data          2201                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker          250                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           817                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data          2533                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20860                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker          228                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          630                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         1306                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker          212                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          401                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         1422                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker          222                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          609                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         1440                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker          222                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          609                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         1420                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker          219                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          623                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         1761                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker          220                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          629                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         1893                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker          222                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst          756                       # number of overall hits
system.l2.overall_hits::system.cpu6.data         2201                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker          250                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          817                       # number of overall hits
system.l2.overall_hits::system.cpu7.data         2533                       # number of overall hits
system.l2.overall_hits::total                   20860                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         1564                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          207                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         1626                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         1547                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         1559                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         1197                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         1115                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst           71                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data          863                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          288                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data          697                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10835                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 72                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         1571                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          207                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         1635                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         1556                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         1568                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         1205                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         1125                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst           71                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data          885                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          288                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data          710                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10922                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst           36                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         1571                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          207                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         1635                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst            4                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         1556                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst            6                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         1568                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           14                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         1205                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst           11                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         1125                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst           71                       # number of overall misses
system.l2.overall_misses::system.cpu6.data          885                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          288                       # number of overall misses
system.l2.overall_misses::system.cpu7.data          710                       # number of overall misses
system.l2.overall_misses::total                 10922                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker       870998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst      4512000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    202986000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1182999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     26554000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    210363000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       404500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst       371000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    201679500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       497000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst       483000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    201466500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst      1729500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    156012000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst      1344500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    144401500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst      9305000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data    111996000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     36997500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data     90533000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1404515497                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       391000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       456500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       391000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       197000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       261000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       588000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2415500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       130000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       260500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       716500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data       959500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      1282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      1517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data      1489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data      1004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      1428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data      2958000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1931500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12569500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker       870998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst      4512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    203945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1182999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     26554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    211645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst       371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    203197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst       483000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    202955500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst      1729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    157016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst      1344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data    145829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst      9305000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data    114954000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     36997500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data     92464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1417084997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker       870998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst      4512000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    203945500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1182999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     26554000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    211645000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       404500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst       371000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    203197000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       497000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst       483000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    202955500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst      1729500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    157016000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst      1344500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data    145829500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst      9305000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data    114954000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       454000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     36997500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data     92464500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1417084997                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker          235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         2842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker          222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         3021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker          225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         2956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker          226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         2948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker          220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst          637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         2929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         2981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker          223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst          827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data         3022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker          253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data         3172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               31422                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4487                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4487                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           35                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               360                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker          235                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          666                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         2877                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker          222                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          608                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         3057                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker          225                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          613                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         2996                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker          226                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          615                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         2988                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker          220                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst          637                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data         2966                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker          221                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          640                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         3018                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker          223                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst          827                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data         3086                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker          253                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1105                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data         3243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31782                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker          235                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          666                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         2877                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker          222                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          608                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         3057                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker          225                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          613                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         2996                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker          226                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          615                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         2988                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker          220                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst          637                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data         2966                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker          221                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          640                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         3018                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker          223                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst          827                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data         3086                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker          253                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1105                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data         3243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31782                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.029787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.054054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.550317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.045045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.340461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.538232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.013333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.006525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.523342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.017699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.009756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.528833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.004545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.021978                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.408672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.004525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.017188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.374036                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.004484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.085852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.285572                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.011858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.260633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.219735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.344822                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.468750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.692308                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.628571                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.225000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.225000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.216216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.270270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.343750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.183099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241667                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.029787                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.054054                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.546055                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.045045                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.340461                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.534838                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.013333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.006525                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.519359                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.017699                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.009756                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.524766                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.004545                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.021978                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.406271                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.004525                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.017188                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.372763                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.004484                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.085852                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.286779                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.011858                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.260633                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.218933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.343654                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.029787                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.054054                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.546055                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.045045                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.340461                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.534838                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.013333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.006525                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.519359                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.017699                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.009756                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.524766                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.004545                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.021978                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.406271                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.004525                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.017188                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.372763                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.004484                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.085852                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.286779                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.011858                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.260633                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.218933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.343654                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 124428.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129786.445013                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 118299.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 128280.193237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129374.538745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 134833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst        92750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130368.131868                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst        80500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129228.030789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 123535.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 130335.839599                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 122227.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129508.071749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 131056.338028                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129775.202781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 151333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 128463.541667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129889.526542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129627.641624                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 35545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 38041.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 32583.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data        49250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 37285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  9357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data        16375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        39200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 33548.611111                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data 43333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data 21833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data        65000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data        43500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data 43416.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 32568.181818                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 137071.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 142444.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 168611.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 165444.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data       125500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data       142800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 134454.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 148576.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144477.011494                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 124428.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129818.905156                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 118299.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 128280.193237                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129446.483180                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 134833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst        92750                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130589.331620                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst        80500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129435.905612                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 123535.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 130303.734440                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 122227.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129626.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 131056.338028                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 129891.525424                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 151333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 128463.541667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130231.690141                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129745.925380                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 124428.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129818.905156                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 118299.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 128280.193237                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129446.483180                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 134833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst        92750                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130589.331620                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst        80500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129435.905612                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 123535.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 130303.734440                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 122227.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129626.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 131056.338028                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 129891.525424                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 151333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 128463.541667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130231.690141                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129745.925380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6697                       # number of writebacks
system.l2.writebacks::total                      6697                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst           63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                159                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst           63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 159                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst           63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                159                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         1564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         1619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         1547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         1559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         1197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         1115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data          863                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          225                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data          675                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10676                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            72                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             87                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         1571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         1628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         1556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         1568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         1205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         1125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data          885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data          688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         1571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         1628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         1556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         1568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         1205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         1125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data          885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data          688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10763                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       793998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst      3879000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    185782000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1036500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     19958000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    191724500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       371500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    184662500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       453000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    184317500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      1180000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    142845000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst       369000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    132136500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst      8446000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data    102503000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       421000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     26929500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data     80353000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1268840498                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       596000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       651000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       665500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       218500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       379500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       380000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data       217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       814500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3922500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data        54499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data       163499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       325500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1193998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data       882500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      1183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      1418500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data      1390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data       916000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      1318000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data      2716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11612500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       793998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst      3879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    186664500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     19958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    192907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       371500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    186081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    185707500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      1180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    143761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst       369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    133454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst      8446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data    105219000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     26929500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data     82141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1280452998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       793998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst      3879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    186664500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     19958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    192907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       371500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    186081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    185707500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      1180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    143761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst       369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    133454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst      8446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data    105219000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     26929500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data     82141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1280452998                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data   9558926000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data   9533448500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data   9544675999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data   9544426500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data   9562355000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data   9557746499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data   9561870000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data   9565580999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  76429029497                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data   4436332500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data   4436527499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data   4436660000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data   4436817000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data   4438237999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data   4437190500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data   4437374500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data   4436903000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total  35496042998                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data  13995258500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data  13969975999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data  13981335999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data  13981243500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data  14000592999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data  13994936999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data  13999244500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data  14002483999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 111925072495                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.029787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.049550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.550317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.040541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.271382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.535915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.013333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.001631                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.523342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.017699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.003252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.528833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.004545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.014129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.408672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.004525                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.004687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.374036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.004484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.084643                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.285572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.011858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.203620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.212799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.339762                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.468750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.628571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.225000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.225000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.216216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.270270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.183099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241667                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.029787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.049550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.546055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.040541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.271382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.532548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.013333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.001631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.519359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.017699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.003252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.524766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.004545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.014129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.406271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.004525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.004687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.372763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.004484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.084643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.286779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.011858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.203620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.212149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338651                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.029787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.049550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.546055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.040541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.271382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.532548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.013333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.001631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.519359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.017699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.003252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.524766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.004545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.014129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.406271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.004525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.004687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.372763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.004484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.084643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.286779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.011858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.203620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.212149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338651                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 113428.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 117545.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118786.445013                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 115166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120957.575758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118421.556516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 123833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119368.131868                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118228.030789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 131111.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119335.839599                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst       123000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118508.071749                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 120657.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118775.202781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 140333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119686.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 119041.481481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118849.803110                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54181.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55458.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data        54375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54479.166667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54499                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54499.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54272.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 126071.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 131444.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 157611.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 154444.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data       114500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data       131800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 123454.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 137576.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133477.011494                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 113428.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 117545.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118818.905156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 115166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120957.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118493.550369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 123833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119589.331620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118435.905612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 131111.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 119303.734440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst       123000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118626.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 120657.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 118891.525424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 140333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119686.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119391.715116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118968.038465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 113428.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 117545.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118818.905156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 115166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120957.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118493.550369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 123833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119589.331620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118435.905612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 131111.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 119303.734440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst       123000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118626.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 120657.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 118891.525424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 140333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119686.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119391.715116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118968.038465                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                     161527                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples       638219                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean       3.387455                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean      2.272645                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev     16.508793                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15         635510     99.58%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271         2709      0.42%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total        638219                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples       295763                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean      4.100334                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean     2.587170                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev    19.022496                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15        294090     99.43%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%     99.43% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         1673      0.57%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total       295763                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     40354630.321135                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    24077360.129515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07         3243     60.55%     60.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1673     31.24%     91.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          373      6.96%     98.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08           48      0.90%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08            2      0.04%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08            3      0.06%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08            3      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.04%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        40360387.148981      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   2161938                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    22584410.007468                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   17159908.915655                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         4025     75.15%     75.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07         1225     22.87%     98.02% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           94      1.76%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08            5      0.09%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            4      0.07%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       22639932.887078      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                1212727                       # Number of bytes written
system.Lmon0.readLatencyHist::samples          638219                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       11946.109408                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      11668.591462                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev       5967.892081                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383          635259     99.54%     99.54% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767          251      0.04%     99.58% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            0      0.00%     99.58% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%     99.58% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            0      0.00%     99.58% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303         2393      0.37%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687           72      0.01%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071           61      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455           45      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839           58      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223           43      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            2      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375           31      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total            638219                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples         294091                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean      11601.255394                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11596.140652                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev       377.542393                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-2047               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-12287       281089     95.58%     95.58% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-14335        12831      4.36%     99.94% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-16383           59      0.02%     99.96% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-18431           16      0.01%     99.97% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-20479           20      0.01%     99.97% # Write request-response latency
system.Lmon0.writeLatencyHist::20480-22527           21      0.01%     99.98% # Write request-response latency
system.Lmon0.writeLatencyHist::22528-24575           11      0.00%     99.99% # Write request-response latency
system.Lmon0.writeLatencyHist::24576-26623           21      0.01%     99.99% # Write request-response latency
system.Lmon0.writeLatencyHist::26624-28671           22      0.01%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::28672-30719            1      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total           294091                       # Write request-response latency
system.Lmon0.ittReadRead::samples              638219                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           83907.585014                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          59104.311230                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                  282      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000             1807      0.28%      0.33% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000            3922      0.61%      0.94% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000            7012      1.10%      2.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000           12358      1.94%      3.98% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000           19933      3.12%      7.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000           25568      4.01%     11.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000           26848      4.21%     15.31% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000           27366      4.29%     19.60% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000           30645      4.80%     24.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000           40907      6.41%     30.81% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000           46238      7.24%     38.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000           35764      5.60%     43.66% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000           30343      4.75%     48.41% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000           28139      4.41%     52.82% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000           29233      4.58%     57.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000           19719      3.09%     60.49% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000           16507      2.59%     63.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000           12114      1.90%     64.98% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000          11849      1.86%     66.84% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows            211665     33.16%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          13241000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                638219                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples            295763                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         180991.029980                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        169052.530634                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                 20      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000            234      0.08%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000           530      0.18%      0.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000          1110      0.38%      0.64% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000          2090      0.71%      1.35% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000          2978      1.01%      2.35% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000          3957      1.34%      3.69% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000          4597      1.55%      5.25% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000          5043      1.71%      6.95% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000          6087      2.06%      9.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000          7400      2.50%     11.51% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000          7656      2.59%     14.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000          6526      2.21%     16.31% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000          6391      2.16%     18.47% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000          6097      2.06%     20.53% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000          6280      2.12%     22.65% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000          3852      1.30%     23.95% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000          4445      1.50%     25.46% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000         22521      7.61%     33.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000         8825      2.98%     36.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows          189124     63.94%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value            2000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value        29548000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total              295763                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                933982                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             57336.374791                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            33238.999301                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                    494      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000               3478      0.37%      0.43% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000              7813      0.84%      1.26% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000             14621      1.57%      2.83% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000             26617      2.85%      5.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000             41590      4.45%     10.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000             54275      5.81%     15.94% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000             58948      6.31%     22.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000             62117      6.65%     28.90% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000             71620      7.67%     36.57% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000             88322      9.46%     46.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000             96168     10.30%     56.32% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000             84116      9.01%     65.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000             70763      7.58%     72.91% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000             64172      6.87%     79.78% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000             63509      6.80%     86.58% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000             58700      6.28%     92.86% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000             27519      2.95%     95.81% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000             20275      2.17%     97.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000             9019      0.97%     98.95% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                9846      1.05%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            13241000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                  933982                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.135362                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.343232                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             4633     86.50%     86.50% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              721     13.46%     99.96% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                2      0.04%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean     0.066841                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev     0.249770                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            4998     93.32%     93.32% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1             358      6.68%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              5356                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean           119.156833                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev           14.091857                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-7                     6      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-15                    4      0.07%      0.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-23                   4      0.07%      0.26% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-31                   2      0.04%      0.30% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-39                   1      0.02%      0.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-47                   0      0.00%      0.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-55                   2      0.04%      0.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-63                   0      0.00%      0.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-71                   2      0.04%      0.39% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-79                  11      0.21%      0.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::80-87                  57      1.06%      1.66% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::88-95                 146      2.73%      4.39% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::96-103                340      6.35%     10.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::104-111               744     13.89%     24.63% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::112-119              1272     23.75%     48.38% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::120-127              1326     24.76%     73.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::128-135               933     17.42%     90.55% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::136-143               401      7.49%     98.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::144-151                89      1.66%     99.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::152-159                16      0.30%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                5356                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             5356                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean           55.216393                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev          12.949332                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-7                   11      0.21%      0.21% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-15                   5      0.09%      0.30% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-23                 15      0.28%      0.58% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-31                 96      1.79%      2.37% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-39                402      7.51%      9.88% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::40-47                921     17.20%     27.07% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::48-55               1351     25.22%     52.30% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::56-63               1261     23.54%     75.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::64-71                747     13.95%     89.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::72-79                337      6.29%     96.08% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::80-87                143      2.67%     98.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::88-95                 56      1.05%     99.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::96-103                10      0.19%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::104-111                1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::112-119                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::120-127                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::128-135                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::136-143                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::144-151                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::152-159                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               5356                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples       637639                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean       3.420252                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean      2.272843                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev     16.768812                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15         634846     99.56%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271         2793      0.44%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total        637639                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples       296356                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean      4.141003                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean     2.590499                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev    19.277524                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15        294634     99.42%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%     99.42% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         1722      0.58%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total       296356                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     40684204.630321                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    25170879.917831                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         3238     60.46%     60.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1635     30.53%     90.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          407      7.60%     98.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08           58      1.08%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08            2      0.04%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08            4      0.07%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.04%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.04%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.06%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            2      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        40714120.057001      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   2180886                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    22888648.244959                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   17229220.991895                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         3990     74.50%     74.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07         1265     23.62%     98.11% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           86      1.61%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08            7      0.13%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            4      0.07%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08            1      0.02%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       22910329.099858      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                1227211                       # Number of bytes written
system.Lmon1.readLatencyHist::samples          637639                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       11958.175080                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      11672.691263                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev       6039.302776                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383          634568     99.52%     99.52% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767          278      0.04%     99.56% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            0      0.00%     99.56% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%     99.56% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            0      0.00%     99.56% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303         2483      0.39%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687           63      0.01%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071           60      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455           49      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839           58      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223           50      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375           24      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total            637639                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples         294633                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean      11599.738319                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11594.873791                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev       364.167093                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-2047               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-12287       281820     95.65%     95.65% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-14335        12655      4.30%     99.95% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-16383           66      0.02%     99.97% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-18431           14      0.00%     99.97% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-20479           19      0.01%     99.98% # Write request-response latency
system.Lmon1.writeLatencyHist::20480-22527            8      0.00%     99.98% # Write request-response latency
system.Lmon1.writeLatencyHist::22528-24575           15      0.01%     99.99% # Write request-response latency
system.Lmon1.writeLatencyHist::24576-26623           20      0.01%     99.99% # Write request-response latency
system.Lmon1.writeLatencyHist::26624-28671           15      0.01%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::28672-30719            1      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total           294633                       # Write request-response latency
system.Lmon1.ittReadRead::samples              637639                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           84212.385064                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          197347.093134                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                  296      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000             1761      0.28%      0.32% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000            3903      0.61%      0.93% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000            7152      1.12%      2.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000           12114      1.90%      3.96% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000           19916      3.12%      7.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000           25033      3.93%     11.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000           26807      4.20%     15.21% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000           27727      4.35%     19.56% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000           31038      4.87%     24.43% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000           41190      6.46%     30.89% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000           45890      7.20%     38.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000           35846      5.62%     43.70% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000           30338      4.76%     48.46% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000           27740      4.35%     52.81% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000           28764      4.51%     57.32% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000           19620      3.08%     60.40% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000           16597      2.60%     63.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000           12300      1.93%     64.93% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000          11887      1.86%     66.80% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows            211720     33.20%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         150807000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                637639                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples            296356                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         180748.825737                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        175506.328743                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                 21      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000            221      0.07%      0.08% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000           541      0.18%      0.26% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000          1213      0.41%      0.67% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000          2031      0.69%      1.36% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000          2898      0.98%      2.34% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000          4013      1.35%      3.69% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000          4759      1.61%      5.30% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000          5209      1.76%      7.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000          6209      2.10%      9.15% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000          7257      2.45%     11.60% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000          7702      2.60%     14.20% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000          6617      2.23%     16.43% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000          6351      2.14%     18.57% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000          5895      1.99%     20.56% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000          6422      2.17%     22.73% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000          3845      1.30%     24.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000          4449      1.50%     25.53% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000         22670      7.65%     33.18% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000         8914      3.01%     36.19% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows          189119     63.81%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value            2000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value        36017000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total              296356                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                933995                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             57351.483680                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            37651.030128                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                    584      0.06%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000               3388      0.36%      0.43% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000              7800      0.84%      1.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000             14679      1.57%      2.83% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000             26659      2.85%      5.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000             41225      4.41%     10.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000             54021      5.78%     15.88% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000             59840      6.41%     22.29% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000             62432      6.68%     28.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000             71360      7.64%     36.62% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000             88682      9.49%     46.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000             95582     10.23%     56.34% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000             84211      9.02%     65.36% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000             70588      7.56%     72.92% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000             63209      6.77%     79.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000             63629      6.81%     86.50% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000             59013      6.32%     92.82% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000             27676      2.96%     95.78% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000             20519      2.20%     97.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000             9054      0.97%     98.95% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                9844      1.05%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            19465000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                  933995                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.138536                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.347112                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             4617     86.20%     86.20% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              736     13.74%     99.94% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                3      0.06%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean     0.055265                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev     0.228518                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            5060     94.47%     94.47% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1             296      5.53%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              5356                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean           119.045930                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev           14.292638                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-15                    9      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-31                   7      0.13%      0.30% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-47                   1      0.02%      0.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-63                   2      0.04%      0.35% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-79                  14      0.26%      0.62% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-95                 222      4.14%      4.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-111               1083     20.22%     24.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-127              2606     48.66%     73.64% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-143              1292     24.12%     97.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-159               119      2.22%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::160-175                 1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::176-191                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::192-207                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                5356                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             5356                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean           55.329350                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev          13.182629                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-7                   10      0.19%      0.19% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-15                   7      0.13%      0.32% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-23                 24      0.45%      0.77% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-31                 95      1.77%      2.54% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-39                409      7.64%     10.18% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::40-47                904     16.88%     27.05% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::48-55               1357     25.34%     52.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::56-63               1243     23.21%     75.60% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::64-71                718     13.41%     89.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::72-79                356      6.65%     95.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::80-87                154      2.88%     98.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::88-95                 66      1.23%     99.76% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::96-103                12      0.22%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::104-111                1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::112-119                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::120-127                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::128-135                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::136-143                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::144-151                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::152-159                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               5356                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples       636548                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean       3.361398                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean      2.269020                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev     16.335160                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15         633903     99.58%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271         2645      0.42%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total        636548                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples       297438                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean      4.086448                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean     2.586633                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev    18.929881                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15        295772     99.44%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         1666      0.56%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total       297438                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     39915253.920836                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    24300634.734651                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         3297     61.56%     61.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1646     30.73%     92.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          361      6.74%     99.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08           33      0.62%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08            1      0.02%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08            2      0.04%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08            4      0.07%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.04%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.04%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.04%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            2      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        39945066.481643      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   2139691                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    22669249.439881                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   16517697.751413                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         3970     74.12%     74.12% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07         1302     24.31%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           71      1.33%     99.76% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08            7      0.13%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            2      0.04%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08            1      0.02%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       22691047.553647      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                1215465                       # Number of bytes written
system.Lmon2.readLatencyHist::samples          636548                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       11935.330564                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      11666.842196                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev       5811.705830                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383          633616     99.54%     99.54% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767          287      0.05%     99.58% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            0      0.00%     99.58% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%     99.58% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            0      0.00%     99.58% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303         2375      0.37%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687           49      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071           48      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455           64      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839           46      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223           41      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375           14      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            4      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total            636548                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples         295772                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean      11600.641372                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11595.633330                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev       372.229302                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-2047               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-12287       282782     95.61%     95.61% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-14335        12822      4.34%     99.94% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-16383           70      0.02%     99.97% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-18431           14      0.00%     99.97% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-20479           11      0.00%     99.98% # Write request-response latency
system.Lmon2.writeLatencyHist::20480-22527           16      0.01%     99.98% # Write request-response latency
system.Lmon2.writeLatencyHist::22528-24575           15      0.01%     99.99% # Write request-response latency
system.Lmon2.writeLatencyHist::24576-26623           22      0.01%     99.99% # Write request-response latency
system.Lmon2.writeLatencyHist::26624-28671           19      0.01%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::28672-30719            1      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total           295772                       # Write request-response latency
system.Lmon2.ittReadRead::samples              636548                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           84121.571350                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          59112.652059                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                  276      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000             1689      0.27%      0.31% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000            3941      0.62%      0.93% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000            7192      1.13%      2.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000           12291      1.93%      3.99% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000           19447      3.06%      7.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000           25193      3.96%     11.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000           26936      4.23%     15.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000           27175      4.27%     19.50% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000           30641      4.81%     24.32% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000           41028      6.45%     30.76% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000           45962      7.22%     37.98% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000           35410      5.56%     43.54% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000           30085      4.73%     48.27% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000           28076      4.41%     52.68% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000           28937      4.55%     57.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000           19251      3.02%     60.25% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000           16343      2.57%     62.82% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000           12234      1.92%     64.74% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000          11720      1.84%     66.58% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows            212721     33.42%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          11945000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                636548                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples            297438                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         180420.450649                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        317310.780191                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                 19      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000            203      0.07%      0.07% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000           558      0.19%      0.26% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000          1202      0.40%      0.67% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000          2058      0.69%      1.36% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000          3027      1.02%      2.38% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000          3908      1.31%      3.69% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000          4913      1.65%      5.34% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000          5341      1.80%      7.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000          6177      2.08%      9.21% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000          7391      2.48%     11.70% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000          7559      2.54%     14.24% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000          6548      2.20%     16.44% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000          6453      2.17%     18.61% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000          5853      1.97%     20.58% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000          6371      2.14%     22.72% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000          3830      1.29%     24.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000          4483      1.51%     25.52% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000         22803      7.67%     33.18% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000         8810      2.96%     36.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows          189931     63.86%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value            2000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       149804000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total              297438                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                933986                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             57332.142024                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            32667.868557                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                    507      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000               3354      0.36%      0.41% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000              7862      0.84%      1.26% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000             15104      1.62%      2.87% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000             27004      2.89%      5.76% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000             40945      4.38%     10.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000             54069      5.79%     15.94% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000             60284      6.45%     22.39% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000             62679      6.71%     29.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000             70713      7.57%     36.67% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000             88180      9.44%     46.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000             95507     10.23%     56.34% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000             83318      8.92%     65.26% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000             70087      7.50%     72.76% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000             64321      6.89%     79.65% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000             63851      6.84%     86.49% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000             58839      6.30%     92.79% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000             27888      2.99%     95.77% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000             20499      2.19%     97.97% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000             8914      0.95%     98.92% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               10061      1.08%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            11945000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                  933986                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.137229                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.345746                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             4624     86.33%     86.33% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              729     13.61%     99.94% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                3      0.06%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean     0.062920                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev     0.242842                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            5019     93.71%     93.71% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1             337      6.29%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              5356                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean           118.842980                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev           14.156699                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-7                     6      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-15                    6      0.11%      0.22% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-23                   2      0.04%      0.26% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-31                   2      0.04%      0.30% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-39                   1      0.02%      0.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-47                   0      0.00%      0.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-55                   1      0.02%      0.34% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-63                   1      0.02%      0.35% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-71                   0      0.00%      0.35% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-79                  14      0.26%      0.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-87                  63      1.18%      1.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::88-95                 148      2.76%      4.56% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-103                380      7.09%     11.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::104-111               728     13.59%     25.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-119              1241     23.17%     48.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::120-127              1416     26.44%     74.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-135               878     16.39%     91.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::136-143               351      6.55%     97.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-151                96      1.79%     99.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::152-159                22      0.41%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                5356                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             5356                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean           55.530993                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev          13.030825                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-7                   10      0.19%      0.19% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-15                   6      0.11%      0.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-23                 22      0.41%      0.71% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-31                103      1.92%      2.63% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-39                348      6.50%      9.13% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::40-47                883     16.49%     25.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::48-55               1430     26.70%     52.32% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::56-63               1245     23.24%     75.56% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::64-71                711     13.27%     88.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::72-79                380      7.09%     95.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::80-87                145      2.71%     98.64% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::88-95                 59      1.10%     99.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::96-103                14      0.26%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::104-111                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::112-119                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::120-127                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::128-135                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::136-143                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::144-151                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::152-159                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               5356                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples       637168                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean       3.352486                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean      2.272256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev     16.228690                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15         634555     99.59%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%     99.59% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271         2613      0.41%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total        637168                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples       296817                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean      4.059114                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean     2.581362                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev    18.779768                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15        295181     99.45%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%     99.45% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         1636      0.55%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total       296817                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     39852931.292009                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    24808625.363631                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         3327     62.12%     62.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1598     29.84%     91.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          368      6.87%     98.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08           45      0.84%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08            2      0.04%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08            1      0.02%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08            4      0.07%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.02%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            4      0.07%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.04%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        39877971.481040      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   2136097                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    22474906.646751                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   16999366.426670                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         4044     75.50%     75.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07         1212     22.63%     98.13% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           84      1.57%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08            8      0.15%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            5      0.09%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           5356                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       22492208.140341      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                1204814                       # Number of bytes written
system.Lmon3.readLatencyHist::samples          637168                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       11934.755826                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      11665.338627                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev       5883.691954                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383          634251     99.54%     99.54% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767          304      0.05%     99.59% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            0      0.00%     99.59% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%     99.59% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            0      0.00%     99.59% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303         2295      0.36%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687           70      0.01%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071           59      0.01%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455           50      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839           63      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223           42      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375           26      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total            637168                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples         295181                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean      11599.742870                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11595.062195                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev       353.034576                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-2047               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-12287       282109     95.57%     95.57% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-14335        12922      4.38%     99.95% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-16383           69      0.02%     99.97% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-18431           16      0.01%     99.98% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-20479           15      0.01%     99.98% # Write request-response latency
system.Lmon3.writeLatencyHist::20480-22527           17      0.01%     99.99% # Write request-response latency
system.Lmon3.writeLatencyHist::22528-24575            9      0.00%     99.99% # Write request-response latency
system.Lmon3.writeLatencyHist::24576-26623            9      0.00%     99.99% # Write request-response latency
system.Lmon3.writeLatencyHist::26624-28671           15      0.01%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total           295181                       # Write request-response latency
system.Lmon3.ittReadRead::samples              637168                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           84278.805590                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          195857.000983                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                  273      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000             1663      0.26%      0.30% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000            3847      0.60%      0.91% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000            7170      1.13%      2.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000           12203      1.92%      3.95% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000           19685      3.09%      7.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000           25200      3.96%     10.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000           26877      4.22%     15.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000           27305      4.29%     19.50% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000           30455      4.78%     24.28% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000           41366      6.49%     30.77% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000           46203      7.25%     38.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000           35972      5.65%     43.66% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000           30557      4.80%     48.46% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000           27722      4.35%     52.81% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000           28830      4.52%     57.34% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000           19585      3.07%     60.41% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000           16270      2.55%     62.96% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000           12065      1.89%     64.86% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000          11679      1.83%     66.69% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows            212241     33.31%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         149237000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                637168                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples            296817                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         180348.329105                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        166291.097352                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                 15      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000            206      0.07%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000           528      0.18%      0.25% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000          1170      0.39%      0.65% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000          2148      0.72%      1.37% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000          3086      1.04%      2.41% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000          4017      1.35%      3.76% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000          4619      1.56%      5.32% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000          5196      1.75%      7.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000          6297      2.12%      9.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000          7288      2.46%     11.65% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000          7522      2.53%     14.18% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000          6524      2.20%     16.38% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000          6475      2.18%     18.56% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000          6101      2.06%     20.62% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000          6250      2.11%     22.72% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000          3884      1.31%     24.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000          4398      1.48%     25.51% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000         22815      7.69%     33.20% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000         9046      3.05%     36.25% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows          189232     63.75%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value            2000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value        24029000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total              296817                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                933985                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             57335.823380                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            32816.572080                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                    540      0.06%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000               3250      0.35%      0.41% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000              7715      0.83%      1.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000             14990      1.60%      2.84% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000             26899      2.88%      5.72% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000             41464      4.44%     10.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000             54055      5.79%     15.94% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000             59010      6.32%     22.26% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000             61782      6.61%     28.88% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000             70872      7.59%     36.46% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000             89066      9.54%     46.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000             96616     10.34%     56.35% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000             84943      9.09%     65.44% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000             70678      7.57%     73.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000             63622      6.81%     79.82% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000             62833      6.73%     86.55% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000             58880      6.30%     92.85% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000             27345      2.93%     95.78% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000             20455      2.19%     97.97% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000             8958      0.96%     98.93% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               10012      1.07%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12762000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                  933985                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.136856                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.344812                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             4625     86.35%     86.35% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              729     13.61%     99.96% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                2      0.04%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         5356                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean     0.059933                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev     0.237384                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            5035     94.01%     94.01% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1             321      5.99%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              5356                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean           118.958925                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev           14.308075                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-7                     6      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-15                    3      0.06%      0.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-23                   6      0.11%      0.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-31                   1      0.02%      0.30% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-39                   1      0.02%      0.32% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-47                   0      0.00%      0.32% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-55                   1      0.02%      0.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-63                   0      0.00%      0.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-71                   4      0.07%      0.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-79                  13      0.24%      0.65% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-87                  55      1.03%      1.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::88-95                 165      3.08%      4.76% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-103                334      6.24%     11.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::104-111               788     14.71%     25.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-119              1262     23.56%     49.27% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::120-127              1303     24.33%     73.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-135               889     16.60%     90.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::136-143               392      7.32%     97.52% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-151               115      2.15%     99.66% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::152-159                18      0.34%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                5356                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             5356                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean           55.414862                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev          13.205933                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-7                   13      0.24%      0.24% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-15                   4      0.07%      0.32% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-23                 15      0.28%      0.60% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-31                119      2.22%      2.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-39                393      7.34%     10.16% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::40-47                899     16.78%     26.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::48-55               1310     24.46%     51.40% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::56-63               1255     23.43%     74.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::64-71                793     14.81%     89.64% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::72-79                324      6.05%     95.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::80-87                161      3.01%     98.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::88-95                 55      1.03%     99.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::96-103                13      0.24%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::104-111                2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::112-119                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::120-127                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::128-135                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::136-143                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::144-151                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::152-159                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               5356                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples      2549578                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean        3.380809                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean       2.271709                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev      16.464777                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15         2538814     99.58%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%     99.58% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        10764      0.42%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total        2549578                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples      1186374                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean       4.096699                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean      2.586412                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev     19.003115                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15        1179677     99.44%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%     99.44% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         6697      0.56%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total       1186374                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      160807057.505601                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     75953493.969441                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08          960     17.92%     17.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         4371     81.61%     99.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08            2      0.04%     99.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08            2      0.04%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08            4      0.07%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            2      0.04%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            3      0.06%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            3      0.06%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            1      0.02%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.06%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            2      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             5356                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         160897545.168666      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                    8618612                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          5356                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     90617214.339059                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    45358437.053323                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         4694     87.64%     87.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          650     12.14%     99.78% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08            1      0.02%     99.79% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08            6      0.11%     99.91% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08            2      0.04%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            5356                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        90733517.680923      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 4860217                       # Number of bytes written
system.Hmon.readLatencyHist::samples          2549574                       # Read request-response latency
system.Hmon.readLatencyHist::mean        20462.939495                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       20221.020945                       # Read request-response latency
system.Hmon.readLatencyHist::stdev        5957.655094                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767          2536112     99.47%     99.47% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535         2702      0.11%     99.58% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303            0      0.00%     99.58% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071         9905      0.39%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839          447      0.02%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607          287      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375            9      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          106      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total            2549574                       # Read request-response latency
system.Hmon.writeLatencyHist::samples         1179677                       # Write request-response latency
system.Hmon.writeLatencyHist::mean       20078.277359                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20070.717642                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev        663.125743                       # Write request-response latency
system.Hmon.writeLatencyHist::0-4095                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-20479      1113599     94.40%     94.40% # Write request-response latency
system.Hmon.writeLatencyHist::20480-24575        63745      5.40%     99.80% # Write request-response latency
system.Hmon.writeLatencyHist::24576-28671          711      0.06%     99.86% # Write request-response latency
system.Hmon.writeLatencyHist::28672-32767          650      0.06%     99.92% # Write request-response latency
system.Hmon.writeLatencyHist::32768-36863          599      0.05%     99.97% # Write request-response latency
system.Hmon.writeLatencyHist::36864-40959          110      0.01%     99.98% # Write request-response latency
system.Hmon.writeLatencyHist::40960-45055          114      0.01%     99.99% # Write request-response latency
system.Hmon.writeLatencyHist::45056-49151          144      0.01%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::49152-53247            5      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::53248-57343            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::57344-61439            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::61440-65535            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::65536-69631            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::69632-73727            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::73728-77823            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::77824-81919            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total           1179677                       # Write request-response latency
system.Hmon.ittReadRead::samples              2549578                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            21003.974775                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           23455.806303                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                608393     23.86%     23.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000            380210     14.91%     38.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000           285361     11.19%     49.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000           240271      9.42%     59.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000           216927      8.51%     67.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000           191437      7.51%     75.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000           138220      5.42%     80.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            99449      3.90%     84.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            78065      3.06%     87.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            68616      2.69%     90.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            70361      2.76%     93.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            54423      2.13%     95.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            31583      1.24%     96.62% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000            23043      0.90%     97.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            18744      0.74%     98.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000            16150      0.63%     98.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000            10372      0.41%     99.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             7142      0.28%     99.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4221      0.17%     99.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            3043      0.12%     99.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows               3547      0.14%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           10226000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                2549578                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples            1186374                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          45150.887494                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         51510.873046                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000              107575      9.07%      9.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000           83754      7.06%     16.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000          75671      6.38%     22.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000          85796      7.23%     29.74% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000          76609      6.46%     36.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000          69250      5.84%     42.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000          61371      5.17%     47.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000          57021      4.81%     52.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000          51033      4.30%     56.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000          50883      4.29%     60.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000          50659      4.27%     64.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000          46983      3.96%     68.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000          38962      3.28%     72.12% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000          37904      3.19%     75.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000          35988      3.03%     78.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000          39247      3.31%     81.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000          26562      2.24%     83.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000          28433      2.40%     86.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000         114556      9.66%     95.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000         11906      1.00%     96.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            36211      3.05%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value             1000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         35389000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total              1186374                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                3735952                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              14337.935552                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             18814.464927                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                 1201106     32.15%     32.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000              686862     18.39%     50.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000             490892     13.14%     63.67% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000             387751     10.38%     74.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000             306831      8.21%     82.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000             225803      6.04%     88.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000             146719      3.93%     92.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              93791      2.51%     94.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              65208      1.75%     96.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              49137      1.32%     97.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              36115      0.97%     98.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              21446      0.57%     99.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              10804      0.29%     99.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               6003      0.16%     99.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               3702      0.10%     99.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2151      0.06%     99.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                826      0.02%     99.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                284      0.01%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                127      0.00%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                35      0.00%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                  359      0.01%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             14697000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                  3735952                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         5356                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.973301                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.961945                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              2020     37.71%     37.71% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1915     35.75%     73.47% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2              1032     19.27%     92.74% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               329      6.14%     98.88% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                54      1.01%     99.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 5      0.09%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 1      0.02%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          5356                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         5356                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean      0.438387                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev     0.636674                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3382     63.14%     63.14% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1             1647     30.75%     93.89% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2              285      5.32%     99.22% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3               37      0.69%     99.91% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                5      0.09%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         5356                       # Outstanding write transactions
system.Hmon.readTransHist::samples               5356                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            476.005414                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            25.416570                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-31                     6      0.11%      0.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-63                    3      0.06%      0.17% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-95                    5      0.09%      0.26% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-127                   2      0.04%      0.30% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-159                  1      0.02%      0.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-191                  0      0.00%      0.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-223                  1      0.02%      0.34% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-255                  1      0.02%      0.35% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-287                  1      0.02%      0.37% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-319                  0      0.00%      0.37% # Histogram of read transactions per sample period
system.Hmon.readTransHist::320-351                  1      0.02%      0.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::352-383                  1      0.02%      0.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::384-415                  3      0.06%      0.47% # Histogram of read transactions per sample period
system.Hmon.readTransHist::416-447                  7      0.13%      0.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::448-479               3048     56.91%     57.51% # Histogram of read transactions per sample period
system.Hmon.readTransHist::480-511               2276     42.49%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::512-543                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::544-575                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::576-607                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::608-639                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 5356                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              5356                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean           221.491598                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev           12.569305                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-15                    8      0.15%      0.15% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-31                   3      0.06%      0.21% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-47                   4      0.07%      0.28% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-63                   1      0.02%      0.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-79                   0      0.00%      0.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::80-95                   0      0.00%      0.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::96-111                  2      0.04%      0.34% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::112-127                 1      0.02%      0.35% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::128-143                 0      0.00%      0.35% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::144-159                 2      0.04%      0.39% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::160-175                 1      0.02%      0.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::176-191                 2      0.04%      0.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::192-207                 1      0.02%      0.47% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::208-223              3645     68.05%     68.52% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::224-239              1675     31.27%     99.79% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::240-255                11      0.21%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                5356                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     6861044                       # DTB read hits
system.cpu0.dtb.read_misses                       113                       # DTB read misses
system.cpu0.dtb.write_hits                    2674238                       # DTB write hits
system.cpu0.dtb.write_misses                        8                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 6861157                       # DTB read accesses
system.cpu0.dtb.write_accesses                2674246                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          9535282                       # DTB hits
system.cpu0.dtb.misses                            121                       # DTB misses
system.cpu0.dtb.accesses                      9535403                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    23793983                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                23793983                       # ITB inst accesses
system.cpu0.itb.hits                         23793983                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     23793983                       # DTB accesses
system.cpu0.numCycles                       107043136                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   21397202                       # Number of instructions committed
system.cpu0.committedOps                     22333177                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             21301225                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     931649                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       933823                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    21301225                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           34447662                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          17228180                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            87585003                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            7945142                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      9535830                       # number of memory refs
system.cpu0.num_load_insts                    6861257                       # Number of load instructions
system.cpu0.num_store_insts                   2674573                       # Number of store instructions
system.cpu0.num_idle_cycles              93307.837314                       # Number of idle cycles
system.cpu0.num_busy_cycles              106949828.162686                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999128                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000872                       # Percentage of idle cycles
system.cpu0.Branches                          1963883                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 12529507     56.10%     56.10% # Class of executed instruction
system.cpu0.op_class::IntMult                  268500      1.20%     57.30% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.30% # Class of executed instruction
system.cpu0.op_class::MemRead                 6861257     30.72%     88.02% # Class of executed instruction
system.cpu0.op_class::MemWrite                2674573     11.98%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  22333839                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              666                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24127390                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              666                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         36227.312312                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         47588632                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        47588632                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     23793317                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       23793317                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     23793317                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        23793317                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     23793317                       # number of overall hits
system.cpu0.icache.overall_hits::total       23793317                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          666                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          666                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          666                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           666                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          666                       # number of overall misses
system.cpu0.icache.overall_misses::total          666                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     16520960                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16520960                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     16520960                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16520960                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     16520960                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16520960                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     23793983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     23793983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     23793983                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     23793983                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     23793983                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     23793983                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 24806.246246                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24806.246246                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 24806.246246                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24806.246246                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 24806.246246                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24806.246246                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          666                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          666                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          666                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          666                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          666                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          666                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     15161040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     15161040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     15161040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     15161040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     15161040                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     15161040                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 22764.324324                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22764.324324                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 22764.324324                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22764.324324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 22764.324324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22764.324324                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               144                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             2909                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          250.523666                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9024979                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2909                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          3102.433482                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   250.523666                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.978608                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978608                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         18143679                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        18143679                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      6540374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6540374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      2526569                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2526569                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           51                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           51                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data           71                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data           70                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      9066943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9066943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      9066994                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9066994                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data         2987                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2987                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data           97                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           23                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data           31                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data           30                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data         3084                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3084                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data         3107                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3107                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data    229758943                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    229758943                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data      3262998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3262998                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data       536998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       536998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data       729000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       729000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data         4500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         4500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data    233021941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    233021941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data    233021941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    233021941                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      6543361                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6543361                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      2526666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2526666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      9070027                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9070027                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      9070101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9070101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.000456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000456                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000038                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.310811                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.310811                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.303922                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.303922                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.000340                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000340                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.000343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 76919.632742                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76919.632742                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 33639.154639                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33639.154639                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 17322.516129                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17322.516129                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data        24300                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        24300                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 75558.346628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75558.346628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 74999.015449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74999.015449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          174                       # number of writebacks
system.cpu0.dcache.writebacks::total              174                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data         2987                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2987                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data           97                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           23                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data           28                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data         3084                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3084                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data         3107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3107                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data    223731055                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    223731055                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data      3067002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      3067002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       439502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       439502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data       675000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       675000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data    226798057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    226798057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data    227237559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    227237559                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data  13388945033                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total  13388945033                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data   6137390011                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   6137390011                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data  19526335044                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total  19526335044                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.310811                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.310811                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.000340                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.000343                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 74901.591898                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74901.591898                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 31618.577320                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31618.577320                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 19108.782609                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 19108.782609                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  9388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 24107.142857                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 24107.142857                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 73540.226005                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73540.226005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 73137.289668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73137.289668                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             16037                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     6850321                       # DTB read hits
system.cpu1.dtb.read_misses                       110                       # DTB read misses
system.cpu1.dtb.write_hits                    2670248                       # DTB write hits
system.cpu1.dtb.write_misses                        5                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 6850431                       # DTB read accesses
system.cpu1.dtb.write_accesses                2670253                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          9520569                       # DTB hits
system.cpu1.dtb.misses                            115                       # DTB misses
system.cpu1.dtb.accesses                      9520684                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    23754979                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                23754979                       # ITB inst accesses
system.cpu1.itb.hits                         23754979                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     23754979                       # DTB accesses
system.cpu1.numCycles                       106931200                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   21362617                       # Number of instructions committed
system.cpu1.committedOps                     22296854                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             21266437                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     930073                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       932292                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    21266437                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           34392842                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          17199570                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            87443963                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            7932899                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      9521159                       # number of memory refs
system.cpu1.num_load_insts                    6850523                       # Number of load instructions
system.cpu1.num_store_insts                   2670636                       # Number of store instructions
system.cpu1.num_idle_cycles              217377.525727                       # Number of idle cycles
system.cpu1.num_busy_cycles              106713822.474273                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.997967                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.002033                       # Percentage of idle cycles
system.cpu1.Branches                          1960781                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12508638     56.10%     56.10% # Class of executed instruction
system.cpu1.op_class::IntMult                  267754      1.20%     57.30% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     57.30% # Class of executed instruction
system.cpu1.op_class::MemRead                 6850523     30.72%     88.02% # Class of executed instruction
system.cpu1.op_class::MemWrite                2670636     11.98%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  22297553                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              608                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24069461                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         39587.929276                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47510566                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47510566                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     23754371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23754371                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     23754371                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23754371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     23754371                       # number of overall hits
system.cpu1.icache.overall_hits::total       23754371                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          608                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          608                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          608                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           608                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          608                       # number of overall misses
system.cpu1.icache.overall_misses::total          608                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     35329417                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35329417                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     35329417                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35329417                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     35329417                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35329417                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     23754979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23754979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     23754979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23754979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     23754979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23754979                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 58107.593750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58107.593750                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 58107.593750                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58107.593750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 58107.593750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58107.593750                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          608                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     34046583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34046583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     34046583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34046583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     34046583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34046583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 55997.669408                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55997.669408                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 55997.669408                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55997.669408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 55997.669408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55997.669408                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               125                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             2993                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          245.595284                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9804055                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2993                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          3275.661544                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   245.595284                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.959357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.959357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         18115885                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        18115885                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      6530210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6530210                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      2522613                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2522613                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           44                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data          124                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          124                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data           63                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      9052823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9052823                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      9052867                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9052867                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data         3117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3117                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data           77                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           25                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data           34                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           32                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data         3194                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3194                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data         3219                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3219                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data    237254404                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    237254404                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data      3213497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3213497                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      1851499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1851499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data       966999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       966999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        99500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        99500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data    240467901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    240467901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data    240467901                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    240467901                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      6533327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6533327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      2522690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2522690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      9056017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9056017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      9056086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9056086                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.000477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000031                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.362319                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.362319                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.215190                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.215190                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.336842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.336842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.000353                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.000355                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000355                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 76116.266923                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76116.266923                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 41733.727273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41733.727273                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 54455.852941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54455.852941                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 30218.718750                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 30218.718750                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 75287.382905                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75287.382905                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 74702.671948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74702.671948                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          169                       # number of writebacks
system.cpu1.dcache.writebacks::total              169                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           21                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data         3117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3117                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data           77                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           25                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           13                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data         3194                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3194                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data         3219                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3219                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data    230942596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    230942596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data      3056503                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3056503                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1010501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1010501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data       826000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       826000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data       910001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       910001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        95500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        95500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data    233999099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    233999099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data    235009600                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    235009600                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data  13353862511                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total  13353862511                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data   6138072999                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total   6138072999                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data  19491935510                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  19491935510                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.362319                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.362319                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.082278                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.082278                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.315789                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.000353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.000355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 74091.304459                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74091.304459                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 39694.844156                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39694.844156                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 40420.040000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40420.040000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 63538.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63538.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 30333.366667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 30333.366667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 73262.084847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73262.084847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 73007.020814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73007.020814                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             15728                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     6854605                       # DTB read hits
system.cpu2.dtb.read_misses                       111                       # DTB read misses
system.cpu2.dtb.write_hits                    2671799                       # DTB write hits
system.cpu2.dtb.write_misses                        5                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 6854716                       # DTB read accesses
system.cpu2.dtb.write_accesses                2671804                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          9526404                       # DTB hits
system.cpu2.dtb.misses                            116                       # DTB misses
system.cpu2.dtb.accesses                      9526520                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    23770589                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                23770590                       # ITB inst accesses
system.cpu2.itb.hits                         23770589                       # DTB hits
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.accesses                     23770590                       # DTB accesses
system.cpu2.numCycles                       106940569                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   21376399                       # Number of instructions committed
system.cpu2.committedOps                     22311245                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             21280238                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     930703                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       932875                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    21280238                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           34414502                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          17210940                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            87499933                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            7937735                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      9526975                       # number of memory refs
system.cpu2.num_load_insts                    6854804                       # Number of load instructions
system.cpu2.num_store_insts                   2672171                       # Number of store instructions
system.cpu2.num_idle_cycles              206025.875805                       # Number of idle cycles
system.cpu2.num_busy_cycles              106734543.124195                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.998073                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.001927                       # Percentage of idle cycles
system.cpu2.Branches                          1961993                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 12516890     56.10%     56.10% # Class of executed instruction
system.cpu2.op_class::IntMult                  268058      1.20%     57.30% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     57.30% # Class of executed instruction
system.cpu2.op_class::MemRead                 6854804     30.72%     88.02% # Class of executed instruction
system.cpu2.op_class::MemWrite                2672171     11.98%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  22311925                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      51                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              613                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24066530                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              613                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         39260.244698                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47541791                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47541791                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     23769976                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23769976                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     23769976                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23769976                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     23769976                       # number of overall hits
system.cpu2.icache.overall_hits::total       23769976                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          613                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          613                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          613                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           613                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          613                       # number of overall misses
system.cpu2.icache.overall_misses::total          613                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     11649452                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11649452                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     11649452                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11649452                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     11649452                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11649452                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     23770589                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23770589                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     23770589                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23770589                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     23770589                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23770589                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst        19004                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        19004                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst        19004                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        19004                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst        19004                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        19004                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          613                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          613                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          613                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     10395548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10395548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     10395548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10395548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     10395548                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10395548                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 16958.479608                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16958.479608                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 16958.479608                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16958.479608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 16958.479608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16958.479608                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               139                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             2954                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          249.661507                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1400379                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2954                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           474.061950                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   249.661507                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.975240                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975240                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18126886                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18126886                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      6534258                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6534258                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      2524147                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2524147                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           44                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data          111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data           59                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      9058405                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         9058405                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      9058449                       # number of overall hits
system.cpu2.dcache.overall_hits::total        9058449                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data         3060                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3060                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data           89                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           26                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           34                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           37                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data         3149                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3149                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data         3175                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3175                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data    230131926                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    230131926                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      3697999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3697999                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data       885994                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       885994                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data       906000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       906000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       109999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       109999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data    233829925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    233829925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data    233829925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    233829925                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      6537318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6537318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      2524236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2524236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      9061554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9061554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      9061624                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9061624                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.000468                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000035                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000035                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.371429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.371429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.234483                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.234483                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.385417                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.385417                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.000348                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.000350                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000350                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 75206.511765                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75206.511765                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 41550.550562                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41550.550562                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 26058.647059                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26058.647059                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 24486.486486                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 24486.486486                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 74255.295332                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74255.295332                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 73647.220472                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73647.220472                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu2.dcache.writebacks::total              191                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           21                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data         3060                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3060                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data           89                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           26                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data           13                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data         3149                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3149                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data         3175                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3175                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data    223953066                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    223953066                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data      3519001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3519001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       533002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       533002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data       334004                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       334004                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       842000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       842000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       103001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       103001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data    227472067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    227472067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data    228005069                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    228005069                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data  13368679013                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total  13368679013                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data   6138862503                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   6138862503                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data  19507541516                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total  19507541516                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.371429                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.371429                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.089655                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.089655                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.364583                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.364583                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.000348                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000348                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.000350                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000350                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 73187.276471                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73187.276471                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 39539.337079                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39539.337079                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 20500.076923                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 20500.076923                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 25692.615385                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25692.615385                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 24057.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 24057.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 72236.286758                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 72236.286758                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 71812.620157                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 71812.620157                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             15678                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     6855242                       # DTB read hits
system.cpu3.dtb.read_misses                       112                       # DTB read misses
system.cpu3.dtb.write_hits                    2672074                       # DTB write hits
system.cpu3.dtb.write_misses                        5                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 6855354                       # DTB read accesses
system.cpu3.dtb.write_accesses                2672079                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          9527316                       # DTB hits
system.cpu3.dtb.misses                            117                       # DTB misses
system.cpu3.dtb.accesses                      9527433                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    23772769                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                23772769                       # ITB inst accesses
system.cpu3.itb.hits                         23772769                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     23772769                       # DTB accesses
system.cpu3.numCycles                       106948755                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   21378354                       # Number of instructions committed
system.cpu3.committedOps                     22313363                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             21282265                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     930794                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       932943                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    21282265                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           34417659                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          17212655                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            87508071                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            7938357                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      9527849                       # number of memory refs
system.cpu3.num_load_insts                    6855441                       # Number of load instructions
system.cpu3.num_store_insts                   2672408                       # Number of store instructions
system.cpu3.num_idle_cycles              200101.787922                       # Number of idle cycles
system.cpu3.num_busy_cycles              106748653.212078                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.998129                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.001871                       # Percentage of idle cycles
system.cpu3.Branches                          1962159                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 12518052     56.10%     56.10% # Class of executed instruction
system.cpu3.op_class::IntMult                  268102      1.20%     57.30% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.30% # Class of executed instruction
system.cpu3.op_class::MemRead                 6855441     30.72%     88.02% # Class of executed instruction
system.cpu3.op_class::MemWrite                2672408     11.98%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  22314005                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              615                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24050102                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         39105.856911                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47546153                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47546153                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     23772154                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23772154                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     23772154                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23772154                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     23772154                       # number of overall hits
system.cpu3.icache.overall_hits::total       23772154                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          615                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          615                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          615                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           615                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          615                       # number of overall misses
system.cpu3.icache.overall_misses::total          615                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     11756460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11756460                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     11756460                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11756460                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     11756460                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11756460                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     23772769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23772769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     23772769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23772769                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     23772769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23772769                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000026                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000026                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 19116.195122                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19116.195122                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 19116.195122                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19116.195122                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 19116.195122                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19116.195122                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          615                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          615                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          615                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     10503540                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     10503540                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     10503540                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     10503540                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     10503540                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     10503540                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 17078.926829                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17078.926829                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 17078.926829                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17078.926829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 17078.926829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17078.926829                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               128                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             2990                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          248.910370                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1394875                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2990                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           466.513378                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   248.910370                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.972306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.972306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         18128658                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        18128658                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      6534852                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        6534852                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      2524426                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2524426                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           46                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           46                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data           74                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data           61                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      9059278                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         9059278                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      9059324                       # number of overall hits
system.cpu3.dcache.overall_hits::total        9059324                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data         3099                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3099                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data           90                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           23                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data           30                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data           32                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data         3189                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3189                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data         3212                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3212                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data    230219403                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    230219403                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data      3339499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3339499                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data       448498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       448498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data       851500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       851500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data    233558902                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    233558902                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data    233558902                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    233558902                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      6537951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6537951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      2524516                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2524516                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      9062467                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9062467                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      9062536                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9062536                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.000474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000474                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000036                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000036                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.288462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.288462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.344086                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.344086                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.000352                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000352                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.000354                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 74288.287512                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74288.287512                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 37105.544444                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37105.544444                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 14949.933333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14949.933333                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 26609.375000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 26609.375000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 73238.915648                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73238.915648                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 72714.477584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 72714.477584                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          189                       # number of writebacks
system.cpu3.dcache.writebacks::total              189                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           20                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data         3099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3099                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           23                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           10                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data           31                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data         3189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data         3212                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3212                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data    223946591                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    223946591                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data      3158501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3158501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       310002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       310002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data       127500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       127500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data       791500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       791500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data    227105092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    227105092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data    227415094                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    227415094                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data  13369388008                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total  13369388008                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data   6138709510                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total   6138709510                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data  19508097518                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  19508097518                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.096154                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.000352                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000352                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.000354                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 72264.146822                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72264.146822                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 35094.455556                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 35094.455556                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 13478.347826                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 13478.347826                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data        12750                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12750                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25532.258065                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25532.258065                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 71215.143305                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 71215.143305                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 70801.710461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 70801.710461                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             15570                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     6863068                       # DTB read hits
system.cpu4.dtb.read_misses                       108                       # DTB read misses
system.cpu4.dtb.write_hits                    2674900                       # DTB write hits
system.cpu4.dtb.write_misses                        5                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 6863176                       # DTB read accesses
system.cpu4.dtb.write_accesses                2674905                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          9537968                       # DTB hits
system.cpu4.dtb.misses                            113                       # DTB misses
system.cpu4.dtb.accesses                      9538081                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    23801723                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                23801723                       # ITB inst accesses
system.cpu4.itb.hits                         23801723                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     23801723                       # DTB accesses
system.cpu4.numCycles                       106980024                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   21404028                       # Number of instructions committed
system.cpu4.committedOps                     22340239                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             21307889                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                     931956                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       934156                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    21307889                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           34458097                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          17233754                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            87612220                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            7947513                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      9538480                       # number of memory refs
system.cpu4.num_load_insts                    6863260                       # Number of load instructions
system.cpu4.num_store_insts                   2675220                       # Number of store instructions
system.cpu4.num_idle_cycles              151440.327438                       # Number of idle cycles
system.cpu4.num_busy_cycles              106828583.672562                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.998584                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.001416                       # Percentage of idle cycles
system.cpu4.Branches                          1964523                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 12533736     56.10%     56.10% # Class of executed instruction
system.cpu4.op_class::IntMult                  268652      1.20%     57.30% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     57.30% # Class of executed instruction
system.cpu4.op_class::MemRead                 6863260     30.72%     88.03% # Class of executed instruction
system.cpu4.op_class::MemWrite                2675220     11.97%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  22340870                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              637                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           24061049                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              637                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         37772.447410                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         47604083                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        47604083                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     23801086                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       23801086                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     23801086                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        23801086                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     23801086                       # number of overall hits
system.cpu4.icache.overall_hits::total       23801086                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst          637                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          637                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst          637                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           637                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst          637                       # number of overall misses
system.cpu4.icache.overall_misses::total          637                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     13664447                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     13664447                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     13664447                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     13664447                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     13664447                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     13664447                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     23801723                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     23801723                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     23801723                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     23801723                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     23801723                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     23801723                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000027                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000027                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 21451.251177                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 21451.251177                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 21451.251177                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 21451.251177                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 21451.251177                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 21451.251177                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst          637                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst          637                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          637                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst          637                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          637                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     12363553                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     12363553                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     12363553                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     12363553                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     12363553                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     12363553                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 19409.031397                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 19409.031397                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 19409.031397                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 19409.031397                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 19409.031397                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 19409.031397                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               151                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements             2970                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          249.009713                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           10557459                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2970                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          3554.700000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   249.009713                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.972694                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.972694                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         18148845                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        18148845                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      6542157                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        6542157                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      2527254                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2527254                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           52                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           52                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data           71                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data           63                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      9069411                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         9069411                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      9069463                       # number of overall hits
system.cpu4.dcache.overall_hits::total        9069463                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data         3075                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3075                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data           85                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           22                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data           28                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data           34                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data         3160                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3160                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data         3182                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3182                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data    187532902                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    187532902                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data      3122498                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3122498                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data       478000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       478000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data       887499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total       887499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data    190655400                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    190655400                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data    190655400                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    190655400                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      6545232                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      6545232                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      2527339                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2527339                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      9072571                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      9072571                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      9072645                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9072645                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.000470                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000034                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000034                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.297297                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.297297                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.282828                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.282828                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.350515                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.350515                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.000348                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.000351                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 60986.309593                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 60986.309593                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 36735.270588                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 36735.270588                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 17071.428571                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 17071.428571                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 26102.911765                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 26102.911765                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 60333.987342                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 60333.987342                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 59916.844752                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 59916.844752                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          589                       # number of writebacks
system.cpu4.dcache.writebacks::total              589                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           20                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data         3075                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3075                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data           85                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           22                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data           33                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data         3160                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3160                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data         3182                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3182                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data    181302092                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    181302092                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data      2950502                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2950502                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data       140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data       820501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total       820501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data    184252594                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    184252594                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data    184582594                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    184582594                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data  13391695011                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total  13391695011                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data   6141176510                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total   6141176510                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data  19532871521                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total  19532871521                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000034                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.297297                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.297297                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.080808                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.080808                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.340206                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.340206                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.000348                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000348                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.000351                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000351                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 58960.029919                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 58960.029919                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 34711.788235                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 34711.788235                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data        15000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total        15000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data        17500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total        17500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 24863.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 24863.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 58307.782911                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 58307.782911                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 58008.357637                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 58008.357637                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             15209                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     6860996                       # DTB read hits
system.cpu5.dtb.read_misses                       109                       # DTB read misses
system.cpu5.dtb.write_hits                    2674183                       # DTB write hits
system.cpu5.dtb.write_misses                        5                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 6861105                       # DTB read accesses
system.cpu5.dtb.write_accesses                2674188                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          9535179                       # DTB hits
system.cpu5.dtb.misses                            114                       # DTB misses
system.cpu5.dtb.accesses                      9535293                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    23794341                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                23794341                       # ITB inst accesses
system.cpu5.itb.hits                         23794341                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     23794341                       # DTB accesses
system.cpu5.numCycles                       106957875                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   21397512                       # Number of instructions committed
system.cpu5.committedOps                     22333514                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             21301363                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     931646                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       933954                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    21301363                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           34448456                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          17228233                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            87586138                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            7945428                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      9535790                       # number of memory refs
system.cpu5.num_load_insts                    6861191                       # Number of load instructions
system.cpu5.num_store_insts                   2674599                       # Number of store instructions
system.cpu5.num_idle_cycles              207349.178457                       # Number of idle cycles
system.cpu5.num_busy_cycles              106750525.821543                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.998061                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.001939                       # Percentage of idle cycles
system.cpu5.Branches                          1964019                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 12529961     56.10%     56.10% # Class of executed instruction
system.cpu5.op_class::IntMult                  268491      1.20%     57.30% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     57.30% # Class of executed instruction
system.cpu5.op_class::MemRead                 6861191     30.72%     88.02% # Class of executed instruction
system.cpu5.op_class::MemWrite                2674599     11.98%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  22334244                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     104                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              640                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           24006697                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              640                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         37510.464063                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         47589322                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        47589322                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     23793701                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       23793701                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     23793701                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        23793701                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     23793701                       # number of overall hits
system.cpu5.icache.overall_hits::total       23793701                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          640                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          640                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          640                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           640                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          640                       # number of overall misses
system.cpu5.icache.overall_misses::total          640                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     12843930                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     12843930                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     12843930                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     12843930                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     12843930                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     12843930                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     23794341                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     23794341                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     23794341                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     23794341                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     23794341                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     23794341                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000027                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000027                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 20068.640625                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 20068.640625                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 20068.640625                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 20068.640625                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 20068.640625                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 20068.640625                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          640                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          640                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          640                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          640                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     11521070                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     11521070                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     11521070                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     11521070                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     11521070                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     11521070                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 18001.671875                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 18001.671875                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 18001.671875                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 18001.671875                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 18001.671875                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 18001.671875                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               128                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements             2979                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          249.228926                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            9099141                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2979                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          3054.427996                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   249.228926                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.973550                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.973550                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         18143606                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        18143606                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      6540126                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        6540126                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      2526529                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2526529                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           50                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           50                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          158                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data           58                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      9066655                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         9066655                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      9066705                       # number of overall hits
system.cpu5.dcache.overall_hits::total        9066705                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data         3095                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3095                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data           89                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           25                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data           37                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           39                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         3184                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3184                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         3209                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3209                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data    177484406                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    177484406                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data      3654493                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3654493                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data       857494                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       857494                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data       891000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total       891000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data    181138899                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    181138899                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data    181138899                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    181138899                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      6543221                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      6543221                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      2526618                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2526618                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           75                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           75                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      9069839                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      9069839                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      9069914                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      9069914                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.000473                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000473                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000035                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000035                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.189744                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.189744                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.402062                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.402062                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.000351                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.000354                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 57345.526979                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 57345.526979                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 41061.719101                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 41061.719101                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 23175.513514                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 23175.513514                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 22846.153846                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 22846.153846                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 56890.357726                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 56890.357726                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 56447.148333                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 56447.148333                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          683                       # number of writebacks
system.cpu5.dcache.writebacks::total              683                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           21                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data         3095                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3095                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data           89                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           25                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data           16                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           39                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         3184                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3184                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         3209                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3209                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data    171218592                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    171218592                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data      3472507                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      3472507                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       363002                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       363002                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data       467504                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       467504                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data       813000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total       813000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data    174691099                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    174691099                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data    175054101                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    175054101                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data  13383896504                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total  13383896504                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data   6141022506                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total   6141022506                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data  19524919010                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total  19524919010                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.082051                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.082051                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.402062                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.402062                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.000351                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000351                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.000354                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 55321.031341                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 55321.031341                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 39016.932584                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 39016.932584                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 14520.080000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 14520.080000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data        29219                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29219                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 20846.153846                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 20846.153846                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 54865.294912                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 54865.294912                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 54550.981926                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 54550.981926                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             15291                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     6867544                       # DTB read hits
system.cpu6.dtb.read_misses                       111                       # DTB read misses
system.cpu6.dtb.write_hits                    2679478                       # DTB write hits
system.cpu6.dtb.write_misses                        5                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 6867655                       # DTB read accesses
system.cpu6.dtb.write_accesses                2679483                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          9547022                       # DTB hits
system.cpu6.dtb.misses                            116                       # DTB misses
system.cpu6.dtb.accesses                      9547138                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    23821790                       # ITB inst hits
system.cpu6.itb.inst_misses                         4                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                23821794                       # ITB inst accesses
system.cpu6.itb.hits                         23821790                       # DTB hits
system.cpu6.itb.misses                              4                       # DTB misses
system.cpu6.itb.accesses                     23821794                       # DTB accesses
system.cpu6.numCycles                       106996181                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   21424224                       # Number of instructions committed
system.cpu6.committedOps                     22362432                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             21328170                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                     932538                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       936434                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    21328170                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           34495828                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          17246708                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            87693869                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            7954809                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      9547987                       # number of memory refs
system.cpu6.num_load_insts                    6867873                       # Number of load instructions
system.cpu6.num_store_insts                   2680114                       # Number of store instructions
system.cpu6.num_idle_cycles              139981.750985                       # Number of idle cycles
system.cpu6.num_busy_cycles              106856199.249015                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.998692                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.001308                       # Percentage of idle cycles
system.cpu6.Branches                          1967381                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 12546899     56.10%     56.10% # Class of executed instruction
system.cpu6.op_class::IntMult                  268631      1.20%     57.31% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 8      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     57.31% # Class of executed instruction
system.cpu6.op_class::MemRead                 6867873     30.71%     88.02% # Class of executed instruction
system.cpu6.op_class::MemWrite                2680114     11.98%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  22363525                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements              827                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           23979338                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              827                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         28995.571947                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         47644407                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        47644407                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     23820963                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       23820963                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     23820963                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        23820963                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     23820963                       # number of overall hits
system.cpu6.icache.overall_hits::total       23820963                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst          827                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          827                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst          827                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           827                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst          827                       # number of overall misses
system.cpu6.icache.overall_misses::total          827                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     23580972                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     23580972                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     23580972                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     23580972                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     23580972                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     23580972                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     23821790                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     23821790                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     23821790                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     23821790                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     23821790                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     23821790                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 28513.871826                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 28513.871826                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 28513.871826                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 28513.871826                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 28513.871826                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 28513.871826                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst          827                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst          827                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total          827                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst          827                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total          827                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     21902028                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     21902028                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     21902028                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     21902028                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     21902028                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     21902028                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 26483.709794                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 26483.709794                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 26483.709794                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 26483.709794                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 26483.709794                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 26483.709794                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               175                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements             3140                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          253.062723                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             854432                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             3140                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           272.112102                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     4427207165000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   253.062723                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.988526                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.988526                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         18167125                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        18167125                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      6546449                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        6546449                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      2531739                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       2531739                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          105                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data          151                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data          137                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          137                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      9078188                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         9078188                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      9078293                       # number of overall hits
system.cpu6.dcache.overall_hits::total        9078293                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data         3149                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3149                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data          106                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           28                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data           34                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data           32                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data         3255                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3255                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data         3283                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3283                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data    148270892                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    148270892                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data      4983497                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4983497                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data       824498                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       824498                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data       899000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total       899000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data    153254389                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    153254389                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data    153254389                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    153254389                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      6549598                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      6549598                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      2531845                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      2531845                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      9081443                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      9081443                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      9081576                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      9081576                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.000481                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000481                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000042                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000042                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.210526                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.210526                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.183784                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.183784                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.189349                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.189349                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.000358                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.000362                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000362                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 47085.072086                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 47085.072086                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 47014.122642                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 47014.122642                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 24249.941176                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 24249.941176                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 28093.750000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 28093.750000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 47082.761598                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 47082.761598                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 46681.202863                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 46681.202863                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1051                       # number of writebacks
system.cpu6.dcache.writebacks::total             1051                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           25                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data         3149                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3149                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data          106                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           28                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data           32                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data         3255                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3255                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data         3283                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3283                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data    141883094                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    141883094                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data      4768503                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4768503                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data       630000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       630000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data       835000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total       835000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data    146651597                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    146651597                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data    147281597                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    147281597                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data  13389787014                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total  13389787014                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data   6140681506                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total   6140681506                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data  19530468520                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total  19530468520                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.048649                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.048649                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.189349                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.189349                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.000358                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.000362                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000362                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 45056.555732                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 45056.555732                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 44985.877358                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 44985.877358                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data        22500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        22500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 20277.777778                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20277.777778                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 26093.750000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 26093.750000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 45054.254071                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 45054.254071                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 44861.893695                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 44861.893695                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry             14947                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     6870105                       # DTB read hits
system.cpu7.dtb.read_misses                       121                       # DTB read misses
system.cpu7.dtb.write_hits                    2679688                       # DTB write hits
system.cpu7.dtb.write_misses                       10                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 6870226                       # DTB read accesses
system.cpu7.dtb.write_accesses                2679698                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          9549793                       # DTB hits
system.cpu7.dtb.misses                            131                       # DTB misses
system.cpu7.dtb.accesses                      9549924                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    23834523                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                23834526                       # ITB inst accesses
system.cpu7.itb.hits                         23834523                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     23834526                       # DTB accesses
system.cpu7.numCycles                       107131864                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   21435977                       # Number of instructions committed
system.cpu7.committedOps                     22378162                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             21340966                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                     933314                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       939033                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    21340966                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads           34514482                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          17256648                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            87748555                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            7963759                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      9550728                       # number of memory refs
system.cpu7.num_load_insts                    6870526                       # Number of load instructions
system.cpu7.num_store_insts                   2680202                       # Number of store instructions
system.cpu7.num_idle_cycles              66747.131884                       # Number of idle cycles
system.cpu7.num_busy_cycles              107065116.868116                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999377                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000623                       # Percentage of idle cycles
system.cpu7.Branches                          1970958                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 12559889     56.12%     56.12% # Class of executed instruction
system.cpu7.op_class::IntMult                  268649      1.20%     57.32% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                13      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     57.32% # Class of executed instruction
system.cpu7.op_class::MemRead                 6870526     30.70%     88.02% # Class of executed instruction
system.cpu7.op_class::MemWrite                2680202     11.98%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  22379280                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1105                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           23927994                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1105                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         21654.293213                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         47670151                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        47670151                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     23833418                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       23833418                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     23833418                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        23833418                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     23833418                       # number of overall hits
system.cpu7.icache.overall_hits::total       23833418                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1105                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1105                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1105                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1105                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1105                       # number of overall misses
system.cpu7.icache.overall_misses::total         1105                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     52889390                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     52889390                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     52889390                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     52889390                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     52889390                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     52889390                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     23834523                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     23834523                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     23834523                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     23834523                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     23834523                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     23834523                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000046                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000046                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 47863.701357                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 47863.701357                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 47863.701357                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 47863.701357                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 47863.701357                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 47863.701357                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1105                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1105                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1105                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1105                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1105                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1105                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     50586608                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50586608                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     50586608                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50586608                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     50586608                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50586608                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 45779.735747                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 45779.735747                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 45779.735747                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 45779.735747                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 45779.735747                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 45779.735747                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               159                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements             3286                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          255.570079                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           10580528                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             3286                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          3219.880706                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   255.570079                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.998321                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.998321                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         18172733                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        18172733                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      6548739                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        6548739                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      2531809                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       2531809                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          143                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          143                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          231                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          231                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          219                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      9080548                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         9080548                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      9080691                       # number of overall hits
system.cpu7.dcache.overall_hits::total        9080691                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data         3253                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3253                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          140                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          140                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           35                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           49                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           52                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data         3393                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3393                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data         3428                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3428                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data    128281367                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    128281367                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      4964491                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      4964491                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      2369496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      2369496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data      1215000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      1215000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data       223000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       223000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data    133245858                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    133245858                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data    133245858                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    133245858                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      6551992                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      6551992                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      2531949                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      2531949                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          178                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          178                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          271                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          271                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      9083941                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      9083941                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      9084119                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      9084119                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.000496                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000496                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000055                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000055                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.196629                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.196629                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.175000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.175000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.191882                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.191882                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.000374                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.000377                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 39434.788503                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 39434.788503                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 35460.650000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35460.650000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 48357.061224                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 48357.061224                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23365.384615                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23365.384615                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 39270.809903                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 39270.809903                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 38869.853559                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 38869.853559                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1441                       # number of writebacks
system.cpu7.dcache.writebacks::total             1441                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           32                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data         3253                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3253                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          140                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           35                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data           17                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           50                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data         3393                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3393                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data         3428                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3428                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data    121653629                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    121653629                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      4678509                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4678509                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      1158501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      1158501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data      1181003                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      1181003                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data      1131000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      1131000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data       207000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       207000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data    126332138                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    126332138                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data    127490639                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    127490639                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data  13392697003                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total  13392697003                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data   6139367000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total   6139367000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data  19532064003                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total  19532064003                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.196629                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.196629                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.060714                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.060714                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.184502                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.184502                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.000374                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000374                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.000377                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 37397.365201                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 37397.365201                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 33417.921429                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 33417.921429                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 33100.028571                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 33100.028571                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 69470.764706                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69470.764706                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        22620                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        22620                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 37233.167698                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 37233.167698                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 37190.968203                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 37190.968203                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry             15336                       # Number of times sendTimingReq failed
sim_ticks.host 53565839000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -128673619.200000
system.mem_ctrls.total_actEnergy                       140629305.600000
system.pim_vault_ctrls.total_actEnergy                       -737386675.200000
system.pim_vault_ctrls.total_actEnergy                       980546515.200000
system.mem_ctrls.total_preEnergy                       -86803632.000000
system.mem_ctrls.total_preEnergy                       94868976.000000
system.pim_vault_ctrls.total_preEnergy                       -497443392.000000
system.pim_vault_ctrls.total_preEnergy                       661479792.000000
system.mem_ctrls.total_readEnergy                       -473990400.000000
system.mem_ctrls.total_readEnergy                       516969523.200000
system.pim_vault_ctrls.total_readEnergy                       -588589248.000000
system.pim_vault_ctrls.total_readEnergy                       784667020.800000
system.mem_ctrls.total_writeEnergy                       -230541189.120000
system.mem_ctrls.total_writeEnergy                       252770181.120000
system.pim_vault_ctrls.total_writeEnergy                       -89103421.440000
system.pim_vault_ctrls.total_writeEnergy                       109670630.400000
system.mem_ctrls.total_refreshEnergy                       -815038943907.839966
system.mem_ctrls.total_refreshEnergy                       844568898109.440430
system.pim_vault_ctrls.total_refreshEnergy                       -815038943907.839966
system.pim_vault_ctrls.total_refreshEnergy                       844568898109.440430
system.mem_ctrls.total_actBackEnergy                       -238093808374.080017
system.mem_ctrls.total_actBackEnergy                       246806661551.039948
system.pim_vault_ctrls.total_actBackEnergy                       -240235263262.080048
system.pim_vault_ctrls.total_actBackEnergy                       249969663051.839966
system.mem_ctrls.total_preBackEnergy                       -2629763272560.000000
system.mem_ctrls.total_preBackEnergy                       2724967332432.000000
system.pim_vault_ctrls.total_preBackEnergy                       -2627884803360.000000
system.pim_vault_ctrls.total_preBackEnergy                       2722192769712.000000
total_sim_seconds                       0.053566
system.cpu.totalNumCycles                       855929604.000000
system.pim.totalNumCycles                       5017646383.000000
system.cpu.totalIdleCycles                       1282331.415532
system.pim.totalIdleCycles                       2807132765.528893
system.cpu.int_instructions                       170408553.000000
system.pim.int_instructions                       73414177.000000
system.cpu.fp_instructions                       209.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       15715697.000000
system.pim.branch_instructions                       9689118.000000
system.cpu.load_instructions                       54884875.000000
system.pim.load_instructions                       39177861.000000
system.cpu.store_instructions                       21399923.000000
system.pim.store_instructions                       7575000.000000
system.cpu.committed_instructions                       171176313.000000
system.pim.committed_instructions                       83103167.000000
system.cpu.int_regfile_reads                       275589528.000000
system.pim.int_regfile_reads                       134217307.000000
system.cpu.int_regfile_writes                       137816688.000000
system.pim.int_regfile_writes                       58735921.000000
system.cpu.float_regfile_reads                       145.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       7452673.000000
system.pim.function_calls                       40.000000
system.cpu.ialu_accesses                       170408553.000000
system.pim.ialu_accesses                       73414177.000000
system.cpu.fpu_accesses                       209.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       190344705.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       8.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       190344697.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       5711.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       52342000.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       20215859.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       76280476.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       943.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       24835.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       773.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       14965139
system.mem_ctrls.total_reads                       10760.000000
system.pim_vault_ctrls.total_reads                       393216.000000
system.mem_ctrls.total_writes                       6697.000000
system.pim_vault_ctrls.total_writes                       393216.000000
system.mem_ctrls.activations                       19763.000000
system.pim_vault_ctrls.activations                       402050.000000
system.mem_ctrls.total_readRowHits                       75214.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       44675.000000
system.pim_vault_ctrls.total_writeRowHits                       40327.000000
system.smcxbar.reads_from_pim                       2549490.000000
                       0.000000
system.smcxbar.writes_to_pim                       1179677.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       10.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       1421364.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       2859146.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       1051040.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       2105422.000000
