{"vcs1":{"timestamp_begin":1681689407.937316699, "rt":0.53, "ut":0.17, "st":0.12}}
{"vcselab":{"timestamp_begin":1681689408.500393880, "rt":0.79, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681689409.319333582, "rt":0.56, "ut":0.06, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681689407.642201222}
{"VCS_COMP_START_TIME": 1681689407.642201222}
{"VCS_COMP_END_TIME": 1681689410.527827183}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
