# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ajeeth/OneDrive/Desktop/FPGA\ PROJECT/fpga_processor {C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:11 on Jun 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor" C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/IR.v 
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# End time: 11:07:11 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/tb/IR_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jun 17,2021
# vlog -reportprogress 300 -work work C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/tb/IR_tb.v 
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 11:07:38 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/tb/IR_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:41 on Jun 17,2021
# vlog -reportprogress 300 -work work C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/tb/IR_tb.v 
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 11:07:41 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.IR_tb
# vsim work.IR_tb 
# Start time: 11:07:44 on Jun 17,2021
# Loading work.IR_tb
# Loading work.IR
add wave -position end  sim:/IR_tb/clock
add wave -position end  sim:/IR_tb/data_in
add wave -position end  sim:/IR_tb/write_en
add wave -position end  sim:/IR_tb/data_out
add wave -position insertpoint  \
sim:/IR_tb/clock \
sim:/IR_tb/data_in \
sim:/IR_tb/write_en \
sim:/IR_tb/data_out
run -all
# Break key hit
# Simulation stop requested.
# End time: 11:10:23 on Jun 17,2021, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
