Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 13 11:37:45 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           
RTGT-1     Advisory          RAM retargeting possibility     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13248)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10842)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13248)
----------------------------
 There are 212 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 661 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10842)
----------------------------------------------------
 There are 10842 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10867          inf        0.000                      0                10867           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10867 Endpoints
Min Delay         10867 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.334ns  (logic 5.681ns (25.436%)  route 16.653ns (74.564%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.251    19.409    U11/vga_b_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.925    22.334 r  U11/vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.334    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.248ns  (logic 5.677ns (25.515%)  route 16.571ns (74.485%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.169    19.327    U11/vga_b_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.921    22.248 r  U11/vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.248    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.145ns  (logic 5.660ns (25.559%)  route 16.485ns (74.441%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.083    19.241    U11/vga_b_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.904    22.145 r  U11/vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.145    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.059ns  (logic 5.660ns (25.659%)  route 16.399ns (74.341%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.997    19.155    U11/vga_b_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.904    22.059 r  U11/vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.059    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.008ns  (logic 5.696ns (25.880%)  route 16.313ns (74.120%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.911    19.069    U11/vga_b_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.940    22.008 r  U11/vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.008    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.919ns  (logic 5.692ns (25.970%)  route 16.227ns (74.030%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.825    18.983    U11/vga_b_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         2.936    21.919 r  U11/vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.919    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.825ns  (logic 5.685ns (26.046%)  route 16.140ns (73.954%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.738    18.896    U11/vga_b_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.929    21.825 r  U11/vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.825    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.735ns  (logic 5.681ns (26.138%)  route 16.054ns (73.862%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.652    18.810    U11/vga_b_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.925    21.735 r  U11/vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.735    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.637ns  (logic 5.668ns (26.198%)  route 15.968ns (73.802%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.566    18.724    U11/vga_b_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         2.912    21.637 r  U11/vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.637    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.551ns  (logic 5.669ns (26.305%)  route 15.882ns (73.695%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=2 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[2]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.556     0.760    U11/vga_controller/v_count_reg_n_0_[2]
    SLICE_X81Y104        LUT5 (Prop_lut5_I4_O)        0.126     0.886 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.323     1.208    U11/vga_controller/vga_r_OBUF[3]_inst_i_35_n_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.251 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.513     1.764    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.807 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.367     2.174    U11/vga_controller/h_count_reg[8]_1
    SLICE_X85Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.217 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.640     2.857    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.900 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.456     3.356    U11/vga_display/C__0[1]
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.399 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.399    U11/vga_controller/S[0]
    SLICE_X85Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.681 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.829     6.511    U11/vga_display/display_data_reg_128_191_0_2/ADDRB5
    SLICE_X94Y111        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.633 r  U11/vga_display/display_data_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.733     7.366    U11/vga_display/display_data_reg_128_191_0_2_n_1
    SLICE_X93Y115        LUT6 (Prop_lut6_I1_O)        0.043     7.409 r  U11/vga_display/text_ascii_carry_i_111/O
                         net (fo=1, routed)           0.000     7.409    U11/vga_display/text_ascii_carry_i_111_n_0
    SLICE_X93Y115        MUXF7 (Prop_muxf7_I0_O)      0.120     7.529 r  U11/vga_display/text_ascii_carry_i_56/O
                         net (fo=1, routed)           0.000     7.529    U11/vga_display/text_ascii_carry_i_56_n_0
    SLICE_X93Y115        MUXF8 (Prop_muxf8_I0_O)      0.045     7.574 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.593     8.167    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I5_O)        0.126     8.293 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.468     8.761    U11/vga_display/text_ascii0[1]
    SLICE_X84Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.023 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.369     9.392    U11/vga_display/font_addr0[2]
    SLICE_X83Y104        LUT2 (Prop_lut2_I0_O)        0.122     9.514 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     9.514    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.707 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.707    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.818 r  U11/vga_display/vga_r_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.046    12.864    U11/vga_display/sel[4]
    SLICE_X79Y92         MUXF8 (Prop_muxf8_S_O)       0.222    13.086 r  U11/vga_display/vga_r_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.370    13.456    U11/vga_display/vga_r_OBUF[3]_inst_i_77_n_0
    SLICE_X77Y93         LUT6 (Prop_lut6_I1_O)        0.126    13.582 r  U11/vga_display/vga_r_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    13.582    U11/vga_display/vga_r_OBUF[3]_inst_i_39_n_0
    SLICE_X77Y93         MUXF7 (Prop_muxf7_I1_O)      0.122    13.704 r  U11/vga_display/vga_r_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    13.704    U11/vga_display/vga_r_OBUF[3]_inst_i_19_n_0
    SLICE_X77Y93         MUXF8 (Prop_muxf8_I0_O)      0.045    13.749 r  U11/vga_display/vga_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.787    14.536    U11/vga_controller/vga_r_OBUF[3]_inst_i_1_0[4]
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.134    14.670 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.352    15.022    U11/vga_controller/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I1_O)        0.136    15.158 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.480    18.638    U11/vga_b_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.913    21.551 r  U11/vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.551    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/ExMa_mem_type_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y129        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_type_reg[1]/C
    SLICE_X99Y129        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_type_reg[1]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_mem_type[1]
    SLICE_X99Y129        FDCE                                         r  U1/U2/MaWb_mem_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_mem_type_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_type_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y129        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_type_reg[2]/C
    SLICE_X99Y129        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_type_reg[2]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_mem_type[2]
    SLICE_X99Y129        FDCE                                         r  U1/U2/MaWb_mem_type_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[12]/C
    SLICE_X93Y128        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[12]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[12]
    SLICE_X93Y128        FDCE                                         r  U1/U2/MaWb_pc4_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[1]/C
    SLICE_X95Y125        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[1]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[1]
    SLICE_X95Y125        FDCE                                         r  U1/U2/MaWb_pc4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y133        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[21]/C
    SLICE_X93Y133        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[21]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[21]
    SLICE_X93Y133        FDCE                                         r  U1/U2/MaWb_pc4_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[29]/C
    SLICE_X86Y139        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_inst_reg[29]/Q
                         net (fo=2, routed)           0.055     0.173    U1/U2/ExMa_inst[24]
    SLICE_X86Y139        FDCE                                         r  U1/U2/MaWb_inst_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y129        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[18]/C
    SLICE_X98Y129        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[18]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[18]
    SLICE_X98Y129        FDCE                                         r  U1/U2/MaWb_pc4_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y131        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[24]/C
    SLICE_X92Y131        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[24]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[24]
    SLICE_X92Y131        FDCE                                         r  U1/U2/MaWb_pc4_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc_reg[9]/C
    SLICE_X94Y139        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc_reg[9]/Q
                         net (fo=2, routed)           0.064     0.182    U1/U2/ExMa_pc[9]
    SLICE_X94Y139        FDCE                                         r  U1/U2/MaWb_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.091ns (48.614%)  route 0.096ns (51.386%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y133        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[30]/C
    SLICE_X96Y133        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/ExMa_pc4_reg[30]/Q
                         net (fo=1, routed)           0.096     0.187    U1/U2/ExMa_pc4[30]
    SLICE_X97Y134        FDCE                                         r  U1/U2/MaWb_pc4_reg[30]/D
  -------------------------------------------------------------------    -------------------





