#ifndef BCM2837_GPIO_REGISTER_MAPPING_H
#define BCM2837_GPIO_REGISTER_MAPPING_H

#define GPIO_BASE_ADDR 0x3F200000

#define GPIO_FSEL0_REG_ADDR 0x3F200000
#define GPIO_FSEL1_REG_ADDR 0x3F200004
#define GPIO_FSEL2_REG_ADDR 0x3F200008
#define GPIO_FSEL3_REG_ADDR 0x3F20000C
#define GPIO_FSEL4_REG_ADDR 0x3F200010
#define GPIO_FSEL5_REG_ADDR 0x3F200014
#define GPIO_OUTPUT0_SET_REG_ADDR 0x3F20001C
#define GPIO_OUTPUT1_SET_REG_ADDR 0x3F200020
#define GPIO_OUTPUT0_CLR_REG_ADDR 0x3F200028
#define GPIO_OUTPUT1_CLR_REG_ADDR 0x3F20002C
#define GPIO_INPUT0_REG_ADDR 0x3F200034
#define GPIO_INPUT1_REG_ADDR 0x3F200038
#define GPIO_EVENTDETECT0_STATUS_REG_ADDR 0x3F200040
#define GPIO_EVENTDETECT1_STATUS_REG_ADDR 0x3F200044
#define GPIO_REDGEDETECT0_ENABLE_REG_ADDR 0x3F20004C
#define GPIO_REDGEDETECT1_ENABLE_REG_ADDR 0x3F200050
#define GPIO_FEDGEDETECT0_ENABLE_REG_ADDR 0x3F200058
#define GPIO_FEDGEDETECT1_ENABLE_REG_ADDR 0x3F20005C
#define GPIO_HIGHDETECT0_ENABLE_REG_ADDR 0x3F200064
#define GPIO_HIGHDETECT1_ENABLE_REG_ADDR 0x3F200068
#define GPIO_LOWDETECT0_ENABLE_REG_ADDR 0x3F200070
#define GPIO_LOWDETECT1_ENABLE_REG_ADDR 0x3F200074
#define GPIO_ASYNC_REDGEDETECT0_ENABLE_REG_ADDR 0x3F20007C
#define GPIO_ASYNC_REDGEDETECT1_ENABLE_REG_ADDR 0x3F200080
#define GPIO_ASYNC_FEDGEDETECT0_ENABLE_REG_ADDR 0x3F200088
#define GPIO_ASYNC_FEDGEDETECT1_ENABLE_REG_ADDR 0x3F20008C
#define GPIO_PUDCTRL_ENABLE_REG_ADDR 0x3F200094
#define GPIO_PUDCTRL0_REG_ADDR 0x3F200098
#define GPIO_PUDCTRL1_REG_ADDR 0x3F20009C

#define GPIO_MAPPING_SIZE_BYTES 160
#define GPIO_MAPPING_SIZE_UINT 40

#define GPIO_FSEL0_UINTP_POS 0
#define GPIO_FSEL1_UINTP_POS 1
#define GPIO_FSEL2_UINTP_POS 2
#define GPIO_FSEL3_UINTP_POS 3
#define GPIO_FSEL4_UINTP_POS 4
#define GPIO_FSEL5_UINTP_POS 5
#define GPIO_OUTPUT0_SET_UINTP_POS 7
#define GPIO_OUTPUT1_SET_UINTP_POS 8
#define GPIO_OUTPUT0_CLR_UINTP_POS 10
#define GPIO_OUTPUT1_CLR_UINTP_POS 11
#define GPIO_INPUT0_UINTP_POS 13
#define GPIO_INPUT1_UINTP_POS 14
#define GPIO_EVENTDETECT0_STATUS_UINTP_POS 16
#define GPIO_EVENTDETECT1_STATUS_UINTP_POS 17
#define GPIO_REDGEDETECT0_ENABLE_UINTP_POS 19
#define GPIO_REDGEDETECT1_ENABLE_UINTP_POS 20
#define GPIO_FEDGEDETECT0_ENABLE_UINTP_POS 22
#define GPIO_FEDGEDETECT1_ENABLE_UINTP_POS 23
#define GPIO_HIGHDETECT0_ENABLE_UINTP_POS 25
#define GPIO_HIGHDETECT1_ENABLE_UINTP_POS 26
#define GPIO_LOWDETECT0_ENABLE_UINTP_POS 28
#define GPIO_LOWDETECT1_ENABLE_UINTP_POS 29
#define GPIO_ASYNC_REDGEDETECT0_ENABLE_UINTP_POS 31
#define GPIO_ASYNC_REDGEDETECT1_ENABLE_UINTP_POS 32
#define GPIO_ASYNC_FEDGEDETECT0_ENABLE_UINTP_POS 34
#define GPIO_ASYNC_FEDGEDETECT1_ENABLE_UINTP_POS 35
#define GPIO_PUDCTRL_ENABLE_UINTP_POS 37
#define GPIO_PUDCTRL0_UINTP_POS 38
#define GPIO_PUDCTRL1_UINTP_POS 39

#endif
