INFO: [vitis-run 60-1548] Creating build summary session with primary output D:/Desktop/SpMV/hls_component/hls_component\hls_component.hlsrun_cosim_summary, at 01/07/25 13:53:26
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir D:/Desktop/SpMV/hls_component/hls_component -config D:/Desktop/SpMV/hls_component/hls_config.cfg -cmdlineconfig D:/Desktop/SpMV/hls_component/hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jan  7 13:53:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Utente' on host 'laptop-9btr5ocl' (Windows NT_amd64 version 10.0) on Tue Jan 07 13:53:29 +0100 2025
INFO: [HLS 200-10] In directory 'D:/Desktop/SpMV/hls_component'
INFO: [HLS 200-2005] Using work_dir D:/Desktop/SpMV/hls_component/hls_component 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\Desktop\SpMV\hls_component\SpMV.cpp' from D:/Desktop/SpMV/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/Desktop/SpMV/hls_component/SpMV.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\Desktop\SpMV\hls_component\SpMV.hpp' from D:/Desktop/SpMV/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/Desktop/SpMV/hls_component/SpMV.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=testbench.cpp' from D:/Desktop/SpMV/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'D:/Desktop/SpMV/hls_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=input.txt' from D:/Desktop/SpMV/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'D:/Desktop/SpMV/hls_component/input.txt' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=testcase.cpp' from D:/Desktop/SpMV/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'D:/Desktop/SpMV/hls_component/testcase.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=testcase.hpp' from D:/Desktop/SpMV/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'D:/Desktop/SpMV/hls_component/testcase.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=SpMV' from D:/Desktop/SpMV/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Desktop/SpMV/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/Desktop/SpMV/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/Desktop/SpMV/hls_component/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling SpMV.cpp_pre.cpp.tb.cpp
   Compiling apatb_SpMV.cpp
   Compiling testcase.cpp_pre.cpp.tb.cpp
   Compiling apatb_SpMV_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Running 4 tests
Running test 'Square_4x4_matrix'...OK
Running test 'Big_matrix'...OK
Running test 'Biggish_matrix'...OK
Running test 'Bigger_matrix'...OK
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Desktop\SpMV\hls_component\hls_component\hls\sim\verilog>set PATH= 

D:\Desktop\SpMV\hls_component\hls_component\hls\sim\verilog>call D:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_SpMV_top glbl -Oenable_linking_all_libraries  -prj SpMV.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s SpMV  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_SpMV_top glbl -Oenable_linking_all_libraries -prj SpMV.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s SpMV 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_columnIndexes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_columnIndexes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_rowPointers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_rowPointers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_values.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_values
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_SpMV_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.SpMV_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV_mul_32s_32s_32_2_1(NUM_STAG...
Compiling module xil_defaultlib.SpMV
Compiling module xil_defaultlib.AESL_automem_values
Compiling module xil_defaultlib.AESL_automem_columnIndexes
Compiling module xil_defaultlib.AESL_automem_rowPointers
Compiling module xil_defaultlib.AESL_automem_vector
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_SpMV_top
Compiling module work.glbl
Built simulation snapshot SpMV

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jan  7 13:54:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/SpMV/xsim_script.tcl
# xsim {SpMV} -autoloadwcfg -tclbatch {SpMV.tcl}
Time resolution is 1 ps
source SpMV.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "125000"
// RTL Simulation : 1 / 4 [n/a] @ "615000"
// RTL Simulation : 2 / 4 [n/a] @ "1145000"
// RTL Simulation : 3 / 4 [n/a] @ "1865000"
// RTL Simulation : 4 / 4 [n/a] @ "3025000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3085 ns : File "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV.autotb.v" Line 500
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan  7 13:54:03 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Running 4 tests
Running test 'Square_4x4_matrix'...OK
Running test 'Big_matrix'...OK
Running test 'Biggish_matrix'...OK
Running test 'Bigger_matrix'...OK
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.643 seconds; peak allocated memory: 190.117 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 41s
