##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for PRS_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (PRS_Clock:R vs. PRS_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: Clock_1           | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_1(FFB)      | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_2           | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_5           | N/A                   | Target: 12.00 MHz  | 
Clock: CyECO             | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFCLK           | Frequency: 43.63 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyLFCLK           | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1         | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK          | N/A                   | Target: 12.00 MHz  | 
Clock: CyWCO             | N/A                   | Target: 0.03 MHz   | 
Clock: PRS_Clock         | Frequency: 87.03 MHz  | Target: 1.00 MHz   | 
Clock: UART_SCBCLK       | N/A                   | Target: 0.15 MHz   | 
Clock: UART_SCBCLK(FFB)  | N/A                   | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK       CyHFCLK        41666.7          18746       N/A              N/A         N/A              N/A         N/A              N/A         
PRS_Clock     PRS_Clock      1e+006           988509      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
BLUE(0)_PAD         22771         PRS_Clock:R       
GREEN(0)_PAD        22885         PRS_Clock:R       
Pin_1(0)_PAD        21384         CyHFCLK:R         
Pin_2(0)_PAD        22189         CyHFCLK:R         
RED(0)_PAD          23957         PRS_Clock:R       
Test_Signal(0)_PAD  22449         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 43.63 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17831
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2841   8121  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  17831  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  17831  18746  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4           0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PRS_Clock
***************************************
Clock: PRS_Clock
Frequency: 87.03 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:sC8:PrISMdp:u0\/cl0_comb
Path End       : Net_6212/main_2
Capture Clock  : Net_6212/clock_0
Path slack     : 988509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:sC8:PrISMdp:u0\/clock                              datapathcell2              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_2:sC8:PrISMdp:u0\/cl0_comb  datapathcell2   5680   5680  988509  RISE       1
Net_6212/main_2                  macrocell6      2301   7981  988509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6212/clock_0                                          macrocell6                 0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17831
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2841   8121  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  17831  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  17831  18746  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4           0      0  RISE       1


5.2::Critical Path Report for (PRS_Clock:R vs. PRS_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:sC8:PrISMdp:u0\/cl0_comb
Path End       : Net_6212/main_2
Capture Clock  : Net_6212/clock_0
Path slack     : 988509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:sC8:PrISMdp:u0\/clock                              datapathcell2              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_2:sC8:PrISMdp:u0\/cl0_comb  datapathcell2   5680   5680  988509  RISE       1
Net_6212/main_2                  macrocell6      2301   7981  988509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6212/clock_0                                          macrocell6                 0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17831
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2841   8121  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  17831  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  17831  18746  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22025p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2842   8122  22025  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2841   8121  22026  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:runmode_enable\/q
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25922p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  22749  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2974   4224  25922  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4           0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:runmode_enable\/q
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26029p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  22749  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2867   4117  26029  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2s:PWMUDB:genblk8:stsreg\/clock
Path slack     : 26356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13741
-------------------------------------   ----- 
End-of-path arrival time (ps)           13741
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:status_2\/main_1          macrocell13     2858   8138  26356  RISE       1
\PWM_2s:PWMUDB:status_2\/q               macrocell13     3350  11488  26356  RISE       1
\PWM_2s:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2253  13741  26356  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:genblk8:stsreg\/clock                  statusicell1            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1103/main_1
Capture Clock  : Net_1103/clock_0
Path slack     : 28438p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9719
-------------------------------------   ---- 
End-of-path arrival time (ps)           9719
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  28438  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  28438  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  28438  RISE       1
Net_1103/main_1                         macrocell2      2539   9719  28438  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_1103/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2s:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2s:PWMUDB:prevCompare1\/clock_0
Path slack     : 28446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  28438  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  28438  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  28438  RISE       1
\PWM_2s:PWMUDB:prevCompare1\/main_0     macrocell10     2531   9711  28446  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:prevCompare1\/clock_0                  macrocell10             0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2s:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2s:PWMUDB:status_0\/clock_0
Path slack     : 28446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  28438  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  28438  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  28438  RISE       1
\PWM_2s:PWMUDB:status_0\/main_1         macrocell12     2531   9711  28446  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:status_0\/clock_0                      macrocell12             0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frequency_Input(0)/fb
Path End       : \PWM_2s:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2s:PWMUDB:runmode_enable\/clock_0
Path slack     : 29165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Frequency_Input(0)/in_clock                           iocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Frequency_Input(0)/fb                  iocell7       4047   4047  29165  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/main_0  macrocell11   4944   8991  29165  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frequency_Input(0)/fb
Path End       : \PWM_2s:PWMUDB:trig_last\/main_0
Capture Clock  : \PWM_2s:PWMUDB:trig_last\/clock_0
Path slack     : 29165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Frequency_Input(0)/in_clock                           iocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Frequency_Input(0)/fb             iocell7       4047   4047  29165  RISE       1
\PWM_2s:PWMUDB:trig_last\/main_0  macrocell14   4944   8991  29165  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:trig_last\/clock_0                     macrocell14             0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2s:PWMUDB:runmode_enable\/main_4
Capture Clock  : \PWM_2s:PWMUDB:runmode_enable\/clock_0
Path slack     : 30018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3   2320   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0   2320  18746  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2960   5280  18746  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/main_4  macrocell11     2858   8138  30018  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frequency_Input(0)/fb
Path End       : Capture/clk_en
Capture Clock  : Capture/clock_0
Path slack     : 30609p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Frequency_Input(0)/in_clock                           iocell7                 0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Frequency_Input(0)/fb  iocell7       4047   4047  29165  RISE       1
Capture/clk_en         macrocell1    4911   8958  30609  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Capture/clock_0                                       macrocell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2s:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_2s:PWMUDB:runmode_enable\/clock_0
Path slack     : 33293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:genblk1:ctrlreg\/clock                 controlcell3            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  33293  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/main_1      macrocell11    2284   4864  33293  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1103/q
Path End       : Capture/main_0
Capture Clock  : Capture/clock_0
Path slack     : 33464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_1103/clock_0                                      macrocell2              0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1103/q      macrocell2    1250   1250  33464  RISE       1
Capture/main_0  macrocell1    3442   4692  33464  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Capture/clock_0                                       macrocell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:runmode_enable\/q
Path End       : Net_1103/main_0
Capture Clock  : Net_1103/clock_0
Path slack     : 33941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  22749  RISE       1
Net_1103/main_0                   macrocell2    2965   4215  33941  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_1103/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:runmode_enable\/q
Path End       : \PWM_2s:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_2s:PWMUDB:runmode_enable\/clock_0
Path slack     : 33941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:runmode_enable\/q       macrocell11   1250   1250  22749  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/main_3  macrocell11   2965   4215  33941  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:trig_last\/q
Path End       : \PWM_2s:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_2s:PWMUDB:runmode_enable\/clock_0
Path slack     : 34667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:trig_last\/clock_0                     macrocell14             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:trig_last\/q            macrocell14   1250   1250  34667  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/main_2  macrocell11   2239   3489  34667  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:prevCompare1\/q
Path End       : \PWM_2s:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2s:PWMUDB:status_0\/clock_0
Path slack     : 34672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:prevCompare1\/clock_0                  macrocell10             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  34672  RISE       1
\PWM_2s:PWMUDB:status_0\/main_0  macrocell12   2235   3485  34672  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:status_0\/clock_0                      macrocell12             0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : Net_1103/clk_en
Capture Clock  : Net_1103/clock_0
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out  synccell      1480   1480  35381  RISE       1
Net_1103/clk_en             macrocell2    2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_1103/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out              synccell       1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:genblk1:ctrlreg\/clock                 controlcell3            0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out             synccell       1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:genblk8:stsreg\/clk_en  statusicell1   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:genblk8:stsreg\/clock                  statusicell1            0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:prevCompare1\/clock_0
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out           synccell      1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:prevCompare1\/clk_en  macrocell10   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:prevCompare1\/clock_0                  macrocell10             0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:runmode_enable\/clock_0
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out             synccell      1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clk_en  macrocell11   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:runmode_enable\/clock_0                macrocell11             0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out            synccell        1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell4   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4           0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:status_0\/clock_0
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out       synccell      1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:status_0\/clk_en  macrocell12   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:status_0\/clock_0                      macrocell12             0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:trig_last\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:trig_last\/clock_0
Path slack     : 35381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out        synccell      1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:trig_last\/clk_en  macrocell14   2705   4185  35381  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:trig_last\/clock_0                     macrocell14             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_LFCLK__SYNC/out
Path End       : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 35404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
ClockBlock_LFCLK__SYNC/clock                          synccell                0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_LFCLK__SYNC/out            synccell        1480   1480  35381  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell3   2682   4162  35404  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3           0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2s:PWMUDB:status_0\/q
Path End       : \PWM_2s:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2s:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36584p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:status_0\/clock_0                      macrocell12             0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2s:PWMUDB:status_0\/q               macrocell12    1250   1250  36584  RISE       1
\PWM_2s:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2263   3513  36584  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\PWM_2s:PWMUDB:genblk8:stsreg\/clock                  statusicell1            0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:sC8:PrISMdp:u0\/cl0_comb
Path End       : Net_6212/main_2
Capture Clock  : Net_6212/clock_0
Path slack     : 988509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:sC8:PrISMdp:u0\/clock                              datapathcell2              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_2:sC8:PrISMdp:u0\/cl0_comb  datapathcell2   5680   5680  988509  RISE       1
Net_6212/main_2                  macrocell6      2301   7981  988509  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6212/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:sC8:PrISMdp:u0\/cl0_comb
Path End       : Net_6208/main_2
Capture Clock  : Net_6208/clock_0
Path slack     : 988517p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:sC8:PrISMdp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_1:sC8:PrISMdp:u0\/cl0_comb  datapathcell1   5680   5680  988517  RISE       1
Net_6208/main_2                  macrocell4      2293   7973  988517  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6208/clock_0                                          macrocell4                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:sC8:PrISMdp:u0\/ce0_comb
Path End       : Net_6212/main_1
Capture Clock  : Net_6212/clock_0
Path slack     : 989127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:sC8:PrISMdp:u0\/clock                              datapathcell2              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_2:sC8:PrISMdp:u0\/ce0_comb  datapathcell2   5060   5060  989127  RISE       1
Net_6212/main_1                  macrocell6      2303   7363  989127  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6212/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:sC8:PrISMdp:u0\/ce0_comb
Path End       : Net_6208/main_1
Capture Clock  : Net_6208/clock_0
Path slack     : 989137p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:sC8:PrISMdp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_1:sC8:PrISMdp:u0\/ce0_comb  datapathcell1   5060   5060  989137  RISE       1
Net_6208/main_1                  macrocell4      2293   7353  989137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6208/clock_0                                          macrocell4                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:sC8:PrISMdp:u0\/ce1_comb
Path End       : Net_6209/main_1
Capture Clock  : Net_6209/clock_0
Path slack     : 989166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:sC8:PrISMdp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\PRS_1:sC8:PrISMdp:u0\/ce1_comb  datapathcell1   5030   5030  989166  RISE       1
Net_6209/main_1                  macrocell5      2294   7324  989166  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6209/clock_0                                          macrocell5                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:SyncCtl:ControlReg\/control_0
Path End       : \PRS_2:enable_final_reg\/main_0
Capture Clock  : \PRS_2:enable_final_reg\/clock_0
Path slack     : 991595p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:SyncCtl:ControlReg\/clock                          controlcell2               0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PRS_2:SyncCtl:ControlReg\/control_0  controlcell2   2580   2580  991595  RISE       1
\PRS_2:enable_final_reg\/main_0       macrocell9     2315   4895  991595  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:enable_final_reg\/clock_0                          macrocell9                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:SyncCtl:ControlReg\/control_1
Path End       : Net_6212/main_0
Capture Clock  : Net_6212/clock_0
Path slack     : 991596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:SyncCtl:ControlReg\/clock                          controlcell2               0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PRS_2:SyncCtl:ControlReg\/control_1  controlcell2   2580   2580  991596  RISE       1
Net_6212/main_0                       macrocell6     2314   4894  991596  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6212/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:SyncCtl:ControlReg\/control_1
Path End       : Net_6208/main_0
Capture Clock  : Net_6208/clock_0
Path slack     : 991600p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:SyncCtl:ControlReg\/clock                          controlcell1               0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PRS_1:SyncCtl:ControlReg\/control_1  controlcell1   2580   2580  991600  RISE       1
Net_6208/main_0                       macrocell4     2310   4890  991600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6208/clock_0                                          macrocell4                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:SyncCtl:ControlReg\/control_2
Path End       : Net_6209/main_0
Capture Clock  : Net_6209/clock_0
Path slack     : 991603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:SyncCtl:ControlReg\/clock                          controlcell1               0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PRS_1:SyncCtl:ControlReg\/control_2  controlcell1   2580   2580  991603  RISE       1
Net_6209/main_0                       macrocell5     2307   4887  991603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6209/clock_0                                          macrocell5                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:SyncCtl:ControlReg\/control_0
Path End       : \PRS_1:enable_final_reg\/main_0
Capture Clock  : \PRS_1:enable_final_reg\/clock_0
Path slack     : 991611p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:SyncCtl:ControlReg\/clock                          controlcell1               0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PRS_1:SyncCtl:ControlReg\/control_0  controlcell1   2580   2580  991611  RISE       1
\PRS_1:enable_final_reg\/main_0       macrocell8     2299   4879  991611  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:enable_final_reg\/clock_0                          macrocell8                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:enable_final_reg\/q
Path End       : Net_6208/clk_en
Capture Clock  : Net_6208/clock_0
Path slack     : 994331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -2100
------------------------------------------------   ------- 
End-of-path required time (ps)                      997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:enable_final_reg\/clock_0                          macrocell8                 0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\PRS_1:enable_final_reg\/q  macrocell8    1250   1250  994331  RISE       1
Net_6208/clk_en             macrocell4    2319   3569  994331  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6208/clock_0                                          macrocell4                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:enable_final_reg\/q
Path End       : Net_6209/clk_en
Capture Clock  : Net_6209/clock_0
Path slack     : 994331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -2100
------------------------------------------------   ------- 
End-of-path required time (ps)                      997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:enable_final_reg\/clock_0                          macrocell8                 0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\PRS_1:enable_final_reg\/q  macrocell8    1250   1250  994331  RISE       1
Net_6209/clk_en             macrocell5    2319   3569  994331  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6209/clock_0                                          macrocell5                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_1:enable_final_reg\/q
Path End       : \PRS_1:sC8:PrISMdp:u0\/clk_en
Capture Clock  : \PRS_1:sC8:PrISMdp:u0\/clock
Path slack     : 994331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -2100
------------------------------------------------   ------- 
End-of-path required time (ps)                      997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:enable_final_reg\/clock_0                          macrocell8                 0      0  RISE       1

Data path
pin name                       model name     delay     AT   slack  edge  Fanout
-----------------------------  -------------  -----  -----  ------  ----  ------
\PRS_1:enable_final_reg\/q     macrocell8      1250   1250  994331  RISE       1
\PRS_1:sC8:PrISMdp:u0\/clk_en  datapathcell1   2319   3569  994331  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_1:sC8:PrISMdp:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:enable_final_reg\/q
Path End       : Net_6212/clk_en
Capture Clock  : Net_6212/clock_0
Path slack     : 994333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -2100
------------------------------------------------   ------- 
End-of-path required time (ps)                      997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:enable_final_reg\/clock_0                          macrocell9                 0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\PRS_2:enable_final_reg\/q  macrocell9    1250   1250  994333  RISE       1
Net_6212/clk_en             macrocell6    2317   3567  994333  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_6212/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS_2:enable_final_reg\/q
Path End       : \PRS_2:sC8:PrISMdp:u0\/clk_en
Capture Clock  : \PRS_2:sC8:PrISMdp:u0\/clock
Path slack     : 994333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PRS_Clock:R#1 vs. PRS_Clock:R#2)   1000000
- Setup time                                         -2100
------------------------------------------------   ------- 
End-of-path required time (ps)                      997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:enable_final_reg\/clock_0                          macrocell9                 0      0  RISE       1

Data path
pin name                       model name     delay     AT   slack  edge  Fanout
-----------------------------  -------------  -----  -----  ------  ----  ------
\PRS_2:enable_final_reg\/q     macrocell9      1250   1250  994333  RISE       1
\PRS_2:sC8:PrISMdp:u0\/clk_en  datapathcell2   2317   3567  994333  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\PRS_2:sC8:PrISMdp:u0\/clock                              datapathcell2              0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

