# Week 11 ìš”ì•½ - Bitstream ìƒì„± ì™„ë£Œ

**Date**: 2026-02-04
**Status**: âœ… ì™„ë£Œ
**Focus**: Bitstream ìƒì„±, ERR-017 ìˆ˜ì •, Build ìë™í™”

---

## ê°œìš”(Overview)

Week 11ì€ ì„±ê³µì ì¸ bitstream ìƒì„±ì´ë¼ëŠ” ì¤‘ìš”í•œ ë§ˆì¼ìŠ¤í†¤ì„ ë‹¬ì„±í•˜ëŠ” ì£¼ê°„ì´ì—ˆìŠµë‹ˆë‹¤. ì´ ê³¼ì •ì—ì„œ ì¤‘ìš”í•œ clock routing error(ERR-017)ë¥¼ í•´ê²°í•˜ê³ , build automationì„ ì™„ë£Œí•˜ë©°, file cleanupì„ ìˆ˜í–‰í–ˆìŠµë‹ˆë‹¤.

---

## ì™„ë£Œëœ ì‘ì—…(Completed Tasks)

### Week 11 Deliverables (Week 11 ì „ë‹¬ë¬¼)

| Task | Description | Status |
|------|-------------|--------|
| ERR-017 Fix | Bitstream Clock Routing error ìˆ˜ì • | âœ… |
| Build Automation | TCL script (build_bitstream.tcl) ìƒì„± | âœ… |
| Post-Processing | post_script.tcl post-build ì²˜ë¦¬ | âœ… |
| File Cleanup | 594ê°œ IP ìƒì„± íŒŒì¼ì„ .gitignoreë¡œ ì´ë™ | âœ… |
| Output Generation | cyan_top.bit, .bin, .mcs ìƒì„± | âœ… |
| Documentation | Week 11 ìš”ì•½, ê³„íš ì—…ë°ì´íŠ¸ | âœ… |

---

## ERR-017: Bitstream Clock Routing Error (Bitstream í´ëŸ­ ë¼ìš°íŒ… ì˜¤ë¥˜)

### Problem (ë¬¸ì œì )

**Error Message**: `Place 30-574 - IOB driving a BUFG must use a CCIO in the same half side (top/bottom) of chip as the BUFG`

**Affected Pins**: IOB_X0Y116, IOB_X0Y136 (ì™¼ìª½ ë°˜ì¹© IO)ê°€ ì˜¤ë¥¸ìª½ BUFGë¡œ ë¼ìš°íŒ… ì‹¤íŒ¨

### Root Cause (ì›ì¸)

```systemverilog
// ë¬¸ì œ ì½”ë“œ (ì•”ì‹œì  BUFG ì¶”ë¡ )
assign fclk_out = fclk_in_int;
```

ì§ì ‘ í• ë‹¹ì´ Vivadoê°€ ìë™ìœ¼ë¡œ BUFGë¥¼ ì¶”ë¡ í•˜ê²Œ ë§Œë“¤ì—ˆì§€ë§Œ, ì¶”ë¡ ëœ BUFGê°€ ì˜ëª»ëœ ìœ„ì¹˜ì— ë°°ì¹˜ë˜ì—ˆìŠµë‹ˆë‹¤.

### Solution (í•´ê²°ì±…)

1. **ëª…ì‹œì  BUFG ì¸ìŠ¤í„´ìŠ¤í™”(Explicit BUFG Instantiation)**:
```systemverilog
// ìˆ˜ì •ëœ ì½”ë“œ (ëª…ì‹œì  BUFG)
BUFG fclk_bufg_inst (
    .I(fclk_in_int),
    .O(fclk_out)
);
```

2. **XDC ì œì•½ì¡°ê±´ ì—…ë°ì´íŠ¸**:
```tcl
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {roic_channel_array_inst/gen_ti_roic_channel[*].ti_roic_top_inst/bit_clock_gen/fclk_in_int}]
```

### Result (ê²°ê³¼)

- Synthesis: âœ… PASS (0 errors, 0 critical warnings)
- Implementation: âœ… PASS (0 errors, timing met)
- Bitstream: âœ… PASS

---

## Build Automation (Build ìë™í™”)

### build_bitstream.tcl

**Location**: `./build_bitstream.tcl`

**Features**:
- ìë™í™”ëœ synthesis with error checking
- ìë™í™”ëœ implementation with error checking
- ìë™í™”ëœ bitstream generation with file verification
- ìƒì„¸í•œ ì§„í–‰ ìƒíƒœ ë³´ê³ 

**Usage**:
```bash
"D:\AMDDesignTools\2025.2\Vivado\bin\vivado.bat" -mode batch -source "build_bitstream.tcl" -log "build_bitstream.log" -nojournal
```

### post_script.tcl

**Location**: `./build/post_script.tcl`

**Features**:
- ì¶œë ¥ íŒŒì¼ ë³µì‚¬ (build â†’ output/)
- ë³´ê³ ì„œ íŒŒì¼ ë³µì‚¬ (build â†’ reports/)
- Debug probe íŒŒì¼ ìƒì„±

---

## Output Files Generated (ìƒì„±ëœ ì¶œë ¥ íŒŒì¼)

| File | Size | Description (ì„¤ëª…) |
|------|------|-------------|
| cyan_top.bit | - | FPGA programming bitstream |
| cyan_top.bin | - | Binary format |
| cyan_top.mcs | - | SPI Flash ì´ë¯¸ì§€ |
| cyan_top.ltx | - | Debug probes |
| *.rpt | - | Timing/utilization reports (íƒ€ì´ë°/ë¦¬ì†ŒìŠ¤ ë³´ê³ ì„œ) |

**Output Directory**: `./output/`
**Reports Directory**: `./reports/`

---

## File Cleanup (íŒŒì¼ ì •ë¦¬)

### IP-Generated Files (IP ìƒì„± íŒŒì¼)

**Files Moved to .gitignore**: 594 files

**Pattern (íŒ¨í„´)**: ëª¨ë“  IP ìƒì„± ì¤‘ê°„ íŒŒì¼ë“¤ì€ ì´ì œ ë¬´ì‹œ

**Benefits (ì´ì )**:
- Repository í¬ê¸° ê°ì†Œ
- Git ì‘ì—… ì†ë„ í–¥ìƒ
- ì†ŒìŠ¤ ì½”ë“œì—ë§Œ ì§‘ì¤‘

**Kept Files (ìœ ì§€ íŒŒì¼)**:
- Source HDL (`source/hdl/*.sv`)
- Constraints (`source/constrs/*.xdc`)
- Output files (`output/*.bit`, `*.bin`, `*.mcs`)
- Reports (`reports/*.rpt`)
- Project files (`build/xdaq_top.xpr`, `build/post_script.tcl`)

---

## í’ˆì§ˆ ì§€í‘œ(Quality Metrics, Week 11)

| Metric | Week 0 | Week 11 | Target | Status |
|--------|--------|---------|--------|--------|
| CDC Violations | 8+ | 0 | 0 | âœ… ë‹¬ì„± |
| Reset Consistency | 30% | 100% | 100% | âœ… ë‹¬ì„± |
| FSM Standard Compliance | 0% | 100% | 100% | âœ… ë‹¬ì„± |
| Syntax Errors | 2 | 0 | 0 | âœ… ë‹¬ì„± |
| Synthesis Errors | - | 0 | 0 | âœ… PASS |
| Bitstream Generation | FAIL | PASS | PASS | âœ… PASS |
| Module Count | 21 | 39 | - | âœ… ì™„ë£Œ |
| cyan_top.sv Lines | 1261 | 1292 | <500 | ğŸŸ¡ ì§„í–‰ì¤‘ |
| Test Coverage | 23% | 23% | >70% | â³ ê³„íšë¨ (Week 12) |

---

## Technical Details (ê¸°ìˆ  ìƒì„¸)

### ERR-017 Technical Summary (ERR-017 ê¸°ìˆ  ìš”ì•½)

**Error Type**: Place Route Error (30-574)
**Component**: BUFG (Global Clock Buffer)
**Cause**: Implicit BUFG inference from direct assignment
**Fix**: Explicit BUFG instantiation
**Impact**: Critical - bitstream generation blocked (ì¹˜ëª…ì  - bitstream ìƒì„± ì°¨ë‹¨)

### Lesson Learned (êµí›ˆ)

**Rule**: Clock buffers must always be explicitly instantiated. Never rely on automatic inference from direct assignments.

**Enforcement**: Add this rule to coding standards and review checklist.

---

## Files Modified (ìˆ˜ì •ëœ íŒŒì¼)

### Source Files (ì†ŒìŠ¤ íŒŒì¼)
- `ti-roic/bit_clock_module.sv` - BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™”

### Build Files (ë¹Œë“œ íŒŒì¼)
- `build_bitstream.tcl` - ìƒì„± (automation script)
- `build/post_script.tcl` - ìƒì„± (post-processing)

### Documentation (ë¬¸ì„œ)
- `README.md` - Week 11 statusë¡œ ì—…ë°ì´íŠ¸
- `IMPROVEMENT_PLAN.md` - v2.0 ìƒì„±
- `doc/README.md` - Week 11 statusë¡œ ì—…ë°ì´íŠ¸
- `doc/TECHNICAL_REFERENCE.md` - v2.0 ì—…ë°ì´íŠ¸
- `doc/archive/WEEK11_SUMMARY.md` - ì´ íŒŒì¼

### Git Configuration
- `.gitignore` - IP ìƒì„± íŒŒì¼ ì—…ë°ì´íŠ¸

---

## Issues Resolved (í•´ê²°ëœ ì´ìŠˆ)

| Issue ID | Category | Resolution (í•´ê²° ë°©ì•ˆ) |
|----------|----------|---------------------|
| ERR-017 | Clock Routing | BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™” |

---

## Next Steps (Week 12+) (í–¥í›„ ì‘ì—…)

### Phase 7: Verification (ê²€ì¦ ë‹¨ê³„)

1. **Test Coverage Expansion (Test Coverage í™•ì¥)**
   - ìƒˆ ëª¨ë“ˆìš© testbenches ì¶”ê°€
   - ì „ì²´ coverageë¥¼ 23%ì—ì„œ >70%ë¡œ ì¦ê°€
   - CDC ë° FSM ê²€ì¦ì— ì§‘ì¤‘

2. **Simulation Tasks (ì‹œë®¬ë ˆì´ì…˜ ì‘ì—…)**
   - ëª¨ë“  ëª¨ë“ˆì— ëŒ€í•œ RTL simulation
   - Synthesis ê²€ì¦
   - Timing analysis
   - Gate-level simulation

3. **Further Decomposition (ì¶”ê°€ ë¶„í•´)**
   - cyan_top.sv: 1292 â†’ <500 lines
   - read_data_mux.sv: 771 â†’ <500 lines

---

## Sign-Off Criteria (Week 11 ì™„ë£Œ ê¸°ì¤€)

| Criterion | Status | Evidence (ì¦ê±°) |
|-----------|--------|------------|
| ERR-017 resolved | âœ… | BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™” |
| Build automation complete | âœ… | build_bitstream.tcl |
| Output files generated | âœ… | cyan_top.bit, .bin, .mcs |
| Synthesis pass | âœ… | 0 errors |
| Implementation pass | âœ… | 0 errors, timing met |
| Documentation updated | âœ… | All docs current |

---

## Git Commit Preparation (Git ì»¤ë°‹ ì¤€ë¹„)

### Proposed Commit Message (ì œì•ˆëœ ì»¤ë°‹ ë©”ì‹œì§€)

```
Week 11: Bitstream Generation Complete (ERR-017)

Phase 6 - Bitstream Generation

ERR-017 Fix:
- Add explicit BUFG instantiation to bit_clock_module.sv
- Update XDC constraints for clock routing
- Resolve Place 30-574 error

Build Automation:
- Add build_bitstream.tcl: automated synthesis/implementation/bitstream
- Add post_script.tcl: output file management

File Cleanup:
- Move 594 IP-generated files to .gitignore
- Keep only source code and build artifacts

Output Files:
- cyan_top.bit: FPGA programming bitstream
- cyan_top.bin: Binary format
- cyan_top.mcs: SPI Flash image
- cyan_top.ltx: Debug probes

Documentation:
- Update README.md to Week 11 status
- Create IMPROVEMENT_PLAN.md v2.0
- Update TECHNICAL_REFERENCE.md to v2.0
- Create WEEK11_SUMMARY.md

Build Results:
- Synthesis: PASS (0 errors, 0 critical warnings)
- Implementation: PASS (0 errors, timing met)
- Bitstream: PASS

Resolves:
- ERR-017: Bitstream Clock Routing error

Related to: 12-week improvement plan Week 11
```

---

**Week 11 Lead**: drake.lee
**Week 11 Status**: âœ… **BITSTREAM GENERATION COMPLETE**
**Ready for Week 12**: Yes - Verification Phase (ê²€ì¦ ë‹¨ê³„)

**Notes**: ëª¨ë“  Phase 6 ëª©í‘œ ë‹¬ì„±. Bitstream generation ì„±ê³µ, 0 errors, timing ì¶©ì¡±.
ERR-017 (clock routing)ëŠ” ëª…ì‹œì  BUFG ì¸ìŠ¤í„´ìŠ¤í™”ë¡œ í•´ê²°. Build automation ì™„ë£Œ.
ë‹¤ìŒ ë‹¨ê³„ëŠ” simulation ê²€ì¦ ë° test coverage í™•ì¥ì…ë‹ˆë‹¤.
