|CPU_TEST_Sim
cpuClk => cpu1:main_processor.clk
memClk => system_memory:main_memory.clock
memClk => cpu1:main_processor.mem_clk
rst => cpu1:main_processor.rst
outA[0] << cpu1:main_processor.dOutA[0]
outA[1] << cpu1:main_processor.dOutA[1]
outA[2] << cpu1:main_processor.dOutA[2]
outA[3] << cpu1:main_processor.dOutA[3]
outA[4] << cpu1:main_processor.dOutA[4]
outA[5] << cpu1:main_processor.dOutA[5]
outA[6] << cpu1:main_processor.dOutA[6]
outA[7] << cpu1:main_processor.dOutA[7]
outA[8] << cpu1:main_processor.dOutA[8]
outA[9] << cpu1:main_processor.dOutA[9]
outA[10] << cpu1:main_processor.dOutA[10]
outA[11] << cpu1:main_processor.dOutA[11]
outA[12] << cpu1:main_processor.dOutA[12]
outA[13] << cpu1:main_processor.dOutA[13]
outA[14] << cpu1:main_processor.dOutA[14]
outA[15] << cpu1:main_processor.dOutA[15]
outA[16] << cpu1:main_processor.dOutA[16]
outA[17] << cpu1:main_processor.dOutA[17]
outA[18] << cpu1:main_processor.dOutA[18]
outA[19] << cpu1:main_processor.dOutA[19]
outA[20] << cpu1:main_processor.dOutA[20]
outA[21] << cpu1:main_processor.dOutA[21]
outA[22] << cpu1:main_processor.dOutA[22]
outA[23] << cpu1:main_processor.dOutA[23]
outA[24] << cpu1:main_processor.dOutA[24]
outA[25] << cpu1:main_processor.dOutA[25]
outA[26] << cpu1:main_processor.dOutA[26]
outA[27] << cpu1:main_processor.dOutA[27]
outA[28] << cpu1:main_processor.dOutA[28]
outA[29] << cpu1:main_processor.dOutA[29]
outA[30] << cpu1:main_processor.dOutA[30]
outA[31] << cpu1:main_processor.dOutA[31]
outB[0] << cpu1:main_processor.dOutB[0]
outB[1] << cpu1:main_processor.dOutB[1]
outB[2] << cpu1:main_processor.dOutB[2]
outB[3] << cpu1:main_processor.dOutB[3]
outB[4] << cpu1:main_processor.dOutB[4]
outB[5] << cpu1:main_processor.dOutB[5]
outB[6] << cpu1:main_processor.dOutB[6]
outB[7] << cpu1:main_processor.dOutB[7]
outB[8] << cpu1:main_processor.dOutB[8]
outB[9] << cpu1:main_processor.dOutB[9]
outB[10] << cpu1:main_processor.dOutB[10]
outB[11] << cpu1:main_processor.dOutB[11]
outB[12] << cpu1:main_processor.dOutB[12]
outB[13] << cpu1:main_processor.dOutB[13]
outB[14] << cpu1:main_processor.dOutB[14]
outB[15] << cpu1:main_processor.dOutB[15]
outB[16] << cpu1:main_processor.dOutB[16]
outB[17] << cpu1:main_processor.dOutB[17]
outB[18] << cpu1:main_processor.dOutB[18]
outB[19] << cpu1:main_processor.dOutB[19]
outB[20] << cpu1:main_processor.dOutB[20]
outB[21] << cpu1:main_processor.dOutB[21]
outB[22] << cpu1:main_processor.dOutB[22]
outB[23] << cpu1:main_processor.dOutB[23]
outB[24] << cpu1:main_processor.dOutB[24]
outB[25] << cpu1:main_processor.dOutB[25]
outB[26] << cpu1:main_processor.dOutB[26]
outB[27] << cpu1:main_processor.dOutB[27]
outB[28] << cpu1:main_processor.dOutB[28]
outB[29] << cpu1:main_processor.dOutB[29]
outB[30] << cpu1:main_processor.dOutB[30]
outB[31] << cpu1:main_processor.dOutB[31]
outC << cpu1:main_processor.dOutC
outZ << cpu1:main_processor.dOutZ
outIR[0] << cpu1:main_processor.dOutIR[0]
outIR[1] << cpu1:main_processor.dOutIR[1]
outIR[2] << cpu1:main_processor.dOutIR[2]
outIR[3] << cpu1:main_processor.dOutIR[3]
outIR[4] << cpu1:main_processor.dOutIR[4]
outIR[5] << cpu1:main_processor.dOutIR[5]
outIR[6] << cpu1:main_processor.dOutIR[6]
outIR[7] << cpu1:main_processor.dOutIR[7]
outIR[8] << cpu1:main_processor.dOutIR[8]
outIR[9] << cpu1:main_processor.dOutIR[9]
outIR[10] << cpu1:main_processor.dOutIR[10]
outIR[11] << cpu1:main_processor.dOutIR[11]
outIR[12] << cpu1:main_processor.dOutIR[12]
outIR[13] << cpu1:main_processor.dOutIR[13]
outIR[14] << cpu1:main_processor.dOutIR[14]
outIR[15] << cpu1:main_processor.dOutIR[15]
outIR[16] << cpu1:main_processor.dOutIR[16]
outIR[17] << cpu1:main_processor.dOutIR[17]
outIR[18] << cpu1:main_processor.dOutIR[18]
outIR[19] << cpu1:main_processor.dOutIR[19]
outIR[20] << cpu1:main_processor.dOutIR[20]
outIR[21] << cpu1:main_processor.dOutIR[21]
outIR[22] << cpu1:main_processor.dOutIR[22]
outIR[23] << cpu1:main_processor.dOutIR[23]
outIR[24] << cpu1:main_processor.dOutIR[24]
outIR[25] << cpu1:main_processor.dOutIR[25]
outIR[26] << cpu1:main_processor.dOutIR[26]
outIR[27] << cpu1:main_processor.dOutIR[27]
outIR[28] << cpu1:main_processor.dOutIR[28]
outIR[29] << cpu1:main_processor.dOutIR[29]
outIR[30] << cpu1:main_processor.dOutIR[30]
outIR[31] << cpu1:main_processor.dOutIR[31]
outPC[0] << cpu1:main_processor.dOutPC[0]
outPC[1] << cpu1:main_processor.dOutPC[1]
outPC[2] << cpu1:main_processor.dOutPC[2]
outPC[3] << cpu1:main_processor.dOutPC[3]
outPC[4] << cpu1:main_processor.dOutPC[4]
outPC[5] << cpu1:main_processor.dOutPC[5]
outPC[6] << cpu1:main_processor.dOutPC[6]
outPC[7] << cpu1:main_processor.dOutPC[7]
outPC[8] << cpu1:main_processor.dOutPC[8]
outPC[9] << cpu1:main_processor.dOutPC[9]
outPC[10] << cpu1:main_processor.dOutPC[10]
outPC[11] << cpu1:main_processor.dOutPC[11]
outPC[12] << cpu1:main_processor.dOutPC[12]
outPC[13] << cpu1:main_processor.dOutPC[13]
outPC[14] << cpu1:main_processor.dOutPC[14]
outPC[15] << cpu1:main_processor.dOutPC[15]
outPC[16] << cpu1:main_processor.dOutPC[16]
outPC[17] << cpu1:main_processor.dOutPC[17]
outPC[18] << cpu1:main_processor.dOutPC[18]
outPC[19] << cpu1:main_processor.dOutPC[19]
outPC[20] << cpu1:main_processor.dOutPC[20]
outPC[21] << cpu1:main_processor.dOutPC[21]
outPC[22] << cpu1:main_processor.dOutPC[22]
outPC[23] << cpu1:main_processor.dOutPC[23]
outPC[24] << cpu1:main_processor.dOutPC[24]
outPC[25] << cpu1:main_processor.dOutPC[25]
outPC[26] << cpu1:main_processor.dOutPC[26]
outPC[27] << cpu1:main_processor.dOutPC[27]
outPC[28] << cpu1:main_processor.dOutPC[28]
outPC[29] << cpu1:main_processor.dOutPC[29]
outPC[30] << cpu1:main_processor.dOutPC[30]
outPC[31] << cpu1:main_processor.dOutPC[31]
addrOut[0] << cpu1:main_processor.addrOut[0]
addrOut[1] << cpu1:main_processor.addrOut[1]
addrOut[2] << cpu1:main_processor.addrOut[2]
addrOut[3] << cpu1:main_processor.addrOut[3]
addrOut[4] << cpu1:main_processor.addrOut[4]
addrOut[5] << cpu1:main_processor.addrOut[5]
wEn << cpu1:main_processor.wEn
memDataOut[0] << cpu1:main_processor.dataOut[0]
memDataOut[1] << cpu1:main_processor.dataOut[1]
memDataOut[2] << cpu1:main_processor.dataOut[2]
memDataOut[3] << cpu1:main_processor.dataOut[3]
memDataOut[4] << cpu1:main_processor.dataOut[4]
memDataOut[5] << cpu1:main_processor.dataOut[5]
memDataOut[6] << cpu1:main_processor.dataOut[6]
memDataOut[7] << cpu1:main_processor.dataOut[7]
memDataOut[8] << cpu1:main_processor.dataOut[8]
memDataOut[9] << cpu1:main_processor.dataOut[9]
memDataOut[10] << cpu1:main_processor.dataOut[10]
memDataOut[11] << cpu1:main_processor.dataOut[11]
memDataOut[12] << cpu1:main_processor.dataOut[12]
memDataOut[13] << cpu1:main_processor.dataOut[13]
memDataOut[14] << cpu1:main_processor.dataOut[14]
memDataOut[15] << cpu1:main_processor.dataOut[15]
memDataOut[16] << cpu1:main_processor.dataOut[16]
memDataOut[17] << cpu1:main_processor.dataOut[17]
memDataOut[18] << cpu1:main_processor.dataOut[18]
memDataOut[19] << cpu1:main_processor.dataOut[19]
memDataOut[20] << cpu1:main_processor.dataOut[20]
memDataOut[21] << cpu1:main_processor.dataOut[21]
memDataOut[22] << cpu1:main_processor.dataOut[22]
memDataOut[23] << cpu1:main_processor.dataOut[23]
memDataOut[24] << cpu1:main_processor.dataOut[24]
memDataOut[25] << cpu1:main_processor.dataOut[25]
memDataOut[26] << cpu1:main_processor.dataOut[26]
memDataOut[27] << cpu1:main_processor.dataOut[27]
memDataOut[28] << cpu1:main_processor.dataOut[28]
memDataOut[29] << cpu1:main_processor.dataOut[29]
memDataOut[30] << cpu1:main_processor.dataOut[30]
memDataOut[31] << cpu1:main_processor.dataOut[31]
memDataIn[0] << system_memory:main_memory.q[0]
memDataIn[1] << system_memory:main_memory.q[1]
memDataIn[2] << system_memory:main_memory.q[2]
memDataIn[3] << system_memory:main_memory.q[3]
memDataIn[4] << system_memory:main_memory.q[4]
memDataIn[5] << system_memory:main_memory.q[5]
memDataIn[6] << system_memory:main_memory.q[6]
memDataIn[7] << system_memory:main_memory.q[7]
memDataIn[8] << system_memory:main_memory.q[8]
memDataIn[9] << system_memory:main_memory.q[9]
memDataIn[10] << system_memory:main_memory.q[10]
memDataIn[11] << system_memory:main_memory.q[11]
memDataIn[12] << system_memory:main_memory.q[12]
memDataIn[13] << system_memory:main_memory.q[13]
memDataIn[14] << system_memory:main_memory.q[14]
memDataIn[15] << system_memory:main_memory.q[15]
memDataIn[16] << system_memory:main_memory.q[16]
memDataIn[17] << system_memory:main_memory.q[17]
memDataIn[18] << system_memory:main_memory.q[18]
memDataIn[19] << system_memory:main_memory.q[19]
memDataIn[20] << system_memory:main_memory.q[20]
memDataIn[21] << system_memory:main_memory.q[21]
memDataIn[22] << system_memory:main_memory.q[22]
memDataIn[23] << system_memory:main_memory.q[23]
memDataIn[24] << system_memory:main_memory.q[24]
memDataIn[25] << system_memory:main_memory.q[25]
memDataIn[26] << system_memory:main_memory.q[26]
memDataIn[27] << system_memory:main_memory.q[27]
memDataIn[28] << system_memory:main_memory.q[28]
memDataIn[29] << system_memory:main_memory.q[29]
memDataIn[30] << system_memory:main_memory.q[30]
memDataIn[31] << system_memory:main_memory.q[31]
T_Info[0] << cpu1:main_processor.outT[0]
T_Info[1] << cpu1:main_processor.outT[1]
T_Info[2] << cpu1:main_processor.outT[2]
wen_mem << cpu1:main_processor.wen_mem
en_mem << cpu1:main_processor.en_mem


|CPU_TEST_Sim|system_memory:main_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component
wren_a => altsyncram_lqd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lqd1:auto_generated.data_a[0]
data_a[1] => altsyncram_lqd1:auto_generated.data_a[1]
data_a[2] => altsyncram_lqd1:auto_generated.data_a[2]
data_a[3] => altsyncram_lqd1:auto_generated.data_a[3]
data_a[4] => altsyncram_lqd1:auto_generated.data_a[4]
data_a[5] => altsyncram_lqd1:auto_generated.data_a[5]
data_a[6] => altsyncram_lqd1:auto_generated.data_a[6]
data_a[7] => altsyncram_lqd1:auto_generated.data_a[7]
data_a[8] => altsyncram_lqd1:auto_generated.data_a[8]
data_a[9] => altsyncram_lqd1:auto_generated.data_a[9]
data_a[10] => altsyncram_lqd1:auto_generated.data_a[10]
data_a[11] => altsyncram_lqd1:auto_generated.data_a[11]
data_a[12] => altsyncram_lqd1:auto_generated.data_a[12]
data_a[13] => altsyncram_lqd1:auto_generated.data_a[13]
data_a[14] => altsyncram_lqd1:auto_generated.data_a[14]
data_a[15] => altsyncram_lqd1:auto_generated.data_a[15]
data_a[16] => altsyncram_lqd1:auto_generated.data_a[16]
data_a[17] => altsyncram_lqd1:auto_generated.data_a[17]
data_a[18] => altsyncram_lqd1:auto_generated.data_a[18]
data_a[19] => altsyncram_lqd1:auto_generated.data_a[19]
data_a[20] => altsyncram_lqd1:auto_generated.data_a[20]
data_a[21] => altsyncram_lqd1:auto_generated.data_a[21]
data_a[22] => altsyncram_lqd1:auto_generated.data_a[22]
data_a[23] => altsyncram_lqd1:auto_generated.data_a[23]
data_a[24] => altsyncram_lqd1:auto_generated.data_a[24]
data_a[25] => altsyncram_lqd1:auto_generated.data_a[25]
data_a[26] => altsyncram_lqd1:auto_generated.data_a[26]
data_a[27] => altsyncram_lqd1:auto_generated.data_a[27]
data_a[28] => altsyncram_lqd1:auto_generated.data_a[28]
data_a[29] => altsyncram_lqd1:auto_generated.data_a[29]
data_a[30] => altsyncram_lqd1:auto_generated.data_a[30]
data_a[31] => altsyncram_lqd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lqd1:auto_generated.address_a[0]
address_a[1] => altsyncram_lqd1:auto_generated.address_a[1]
address_a[2] => altsyncram_lqd1:auto_generated.address_a[2]
address_a[3] => altsyncram_lqd1:auto_generated.address_a[3]
address_a[4] => altsyncram_lqd1:auto_generated.address_a[4]
address_a[5] => altsyncram_lqd1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lqd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lqd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lqd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lqd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lqd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lqd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lqd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lqd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lqd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lqd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lqd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lqd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lqd1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lqd1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lqd1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lqd1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lqd1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lqd1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lqd1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lqd1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lqd1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lqd1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lqd1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lqd1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lqd1:auto_generated.q_a[23]
q_a[24] <= altsyncram_lqd1:auto_generated.q_a[24]
q_a[25] <= altsyncram_lqd1:auto_generated.q_a[25]
q_a[26] <= altsyncram_lqd1:auto_generated.q_a[26]
q_a[27] <= altsyncram_lqd1:auto_generated.q_a[27]
q_a[28] <= altsyncram_lqd1:auto_generated.q_a[28]
q_a[29] <= altsyncram_lqd1:auto_generated.q_a[29]
q_a[30] <= altsyncram_lqd1:auto_generated.q_a[30]
q_a[31] <= altsyncram_lqd1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lqd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|CPU_TEST_Sim|cpu1:main_processor
clk => datapath:Dpth.Clk
clk => control:C1.clk
clk => reset_circuit:R1.Clk
mem_clk => datapath:Dpth.mClk
mem_clk => control:C1.mclk
rst => reset_circuit:R1.Reset
dataIn[0] => datapath:Dpth.DATA_IN[0]
dataIn[0] => control:C1.INST[0]
dataIn[1] => datapath:Dpth.DATA_IN[1]
dataIn[1] => control:C1.INST[1]
dataIn[2] => datapath:Dpth.DATA_IN[2]
dataIn[2] => control:C1.INST[2]
dataIn[3] => datapath:Dpth.DATA_IN[3]
dataIn[3] => control:C1.INST[3]
dataIn[4] => datapath:Dpth.DATA_IN[4]
dataIn[4] => control:C1.INST[4]
dataIn[5] => datapath:Dpth.DATA_IN[5]
dataIn[5] => control:C1.INST[5]
dataIn[6] => datapath:Dpth.DATA_IN[6]
dataIn[6] => control:C1.INST[6]
dataIn[7] => datapath:Dpth.DATA_IN[7]
dataIn[7] => control:C1.INST[7]
dataIn[8] => datapath:Dpth.DATA_IN[8]
dataIn[8] => control:C1.INST[8]
dataIn[9] => datapath:Dpth.DATA_IN[9]
dataIn[9] => control:C1.INST[9]
dataIn[10] => datapath:Dpth.DATA_IN[10]
dataIn[10] => control:C1.INST[10]
dataIn[11] => datapath:Dpth.DATA_IN[11]
dataIn[11] => control:C1.INST[11]
dataIn[12] => datapath:Dpth.DATA_IN[12]
dataIn[12] => control:C1.INST[12]
dataIn[13] => datapath:Dpth.DATA_IN[13]
dataIn[13] => control:C1.INST[13]
dataIn[14] => datapath:Dpth.DATA_IN[14]
dataIn[14] => control:C1.INST[14]
dataIn[15] => datapath:Dpth.DATA_IN[15]
dataIn[15] => control:C1.INST[15]
dataIn[16] => datapath:Dpth.DATA_IN[16]
dataIn[16] => control:C1.INST[16]
dataIn[17] => datapath:Dpth.DATA_IN[17]
dataIn[17] => control:C1.INST[17]
dataIn[18] => datapath:Dpth.DATA_IN[18]
dataIn[18] => control:C1.INST[18]
dataIn[19] => datapath:Dpth.DATA_IN[19]
dataIn[19] => control:C1.INST[19]
dataIn[20] => datapath:Dpth.DATA_IN[20]
dataIn[20] => control:C1.INST[20]
dataIn[21] => datapath:Dpth.DATA_IN[21]
dataIn[21] => control:C1.INST[21]
dataIn[22] => datapath:Dpth.DATA_IN[22]
dataIn[22] => control:C1.INST[22]
dataIn[23] => datapath:Dpth.DATA_IN[23]
dataIn[23] => control:C1.INST[23]
dataIn[24] => datapath:Dpth.DATA_IN[24]
dataIn[24] => control:C1.INST[24]
dataIn[25] => datapath:Dpth.DATA_IN[25]
dataIn[25] => control:C1.INST[25]
dataIn[26] => datapath:Dpth.DATA_IN[26]
dataIn[26] => control:C1.INST[26]
dataIn[27] => datapath:Dpth.DATA_IN[27]
dataIn[27] => control:C1.INST[27]
dataIn[28] => datapath:Dpth.DATA_IN[28]
dataIn[28] => control:C1.INST[28]
dataIn[29] => datapath:Dpth.DATA_IN[29]
dataIn[29] => control:C1.INST[29]
dataIn[30] => datapath:Dpth.DATA_IN[30]
dataIn[30] => control:C1.INST[30]
dataIn[31] => datapath:Dpth.DATA_IN[31]
dataIn[31] => control:C1.INST[31]
dataOut[0] <= datapath:Dpth.DATA_OUT[0]
dataOut[1] <= datapath:Dpth.DATA_OUT[1]
dataOut[2] <= datapath:Dpth.DATA_OUT[2]
dataOut[3] <= datapath:Dpth.DATA_OUT[3]
dataOut[4] <= datapath:Dpth.DATA_OUT[4]
dataOut[5] <= datapath:Dpth.DATA_OUT[5]
dataOut[6] <= datapath:Dpth.DATA_OUT[6]
dataOut[7] <= datapath:Dpth.DATA_OUT[7]
dataOut[8] <= datapath:Dpth.DATA_OUT[8]
dataOut[9] <= datapath:Dpth.DATA_OUT[9]
dataOut[10] <= datapath:Dpth.DATA_OUT[10]
dataOut[11] <= datapath:Dpth.DATA_OUT[11]
dataOut[12] <= datapath:Dpth.DATA_OUT[12]
dataOut[13] <= datapath:Dpth.DATA_OUT[13]
dataOut[14] <= datapath:Dpth.DATA_OUT[14]
dataOut[15] <= datapath:Dpth.DATA_OUT[15]
dataOut[16] <= datapath:Dpth.DATA_OUT[16]
dataOut[17] <= datapath:Dpth.DATA_OUT[17]
dataOut[18] <= datapath:Dpth.DATA_OUT[18]
dataOut[19] <= datapath:Dpth.DATA_OUT[19]
dataOut[20] <= datapath:Dpth.DATA_OUT[20]
dataOut[21] <= datapath:Dpth.DATA_OUT[21]
dataOut[22] <= datapath:Dpth.DATA_OUT[22]
dataOut[23] <= datapath:Dpth.DATA_OUT[23]
dataOut[24] <= datapath:Dpth.DATA_OUT[24]
dataOut[25] <= datapath:Dpth.DATA_OUT[25]
dataOut[26] <= datapath:Dpth.DATA_OUT[26]
dataOut[27] <= datapath:Dpth.DATA_OUT[27]
dataOut[28] <= datapath:Dpth.DATA_OUT[28]
dataOut[29] <= datapath:Dpth.DATA_OUT[29]
dataOut[30] <= datapath:Dpth.DATA_OUT[30]
dataOut[31] <= datapath:Dpth.DATA_OUT[31]
addrOut[0] <= datapath:Dpth.ADDR_OUT[0]
addrOut[1] <= datapath:Dpth.ADDR_OUT[1]
addrOut[2] <= datapath:Dpth.ADDR_OUT[2]
addrOut[3] <= datapath:Dpth.ADDR_OUT[3]
addrOut[4] <= datapath:Dpth.ADDR_OUT[4]
addrOut[5] <= datapath:Dpth.ADDR_OUT[5]
addrOut[6] <= datapath:Dpth.ADDR_OUT[6]
addrOut[7] <= datapath:Dpth.ADDR_OUT[7]
addrOut[8] <= datapath:Dpth.ADDR_OUT[8]
addrOut[9] <= datapath:Dpth.ADDR_OUT[9]
addrOut[10] <= datapath:Dpth.ADDR_OUT[10]
addrOut[11] <= datapath:Dpth.ADDR_OUT[11]
addrOut[12] <= datapath:Dpth.ADDR_OUT[12]
addrOut[13] <= datapath:Dpth.ADDR_OUT[13]
addrOut[14] <= datapath:Dpth.ADDR_OUT[14]
addrOut[15] <= datapath:Dpth.ADDR_OUT[15]
addrOut[16] <= datapath:Dpth.ADDR_OUT[16]
addrOut[17] <= datapath:Dpth.ADDR_OUT[17]
addrOut[18] <= datapath:Dpth.ADDR_OUT[18]
addrOut[19] <= datapath:Dpth.ADDR_OUT[19]
addrOut[20] <= datapath:Dpth.ADDR_OUT[20]
addrOut[21] <= datapath:Dpth.ADDR_OUT[21]
addrOut[22] <= datapath:Dpth.ADDR_OUT[22]
addrOut[23] <= datapath:Dpth.ADDR_OUT[23]
addrOut[24] <= datapath:Dpth.ADDR_OUT[24]
addrOut[25] <= datapath:Dpth.ADDR_OUT[25]
addrOut[26] <= datapath:Dpth.ADDR_OUT[26]
addrOut[27] <= datapath:Dpth.ADDR_OUT[27]
addrOut[28] <= datapath:Dpth.ADDR_OUT[28]
addrOut[29] <= datapath:Dpth.ADDR_OUT[29]
addrOut[30] <= datapath:Dpth.ADDR_OUT[30]
addrOut[31] <= datapath:Dpth.ADDR_OUT[31]
wEn <= <GND>
dOutA[0] <= datapath:Dpth.Out_A[0]
dOutA[1] <= datapath:Dpth.Out_A[1]
dOutA[2] <= datapath:Dpth.Out_A[2]
dOutA[3] <= datapath:Dpth.Out_A[3]
dOutA[4] <= datapath:Dpth.Out_A[4]
dOutA[5] <= datapath:Dpth.Out_A[5]
dOutA[6] <= datapath:Dpth.Out_A[6]
dOutA[7] <= datapath:Dpth.Out_A[7]
dOutA[8] <= datapath:Dpth.Out_A[8]
dOutA[9] <= datapath:Dpth.Out_A[9]
dOutA[10] <= datapath:Dpth.Out_A[10]
dOutA[11] <= datapath:Dpth.Out_A[11]
dOutA[12] <= datapath:Dpth.Out_A[12]
dOutA[13] <= datapath:Dpth.Out_A[13]
dOutA[14] <= datapath:Dpth.Out_A[14]
dOutA[15] <= datapath:Dpth.Out_A[15]
dOutA[16] <= datapath:Dpth.Out_A[16]
dOutA[17] <= datapath:Dpth.Out_A[17]
dOutA[18] <= datapath:Dpth.Out_A[18]
dOutA[19] <= datapath:Dpth.Out_A[19]
dOutA[20] <= datapath:Dpth.Out_A[20]
dOutA[21] <= datapath:Dpth.Out_A[21]
dOutA[22] <= datapath:Dpth.Out_A[22]
dOutA[23] <= datapath:Dpth.Out_A[23]
dOutA[24] <= datapath:Dpth.Out_A[24]
dOutA[25] <= datapath:Dpth.Out_A[25]
dOutA[26] <= datapath:Dpth.Out_A[26]
dOutA[27] <= datapath:Dpth.Out_A[27]
dOutA[28] <= datapath:Dpth.Out_A[28]
dOutA[29] <= datapath:Dpth.Out_A[29]
dOutA[30] <= datapath:Dpth.Out_A[30]
dOutA[31] <= datapath:Dpth.Out_A[31]
dOutB[0] <= datapath:Dpth.Out_B[0]
dOutB[1] <= datapath:Dpth.Out_B[1]
dOutB[2] <= datapath:Dpth.Out_B[2]
dOutB[3] <= datapath:Dpth.Out_B[3]
dOutB[4] <= datapath:Dpth.Out_B[4]
dOutB[5] <= datapath:Dpth.Out_B[5]
dOutB[6] <= datapath:Dpth.Out_B[6]
dOutB[7] <= datapath:Dpth.Out_B[7]
dOutB[8] <= datapath:Dpth.Out_B[8]
dOutB[9] <= datapath:Dpth.Out_B[9]
dOutB[10] <= datapath:Dpth.Out_B[10]
dOutB[11] <= datapath:Dpth.Out_B[11]
dOutB[12] <= datapath:Dpth.Out_B[12]
dOutB[13] <= datapath:Dpth.Out_B[13]
dOutB[14] <= datapath:Dpth.Out_B[14]
dOutB[15] <= datapath:Dpth.Out_B[15]
dOutB[16] <= datapath:Dpth.Out_B[16]
dOutB[17] <= datapath:Dpth.Out_B[17]
dOutB[18] <= datapath:Dpth.Out_B[18]
dOutB[19] <= datapath:Dpth.Out_B[19]
dOutB[20] <= datapath:Dpth.Out_B[20]
dOutB[21] <= datapath:Dpth.Out_B[21]
dOutB[22] <= datapath:Dpth.Out_B[22]
dOutB[23] <= datapath:Dpth.Out_B[23]
dOutB[24] <= datapath:Dpth.Out_B[24]
dOutB[25] <= datapath:Dpth.Out_B[25]
dOutB[26] <= datapath:Dpth.Out_B[26]
dOutB[27] <= datapath:Dpth.Out_B[27]
dOutB[28] <= datapath:Dpth.Out_B[28]
dOutB[29] <= datapath:Dpth.Out_B[29]
dOutB[30] <= datapath:Dpth.Out_B[30]
dOutB[31] <= datapath:Dpth.Out_B[31]
dOutC <= datapath:Dpth.Out_C
dOutZ <= datapath:Dpth.Out_Z
dOutIR[0] <= datapath:Dpth.Out_IR[0]
dOutIR[1] <= datapath:Dpth.Out_IR[1]
dOutIR[2] <= datapath:Dpth.Out_IR[2]
dOutIR[3] <= datapath:Dpth.Out_IR[3]
dOutIR[4] <= datapath:Dpth.Out_IR[4]
dOutIR[5] <= datapath:Dpth.Out_IR[5]
dOutIR[6] <= datapath:Dpth.Out_IR[6]
dOutIR[7] <= datapath:Dpth.Out_IR[7]
dOutIR[8] <= datapath:Dpth.Out_IR[8]
dOutIR[9] <= datapath:Dpth.Out_IR[9]
dOutIR[10] <= datapath:Dpth.Out_IR[10]
dOutIR[11] <= datapath:Dpth.Out_IR[11]
dOutIR[12] <= datapath:Dpth.Out_IR[12]
dOutIR[13] <= datapath:Dpth.Out_IR[13]
dOutIR[14] <= datapath:Dpth.Out_IR[14]
dOutIR[15] <= datapath:Dpth.Out_IR[15]
dOutIR[16] <= datapath:Dpth.Out_IR[16]
dOutIR[17] <= datapath:Dpth.Out_IR[17]
dOutIR[18] <= datapath:Dpth.Out_IR[18]
dOutIR[19] <= datapath:Dpth.Out_IR[19]
dOutIR[20] <= datapath:Dpth.Out_IR[20]
dOutIR[21] <= datapath:Dpth.Out_IR[21]
dOutIR[22] <= datapath:Dpth.Out_IR[22]
dOutIR[23] <= datapath:Dpth.Out_IR[23]
dOutIR[24] <= datapath:Dpth.Out_IR[24]
dOutIR[25] <= datapath:Dpth.Out_IR[25]
dOutIR[26] <= datapath:Dpth.Out_IR[26]
dOutIR[27] <= datapath:Dpth.Out_IR[27]
dOutIR[28] <= datapath:Dpth.Out_IR[28]
dOutIR[29] <= datapath:Dpth.Out_IR[29]
dOutIR[30] <= datapath:Dpth.Out_IR[30]
dOutIR[31] <= datapath:Dpth.Out_IR[31]
dOutPC[0] <= datapath:Dpth.Out_PC[0]
dOutPC[1] <= datapath:Dpth.Out_PC[1]
dOutPC[2] <= datapath:Dpth.Out_PC[2]
dOutPC[3] <= datapath:Dpth.Out_PC[3]
dOutPC[4] <= datapath:Dpth.Out_PC[4]
dOutPC[5] <= datapath:Dpth.Out_PC[5]
dOutPC[6] <= datapath:Dpth.Out_PC[6]
dOutPC[7] <= datapath:Dpth.Out_PC[7]
dOutPC[8] <= datapath:Dpth.Out_PC[8]
dOutPC[9] <= datapath:Dpth.Out_PC[9]
dOutPC[10] <= datapath:Dpth.Out_PC[10]
dOutPC[11] <= datapath:Dpth.Out_PC[11]
dOutPC[12] <= datapath:Dpth.Out_PC[12]
dOutPC[13] <= datapath:Dpth.Out_PC[13]
dOutPC[14] <= datapath:Dpth.Out_PC[14]
dOutPC[15] <= datapath:Dpth.Out_PC[15]
dOutPC[16] <= datapath:Dpth.Out_PC[16]
dOutPC[17] <= datapath:Dpth.Out_PC[17]
dOutPC[18] <= datapath:Dpth.Out_PC[18]
dOutPC[19] <= datapath:Dpth.Out_PC[19]
dOutPC[20] <= datapath:Dpth.Out_PC[20]
dOutPC[21] <= datapath:Dpth.Out_PC[21]
dOutPC[22] <= datapath:Dpth.Out_PC[22]
dOutPC[23] <= datapath:Dpth.Out_PC[23]
dOutPC[24] <= datapath:Dpth.Out_PC[24]
dOutPC[25] <= datapath:Dpth.Out_PC[25]
dOutPC[26] <= datapath:Dpth.Out_PC[26]
dOutPC[27] <= datapath:Dpth.Out_PC[27]
dOutPC[28] <= datapath:Dpth.Out_PC[28]
dOutPC[29] <= datapath:Dpth.Out_PC[29]
dOutPC[30] <= datapath:Dpth.Out_PC[30]
dOutPC[31] <= datapath:Dpth.Out_PC[31]
outT[0] <= control:C1.T[0]
outT[1] <= control:C1.T[1]
outT[2] <= control:C1.T[2]
wen_mem <= control:C1.wen
en_mem <= control:C1.en


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth
Clk => reg32:IR.clk
Clk => reg32:A.clk
Clk => reg32:B.clk
Clk => pc:ProgCount.clk
Clk => reg1:Z.clk
Clk => reg1:C.clk
mClk => data_mem:D1.clk
WEN => data_mem:D1.wen
EN => data_mem:D1.en
Clr_A => reg32:A.clr
Ld_A => reg32:A.ld
Clr_B => reg32:B.clr
Ld_B => reg32:B.ld
Clr_C => reg1:C.clr
Ld_C => reg1:C.ld
Clr_Z => reg1:Z.clr
Ld_Z => reg1:Z.ld
Clr_PC => pc:ProgCount.clr
Ld_PC => pc:ProgCount.ld
Clr_IR => reg32:IR.clr
Ld_IR => reg32:IR.ld
Out_A[0] <= reg32:A.Q32[0]
Out_A[1] <= reg32:A.Q32[1]
Out_A[2] <= reg32:A.Q32[2]
Out_A[3] <= reg32:A.Q32[3]
Out_A[4] <= reg32:A.Q32[4]
Out_A[5] <= reg32:A.Q32[5]
Out_A[6] <= reg32:A.Q32[6]
Out_A[7] <= reg32:A.Q32[7]
Out_A[8] <= reg32:A.Q32[8]
Out_A[9] <= reg32:A.Q32[9]
Out_A[10] <= reg32:A.Q32[10]
Out_A[11] <= reg32:A.Q32[11]
Out_A[12] <= reg32:A.Q32[12]
Out_A[13] <= reg32:A.Q32[13]
Out_A[14] <= reg32:A.Q32[14]
Out_A[15] <= reg32:A.Q32[15]
Out_A[16] <= reg32:A.Q32[16]
Out_A[17] <= reg32:A.Q32[17]
Out_A[18] <= reg32:A.Q32[18]
Out_A[19] <= reg32:A.Q32[19]
Out_A[20] <= reg32:A.Q32[20]
Out_A[21] <= reg32:A.Q32[21]
Out_A[22] <= reg32:A.Q32[22]
Out_A[23] <= reg32:A.Q32[23]
Out_A[24] <= reg32:A.Q32[24]
Out_A[25] <= reg32:A.Q32[25]
Out_A[26] <= reg32:A.Q32[26]
Out_A[27] <= reg32:A.Q32[27]
Out_A[28] <= reg32:A.Q32[28]
Out_A[29] <= reg32:A.Q32[29]
Out_A[30] <= reg32:A.Q32[30]
Out_A[31] <= reg32:A.Q32[31]
Out_B[0] <= reg32:B.Q32[0]
Out_B[1] <= reg32:B.Q32[1]
Out_B[2] <= reg32:B.Q32[2]
Out_B[3] <= reg32:B.Q32[3]
Out_B[4] <= reg32:B.Q32[4]
Out_B[5] <= reg32:B.Q32[5]
Out_B[6] <= reg32:B.Q32[6]
Out_B[7] <= reg32:B.Q32[7]
Out_B[8] <= reg32:B.Q32[8]
Out_B[9] <= reg32:B.Q32[9]
Out_B[10] <= reg32:B.Q32[10]
Out_B[11] <= reg32:B.Q32[11]
Out_B[12] <= reg32:B.Q32[12]
Out_B[13] <= reg32:B.Q32[13]
Out_B[14] <= reg32:B.Q32[14]
Out_B[15] <= reg32:B.Q32[15]
Out_B[16] <= reg32:B.Q32[16]
Out_B[17] <= reg32:B.Q32[17]
Out_B[18] <= reg32:B.Q32[18]
Out_B[19] <= reg32:B.Q32[19]
Out_B[20] <= reg32:B.Q32[20]
Out_B[21] <= reg32:B.Q32[21]
Out_B[22] <= reg32:B.Q32[22]
Out_B[23] <= reg32:B.Q32[23]
Out_B[24] <= reg32:B.Q32[24]
Out_B[25] <= reg32:B.Q32[25]
Out_B[26] <= reg32:B.Q32[26]
Out_B[27] <= reg32:B.Q32[27]
Out_B[28] <= reg32:B.Q32[28]
Out_B[29] <= reg32:B.Q32[29]
Out_B[30] <= reg32:B.Q32[30]
Out_B[31] <= reg32:B.Q32[31]
Out_C <= reg1:C.Q
Out_Z <= reg1:Z.Q
Out_PC[0] <= Out_PC[0].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[1] <= Out_PC[1].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[2] <= Out_PC[2].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[3] <= Out_PC[3].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[4] <= Out_PC[4].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[5] <= Out_PC[5].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[6] <= Out_PC[6].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[7] <= Out_PC[7].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[8] <= Out_PC[8].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[9] <= Out_PC[9].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[10] <= Out_PC[10].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[11] <= Out_PC[11].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[12] <= Out_PC[12].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[13] <= Out_PC[13].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[14] <= Out_PC[14].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[15] <= Out_PC[15].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[16] <= Out_PC[16].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[17] <= Out_PC[17].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[18] <= Out_PC[18].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[19] <= Out_PC[19].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[20] <= Out_PC[20].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[21] <= Out_PC[21].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[22] <= Out_PC[22].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[23] <= Out_PC[23].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[24] <= Out_PC[24].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[25] <= Out_PC[25].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[26] <= Out_PC[26].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[27] <= Out_PC[27].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[28] <= Out_PC[28].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[29] <= Out_PC[29].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[30] <= Out_PC[30].DB_MAX_OUTPUT_PORT_TYPE
Out_PC[31] <= Out_PC[31].DB_MAX_OUTPUT_PORT_TYPE
Out_IR[0] <= reg32:IR.Q32[0]
Out_IR[1] <= reg32:IR.Q32[1]
Out_IR[2] <= reg32:IR.Q32[2]
Out_IR[3] <= reg32:IR.Q32[3]
Out_IR[4] <= reg32:IR.Q32[4]
Out_IR[5] <= reg32:IR.Q32[5]
Out_IR[6] <= reg32:IR.Q32[6]
Out_IR[7] <= reg32:IR.Q32[7]
Out_IR[8] <= reg32:IR.Q32[8]
Out_IR[9] <= reg32:IR.Q32[9]
Out_IR[10] <= reg32:IR.Q32[10]
Out_IR[11] <= reg32:IR.Q32[11]
Out_IR[12] <= reg32:IR.Q32[12]
Out_IR[13] <= reg32:IR.Q32[13]
Out_IR[14] <= reg32:IR.Q32[14]
Out_IR[15] <= reg32:IR.Q32[15]
Out_IR[16] <= reg32:IR.Q32[16]
Out_IR[17] <= reg32:IR.Q32[17]
Out_IR[18] <= reg32:IR.Q32[18]
Out_IR[19] <= reg32:IR.Q32[19]
Out_IR[20] <= reg32:IR.Q32[20]
Out_IR[21] <= reg32:IR.Q32[21]
Out_IR[22] <= reg32:IR.Q32[22]
Out_IR[23] <= reg32:IR.Q32[23]
Out_IR[24] <= reg32:IR.Q32[24]
Out_IR[25] <= reg32:IR.Q32[25]
Out_IR[26] <= reg32:IR.Q32[26]
Out_IR[27] <= reg32:IR.Q32[27]
Out_IR[28] <= reg32:IR.Q32[28]
Out_IR[29] <= reg32:IR.Q32[29]
Out_IR[30] <= reg32:IR.Q32[30]
Out_IR[31] <= reg32:IR.Q32[31]
Inc_PC => pc:ProgCount.inc
ADDR_OUT[0] <= ADDR_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= ADDR_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= ADDR_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= ADDR_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= ADDR_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= ADDR_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= ADDR_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= ADDR_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= ADDR_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= ADDR_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[11] <= ADDR_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[12] <= ADDR_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[13] <= ADDR_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[14] <= ADDR_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[15] <= ADDR_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[16] <= ADDR_OUT[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[17] <= ADDR_OUT[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[18] <= ADDR_OUT[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[19] <= ADDR_OUT[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[20] <= ADDR_OUT[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[21] <= ADDR_OUT[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[22] <= ADDR_OUT[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[23] <= ADDR_OUT[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[24] <= ADDR_OUT[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[25] <= ADDR_OUT[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[26] <= ADDR_OUT[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[27] <= ADDR_OUT[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[28] <= ADDR_OUT[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[29] <= ADDR_OUT[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[30] <= ADDR_OUT[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[31] <= ADDR_OUT[31].DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[0] => MUX_3:M6.in_ch1[0]
DATA_IN[1] => MUX_3:M6.in_ch1[1]
DATA_IN[2] => MUX_3:M6.in_ch1[2]
DATA_IN[3] => MUX_3:M6.in_ch1[3]
DATA_IN[4] => MUX_3:M6.in_ch1[4]
DATA_IN[5] => MUX_3:M6.in_ch1[5]
DATA_IN[6] => MUX_3:M6.in_ch1[6]
DATA_IN[7] => MUX_3:M6.in_ch1[7]
DATA_IN[8] => MUX_3:M6.in_ch1[8]
DATA_IN[9] => MUX_3:M6.in_ch1[9]
DATA_IN[10] => MUX_3:M6.in_ch1[10]
DATA_IN[11] => MUX_3:M6.in_ch1[11]
DATA_IN[12] => MUX_3:M6.in_ch1[12]
DATA_IN[13] => MUX_3:M6.in_ch1[13]
DATA_IN[14] => MUX_3:M6.in_ch1[14]
DATA_IN[15] => MUX_3:M6.in_ch1[15]
DATA_IN[16] => MUX_3:M6.in_ch1[16]
DATA_IN[17] => MUX_3:M6.in_ch1[17]
DATA_IN[18] => MUX_3:M6.in_ch1[18]
DATA_IN[19] => MUX_3:M6.in_ch1[19]
DATA_IN[20] => MUX_3:M6.in_ch1[20]
DATA_IN[21] => MUX_3:M6.in_ch1[21]
DATA_IN[22] => MUX_3:M6.in_ch1[22]
DATA_IN[23] => MUX_3:M6.in_ch1[23]
DATA_IN[24] => MUX_3:M6.in_ch1[24]
DATA_IN[25] => MUX_3:M6.in_ch1[25]
DATA_IN[26] => MUX_3:M6.in_ch1[26]
DATA_IN[27] => MUX_3:M6.in_ch1[27]
DATA_IN[28] => MUX_3:M6.in_ch1[28]
DATA_IN[29] => MUX_3:M6.in_ch1[29]
DATA_IN[30] => MUX_3:M6.in_ch1[30]
DATA_IN[31] => MUX_3:M6.in_ch1[31]
DATA_OUT[0] <= MUX_3:M6.Out3[0]
DATA_OUT[1] <= MUX_3:M6.Out3[1]
DATA_OUT[2] <= MUX_3:M6.Out3[2]
DATA_OUT[3] <= MUX_3:M6.Out3[3]
DATA_OUT[4] <= MUX_3:M6.Out3[4]
DATA_OUT[5] <= MUX_3:M6.Out3[5]
DATA_OUT[6] <= MUX_3:M6.Out3[6]
DATA_OUT[7] <= MUX_3:M6.Out3[7]
DATA_OUT[8] <= MUX_3:M6.Out3[8]
DATA_OUT[9] <= MUX_3:M6.Out3[9]
DATA_OUT[10] <= MUX_3:M6.Out3[10]
DATA_OUT[11] <= MUX_3:M6.Out3[11]
DATA_OUT[12] <= MUX_3:M6.Out3[12]
DATA_OUT[13] <= MUX_3:M6.Out3[13]
DATA_OUT[14] <= MUX_3:M6.Out3[14]
DATA_OUT[15] <= MUX_3:M6.Out3[15]
DATA_OUT[16] <= MUX_3:M6.Out3[16]
DATA_OUT[17] <= MUX_3:M6.Out3[17]
DATA_OUT[18] <= MUX_3:M6.Out3[18]
DATA_OUT[19] <= MUX_3:M6.Out3[19]
DATA_OUT[20] <= MUX_3:M6.Out3[20]
DATA_OUT[21] <= MUX_3:M6.Out3[21]
DATA_OUT[22] <= MUX_3:M6.Out3[22]
DATA_OUT[23] <= MUX_3:M6.Out3[23]
DATA_OUT[24] <= MUX_3:M6.Out3[24]
DATA_OUT[25] <= MUX_3:M6.Out3[25]
DATA_OUT[26] <= MUX_3:M6.Out3[26]
DATA_OUT[27] <= MUX_3:M6.Out3[27]
DATA_OUT[28] <= MUX_3:M6.Out3[28]
DATA_OUT[29] <= MUX_3:M6.Out3[29]
DATA_OUT[30] <= MUX_3:M6.Out3[30]
DATA_OUT[31] <= MUX_3:M6.Out3[31]
DATA_MUX[0] => MUX_3:M6.sel_ch2[0]
DATA_MUX[1] => MUX_3:M6.sel_ch2[1]
Reg_Mux => MUX_2:M1.sel_ch
A_Mux => MUX_2:M2.sel_ch
B_Mux => MUX_2:M3.sel_ch
IM_MUX1 => MUX_2:M4.sel_ch
IM_MUX2[0] => MUX_3:M5.sel_ch2[0]
IM_MUX2[1] => MUX_3:M5.sel_ch2[1]
ALU_OP[0] => alu32:ALU.op[0]
ALU_OP[1] => alu32:ALU.op[1]
ALU_OP[2] => alu32:ALU.op[2]
TEMP[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
TEMP[1] <= TEMP[1].DB_MAX_OUTPUT_PORT_TYPE
TEMP[2] <= TEMP[2].DB_MAX_OUTPUT_PORT_TYPE
TEMP[3] <= TEMP[3].DB_MAX_OUTPUT_PORT_TYPE
TEMP[4] <= TEMP[4].DB_MAX_OUTPUT_PORT_TYPE
TEMP[5] <= TEMP[5].DB_MAX_OUTPUT_PORT_TYPE
TEMP[6] <= TEMP[6].DB_MAX_OUTPUT_PORT_TYPE
TEMP[7] <= TEMP[7].DB_MAX_OUTPUT_PORT_TYPE
TEMP[8] <= TEMP[8].DB_MAX_OUTPUT_PORT_TYPE
TEMP[9] <= TEMP[9].DB_MAX_OUTPUT_PORT_TYPE
TEMP[10] <= TEMP[10].DB_MAX_OUTPUT_PORT_TYPE
TEMP[11] <= TEMP[11].DB_MAX_OUTPUT_PORT_TYPE
TEMP[12] <= TEMP[12].DB_MAX_OUTPUT_PORT_TYPE
TEMP[13] <= TEMP[13].DB_MAX_OUTPUT_PORT_TYPE
TEMP[14] <= TEMP[14].DB_MAX_OUTPUT_PORT_TYPE
TEMP[15] <= TEMP[15].DB_MAX_OUTPUT_PORT_TYPE
TEMP[16] <= TEMP[16].DB_MAX_OUTPUT_PORT_TYPE
TEMP[17] <= TEMP[17].DB_MAX_OUTPUT_PORT_TYPE
TEMP[18] <= TEMP[18].DB_MAX_OUTPUT_PORT_TYPE
TEMP[19] <= TEMP[19].DB_MAX_OUTPUT_PORT_TYPE
TEMP[20] <= TEMP[20].DB_MAX_OUTPUT_PORT_TYPE
TEMP[21] <= TEMP[21].DB_MAX_OUTPUT_PORT_TYPE
TEMP[22] <= TEMP[22].DB_MAX_OUTPUT_PORT_TYPE
TEMP[23] <= TEMP[23].DB_MAX_OUTPUT_PORT_TYPE
TEMP[24] <= TEMP[24].DB_MAX_OUTPUT_PORT_TYPE
TEMP[25] <= TEMP[25].DB_MAX_OUTPUT_PORT_TYPE
TEMP[26] <= TEMP[26].DB_MAX_OUTPUT_PORT_TYPE
TEMP[27] <= TEMP[27].DB_MAX_OUTPUT_PORT_TYPE
TEMP[28] <= TEMP[28].DB_MAX_OUTPUT_PORT_TYPE
TEMP[29] <= TEMP[29].DB_MAX_OUTPUT_PORT_TYPE
TEMP[30] <= TEMP[30].DB_MAX_OUTPUT_PORT_TYPE
TEMP[31] <= TEMP[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_3:M6
in_ch1[0] => Mux31.IN1
in_ch1[1] => Mux30.IN1
in_ch1[2] => Mux29.IN1
in_ch1[3] => Mux28.IN1
in_ch1[4] => Mux27.IN1
in_ch1[5] => Mux26.IN1
in_ch1[6] => Mux25.IN1
in_ch1[7] => Mux24.IN1
in_ch1[8] => Mux23.IN1
in_ch1[9] => Mux22.IN1
in_ch1[10] => Mux21.IN1
in_ch1[11] => Mux20.IN1
in_ch1[12] => Mux19.IN1
in_ch1[13] => Mux18.IN1
in_ch1[14] => Mux17.IN1
in_ch1[15] => Mux16.IN1
in_ch1[16] => Mux15.IN1
in_ch1[17] => Mux14.IN1
in_ch1[18] => Mux13.IN1
in_ch1[19] => Mux12.IN1
in_ch1[20] => Mux11.IN1
in_ch1[21] => Mux10.IN1
in_ch1[22] => Mux9.IN1
in_ch1[23] => Mux8.IN1
in_ch1[24] => Mux7.IN1
in_ch1[25] => Mux6.IN1
in_ch1[26] => Mux5.IN1
in_ch1[27] => Mux4.IN1
in_ch1[28] => Mux3.IN1
in_ch1[29] => Mux2.IN1
in_ch1[30] => Mux1.IN1
in_ch1[31] => Mux0.IN1
in_ch2[0] => Mux31.IN2
in_ch2[1] => Mux30.IN2
in_ch2[2] => Mux29.IN2
in_ch2[3] => Mux28.IN2
in_ch2[4] => Mux27.IN2
in_ch2[5] => Mux26.IN2
in_ch2[6] => Mux25.IN2
in_ch2[7] => Mux24.IN2
in_ch2[8] => Mux23.IN2
in_ch2[9] => Mux22.IN2
in_ch2[10] => Mux21.IN2
in_ch2[11] => Mux20.IN2
in_ch2[12] => Mux19.IN2
in_ch2[13] => Mux18.IN2
in_ch2[14] => Mux17.IN2
in_ch2[15] => Mux16.IN2
in_ch2[16] => Mux15.IN2
in_ch2[17] => Mux14.IN2
in_ch2[18] => Mux13.IN2
in_ch2[19] => Mux12.IN2
in_ch2[20] => Mux11.IN2
in_ch2[21] => Mux10.IN2
in_ch2[22] => Mux9.IN2
in_ch2[23] => Mux8.IN2
in_ch2[24] => Mux7.IN2
in_ch2[25] => Mux6.IN2
in_ch2[26] => Mux5.IN2
in_ch2[27] => Mux4.IN2
in_ch2[28] => Mux3.IN2
in_ch2[29] => Mux2.IN2
in_ch2[30] => Mux1.IN2
in_ch2[31] => Mux0.IN2
in_ch3[0] => Mux31.IN3
in_ch3[1] => Mux30.IN3
in_ch3[2] => Mux29.IN3
in_ch3[3] => Mux28.IN3
in_ch3[4] => Mux27.IN3
in_ch3[5] => Mux26.IN3
in_ch3[6] => Mux25.IN3
in_ch3[7] => Mux24.IN3
in_ch3[8] => Mux23.IN3
in_ch3[9] => Mux22.IN3
in_ch3[10] => Mux21.IN3
in_ch3[11] => Mux20.IN3
in_ch3[12] => Mux19.IN3
in_ch3[13] => Mux18.IN3
in_ch3[14] => Mux17.IN3
in_ch3[15] => Mux16.IN3
in_ch3[16] => Mux15.IN3
in_ch3[17] => Mux14.IN3
in_ch3[18] => Mux13.IN3
in_ch3[19] => Mux12.IN3
in_ch3[20] => Mux11.IN3
in_ch3[21] => Mux10.IN3
in_ch3[22] => Mux9.IN3
in_ch3[23] => Mux8.IN3
in_ch3[24] => Mux7.IN3
in_ch3[25] => Mux6.IN3
in_ch3[26] => Mux5.IN3
in_ch3[27] => Mux4.IN3
in_ch3[28] => Mux3.IN3
in_ch3[29] => Mux2.IN3
in_ch3[30] => Mux1.IN3
in_ch3[31] => Mux0.IN3
sel_ch2[0] => Mux0.IN5
sel_ch2[0] => Mux1.IN5
sel_ch2[0] => Mux2.IN5
sel_ch2[0] => Mux3.IN5
sel_ch2[0] => Mux4.IN5
sel_ch2[0] => Mux5.IN5
sel_ch2[0] => Mux6.IN5
sel_ch2[0] => Mux7.IN5
sel_ch2[0] => Mux8.IN5
sel_ch2[0] => Mux9.IN5
sel_ch2[0] => Mux10.IN5
sel_ch2[0] => Mux11.IN5
sel_ch2[0] => Mux12.IN5
sel_ch2[0] => Mux13.IN5
sel_ch2[0] => Mux14.IN5
sel_ch2[0] => Mux15.IN5
sel_ch2[0] => Mux16.IN5
sel_ch2[0] => Mux17.IN5
sel_ch2[0] => Mux18.IN5
sel_ch2[0] => Mux19.IN5
sel_ch2[0] => Mux20.IN5
sel_ch2[0] => Mux21.IN5
sel_ch2[0] => Mux22.IN5
sel_ch2[0] => Mux23.IN5
sel_ch2[0] => Mux24.IN5
sel_ch2[0] => Mux25.IN5
sel_ch2[0] => Mux26.IN5
sel_ch2[0] => Mux27.IN5
sel_ch2[0] => Mux28.IN5
sel_ch2[0] => Mux29.IN5
sel_ch2[0] => Mux30.IN5
sel_ch2[0] => Mux31.IN5
sel_ch2[1] => Mux0.IN4
sel_ch2[1] => Mux1.IN4
sel_ch2[1] => Mux2.IN4
sel_ch2[1] => Mux3.IN4
sel_ch2[1] => Mux4.IN4
sel_ch2[1] => Mux5.IN4
sel_ch2[1] => Mux6.IN4
sel_ch2[1] => Mux7.IN4
sel_ch2[1] => Mux8.IN4
sel_ch2[1] => Mux9.IN4
sel_ch2[1] => Mux10.IN4
sel_ch2[1] => Mux11.IN4
sel_ch2[1] => Mux12.IN4
sel_ch2[1] => Mux13.IN4
sel_ch2[1] => Mux14.IN4
sel_ch2[1] => Mux15.IN4
sel_ch2[1] => Mux16.IN4
sel_ch2[1] => Mux17.IN4
sel_ch2[1] => Mux18.IN4
sel_ch2[1] => Mux19.IN4
sel_ch2[1] => Mux20.IN4
sel_ch2[1] => Mux21.IN4
sel_ch2[1] => Mux22.IN4
sel_ch2[1] => Mux23.IN4
sel_ch2[1] => Mux24.IN4
sel_ch2[1] => Mux25.IN4
sel_ch2[1] => Mux26.IN4
sel_ch2[1] => Mux27.IN4
sel_ch2[1] => Mux28.IN4
sel_ch2[1] => Mux29.IN4
sel_ch2[1] => Mux30.IN4
sel_ch2[1] => Mux31.IN4
Out3[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out3[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out3[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out3[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out3[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out3[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out3[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out3[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out3[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out3[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out3[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out3[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out3[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out3[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out3[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out3[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out3[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out3[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out3[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out3[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out3[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out3[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out3[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out3[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out3[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out3[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out3[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out3[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out3[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out3[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out3[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out3[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|reg32:IR
d32[0] => Q32[0]~reg0.DATAIN
d32[1] => Q32[1]~reg0.DATAIN
d32[2] => Q32[2]~reg0.DATAIN
d32[3] => Q32[3]~reg0.DATAIN
d32[4] => Q32[4]~reg0.DATAIN
d32[5] => Q32[5]~reg0.DATAIN
d32[6] => Q32[6]~reg0.DATAIN
d32[7] => Q32[7]~reg0.DATAIN
d32[8] => Q32[8]~reg0.DATAIN
d32[9] => Q32[9]~reg0.DATAIN
d32[10] => Q32[10]~reg0.DATAIN
d32[11] => Q32[11]~reg0.DATAIN
d32[12] => Q32[12]~reg0.DATAIN
d32[13] => Q32[13]~reg0.DATAIN
d32[14] => Q32[14]~reg0.DATAIN
d32[15] => Q32[15]~reg0.DATAIN
d32[16] => Q32[16]~reg0.DATAIN
d32[17] => Q32[17]~reg0.DATAIN
d32[18] => Q32[18]~reg0.DATAIN
d32[19] => Q32[19]~reg0.DATAIN
d32[20] => Q32[20]~reg0.DATAIN
d32[21] => Q32[21]~reg0.DATAIN
d32[22] => Q32[22]~reg0.DATAIN
d32[23] => Q32[23]~reg0.DATAIN
d32[24] => Q32[24]~reg0.DATAIN
d32[25] => Q32[25]~reg0.DATAIN
d32[26] => Q32[26]~reg0.DATAIN
d32[27] => Q32[27]~reg0.DATAIN
d32[28] => Q32[28]~reg0.DATAIN
d32[29] => Q32[29]~reg0.DATAIN
d32[30] => Q32[30]~reg0.DATAIN
d32[31] => Q32[31]~reg0.DATAIN
ld => Q32[31]~reg0.ENA
ld => Q32[30]~reg0.ENA
ld => Q32[29]~reg0.ENA
ld => Q32[28]~reg0.ENA
ld => Q32[27]~reg0.ENA
ld => Q32[26]~reg0.ENA
ld => Q32[25]~reg0.ENA
ld => Q32[24]~reg0.ENA
ld => Q32[23]~reg0.ENA
ld => Q32[22]~reg0.ENA
ld => Q32[21]~reg0.ENA
ld => Q32[20]~reg0.ENA
ld => Q32[19]~reg0.ENA
ld => Q32[18]~reg0.ENA
ld => Q32[17]~reg0.ENA
ld => Q32[16]~reg0.ENA
ld => Q32[15]~reg0.ENA
ld => Q32[14]~reg0.ENA
ld => Q32[13]~reg0.ENA
ld => Q32[12]~reg0.ENA
ld => Q32[11]~reg0.ENA
ld => Q32[10]~reg0.ENA
ld => Q32[9]~reg0.ENA
ld => Q32[8]~reg0.ENA
ld => Q32[7]~reg0.ENA
ld => Q32[6]~reg0.ENA
ld => Q32[5]~reg0.ENA
ld => Q32[4]~reg0.ENA
ld => Q32[3]~reg0.ENA
ld => Q32[2]~reg0.ENA
ld => Q32[1]~reg0.ENA
ld => Q32[0]~reg0.ENA
clr => Q32[0]~reg0.ACLR
clr => Q32[1]~reg0.ACLR
clr => Q32[2]~reg0.ACLR
clr => Q32[3]~reg0.ACLR
clr => Q32[4]~reg0.ACLR
clr => Q32[5]~reg0.ACLR
clr => Q32[6]~reg0.ACLR
clr => Q32[7]~reg0.ACLR
clr => Q32[8]~reg0.ACLR
clr => Q32[9]~reg0.ACLR
clr => Q32[10]~reg0.ACLR
clr => Q32[11]~reg0.ACLR
clr => Q32[12]~reg0.ACLR
clr => Q32[13]~reg0.ACLR
clr => Q32[14]~reg0.ACLR
clr => Q32[15]~reg0.ACLR
clr => Q32[16]~reg0.ACLR
clr => Q32[17]~reg0.ACLR
clr => Q32[18]~reg0.ACLR
clr => Q32[19]~reg0.ACLR
clr => Q32[20]~reg0.ACLR
clr => Q32[21]~reg0.ACLR
clr => Q32[22]~reg0.ACLR
clr => Q32[23]~reg0.ACLR
clr => Q32[24]~reg0.ACLR
clr => Q32[25]~reg0.ACLR
clr => Q32[26]~reg0.ACLR
clr => Q32[27]~reg0.ACLR
clr => Q32[28]~reg0.ACLR
clr => Q32[29]~reg0.ACLR
clr => Q32[30]~reg0.ACLR
clr => Q32[31]~reg0.ACLR
clk => Q32[0]~reg0.CLK
clk => Q32[1]~reg0.CLK
clk => Q32[2]~reg0.CLK
clk => Q32[3]~reg0.CLK
clk => Q32[4]~reg0.CLK
clk => Q32[5]~reg0.CLK
clk => Q32[6]~reg0.CLK
clk => Q32[7]~reg0.CLK
clk => Q32[8]~reg0.CLK
clk => Q32[9]~reg0.CLK
clk => Q32[10]~reg0.CLK
clk => Q32[11]~reg0.CLK
clk => Q32[12]~reg0.CLK
clk => Q32[13]~reg0.CLK
clk => Q32[14]~reg0.CLK
clk => Q32[15]~reg0.CLK
clk => Q32[16]~reg0.CLK
clk => Q32[17]~reg0.CLK
clk => Q32[18]~reg0.CLK
clk => Q32[19]~reg0.CLK
clk => Q32[20]~reg0.CLK
clk => Q32[21]~reg0.CLK
clk => Q32[22]~reg0.CLK
clk => Q32[23]~reg0.CLK
clk => Q32[24]~reg0.CLK
clk => Q32[25]~reg0.CLK
clk => Q32[26]~reg0.CLK
clk => Q32[27]~reg0.CLK
clk => Q32[28]~reg0.CLK
clk => Q32[29]~reg0.CLK
clk => Q32[30]~reg0.CLK
clk => Q32[31]~reg0.CLK
Q32[0] <= Q32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[1] <= Q32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[2] <= Q32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[3] <= Q32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[4] <= Q32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[5] <= Q32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[6] <= Q32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[7] <= Q32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[8] <= Q32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[9] <= Q32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[10] <= Q32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[11] <= Q32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[12] <= Q32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[13] <= Q32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[14] <= Q32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[15] <= Q32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[16] <= Q32[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[17] <= Q32[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[18] <= Q32[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[19] <= Q32[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[20] <= Q32[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[21] <= Q32[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[22] <= Q32[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[23] <= Q32[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[24] <= Q32[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[25] <= Q32[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[26] <= Q32[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[27] <= Q32[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[28] <= Q32[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[29] <= Q32[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[30] <= Q32[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[31] <= Q32[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|LZE:P1
d[0] => o[0].DATAIN
d[1] => o[1].DATAIN
d[2] => o[2].DATAIN
d[3] => o[3].DATAIN
d[4] => o[4].DATAIN
d[5] => o[5].DATAIN
d[6] => o[6].DATAIN
d[7] => o[7].DATAIN
d[8] => o[8].DATAIN
d[9] => o[9].DATAIN
d[10] => o[10].DATAIN
d[11] => o[11].DATAIN
d[12] => o[12].DATAIN
d[13] => o[13].DATAIN
d[14] => o[14].DATAIN
d[15] => o[15].DATAIN
d[16] => ~NO_FANOUT~
d[17] => ~NO_FANOUT~
d[18] => ~NO_FANOUT~
d[19] => ~NO_FANOUT~
d[20] => ~NO_FANOUT~
d[21] => ~NO_FANOUT~
d[22] => ~NO_FANOUT~
d[23] => ~NO_FANOUT~
d[24] => ~NO_FANOUT~
d[25] => ~NO_FANOUT~
d[26] => ~NO_FANOUT~
d[27] => ~NO_FANOUT~
d[28] => ~NO_FANOUT~
d[29] => ~NO_FANOUT~
d[30] => ~NO_FANOUT~
d[31] => ~NO_FANOUT~
o[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|UZE:P2
d[0] => o[16].DATAIN
d[1] => o[17].DATAIN
d[2] => o[18].DATAIN
d[3] => o[19].DATAIN
d[4] => o[20].DATAIN
d[5] => o[21].DATAIN
d[6] => o[22].DATAIN
d[7] => o[23].DATAIN
d[8] => o[24].DATAIN
d[9] => o[25].DATAIN
d[10] => o[26].DATAIN
d[11] => o[27].DATAIN
d[12] => o[28].DATAIN
d[13] => o[29].DATAIN
d[14] => o[30].DATAIN
d[15] => o[31].DATAIN
d[16] => ~NO_FANOUT~
d[17] => ~NO_FANOUT~
d[18] => ~NO_FANOUT~
d[19] => ~NO_FANOUT~
d[20] => ~NO_FANOUT~
d[21] => ~NO_FANOUT~
d[22] => ~NO_FANOUT~
d[23] => ~NO_FANOUT~
d[24] => ~NO_FANOUT~
d[25] => ~NO_FANOUT~
d[26] => ~NO_FANOUT~
d[27] => ~NO_FANOUT~
d[28] => ~NO_FANOUT~
d[29] => ~NO_FANOUT~
d[30] => ~NO_FANOUT~
d[31] => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
o[28] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
o[29] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
o[30] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
o[31] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|RED:P3
d[0] => o[0].DATAIN
d[1] => o[1].DATAIN
d[2] => o[2].DATAIN
d[3] => o[3].DATAIN
d[4] => o[4].DATAIN
d[5] => o[5].DATAIN
d[6] => o[6].DATAIN
d[7] => o[7].DATAIN
d[8] => ~NO_FANOUT~
d[9] => ~NO_FANOUT~
d[10] => ~NO_FANOUT~
d[11] => ~NO_FANOUT~
d[12] => ~NO_FANOUT~
d[13] => ~NO_FANOUT~
d[14] => ~NO_FANOUT~
d[15] => ~NO_FANOUT~
d[16] => ~NO_FANOUT~
d[17] => ~NO_FANOUT~
d[18] => ~NO_FANOUT~
d[19] => ~NO_FANOUT~
d[20] => ~NO_FANOUT~
d[21] => ~NO_FANOUT~
d[22] => ~NO_FANOUT~
d[23] => ~NO_FANOUT~
d[24] => ~NO_FANOUT~
d[25] => ~NO_FANOUT~
d[26] => ~NO_FANOUT~
d[27] => ~NO_FANOUT~
d[28] => ~NO_FANOUT~
d[29] => ~NO_FANOUT~
d[30] => ~NO_FANOUT~
d[31] => ~NO_FANOUT~
o[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_2:M2
in_ch1[0] => Out2.DATAB
in_ch1[1] => Out2.DATAB
in_ch1[2] => Out2.DATAB
in_ch1[3] => Out2.DATAB
in_ch1[4] => Out2.DATAB
in_ch1[5] => Out2.DATAB
in_ch1[6] => Out2.DATAB
in_ch1[7] => Out2.DATAB
in_ch1[8] => Out2.DATAB
in_ch1[9] => Out2.DATAB
in_ch1[10] => Out2.DATAB
in_ch1[11] => Out2.DATAB
in_ch1[12] => Out2.DATAB
in_ch1[13] => Out2.DATAB
in_ch1[14] => Out2.DATAB
in_ch1[15] => Out2.DATAB
in_ch1[16] => Out2.DATAB
in_ch1[17] => Out2.DATAB
in_ch1[18] => Out2.DATAB
in_ch1[19] => Out2.DATAB
in_ch1[20] => Out2.DATAB
in_ch1[21] => Out2.DATAB
in_ch1[22] => Out2.DATAB
in_ch1[23] => Out2.DATAB
in_ch1[24] => Out2.DATAB
in_ch1[25] => Out2.DATAB
in_ch1[26] => Out2.DATAB
in_ch1[27] => Out2.DATAB
in_ch1[28] => Out2.DATAB
in_ch1[29] => Out2.DATAB
in_ch1[30] => Out2.DATAB
in_ch1[31] => Out2.DATAB
in_ch2[0] => Out2.DATAA
in_ch2[1] => Out2.DATAA
in_ch2[2] => Out2.DATAA
in_ch2[3] => Out2.DATAA
in_ch2[4] => Out2.DATAA
in_ch2[5] => Out2.DATAA
in_ch2[6] => Out2.DATAA
in_ch2[7] => Out2.DATAA
in_ch2[8] => Out2.DATAA
in_ch2[9] => Out2.DATAA
in_ch2[10] => Out2.DATAA
in_ch2[11] => Out2.DATAA
in_ch2[12] => Out2.DATAA
in_ch2[13] => Out2.DATAA
in_ch2[14] => Out2.DATAA
in_ch2[15] => Out2.DATAA
in_ch2[16] => Out2.DATAA
in_ch2[17] => Out2.DATAA
in_ch2[18] => Out2.DATAA
in_ch2[19] => Out2.DATAA
in_ch2[20] => Out2.DATAA
in_ch2[21] => Out2.DATAA
in_ch2[22] => Out2.DATAA
in_ch2[23] => Out2.DATAA
in_ch2[24] => Out2.DATAA
in_ch2[25] => Out2.DATAA
in_ch2[26] => Out2.DATAA
in_ch2[27] => Out2.DATAA
in_ch2[28] => Out2.DATAA
in_ch2[29] => Out2.DATAA
in_ch2[30] => Out2.DATAA
in_ch2[31] => Out2.DATAA
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
Out2[0] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[1] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[2] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[3] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[4] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[5] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[6] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[7] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[8] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[9] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[10] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[11] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[12] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[13] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[14] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[15] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[16] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[17] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[18] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[19] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[20] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[21] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[22] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[23] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[24] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[25] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[26] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[27] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[28] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[29] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[30] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[31] <= Out2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_2:M3
in_ch1[0] => Out2.DATAB
in_ch1[1] => Out2.DATAB
in_ch1[2] => Out2.DATAB
in_ch1[3] => Out2.DATAB
in_ch1[4] => Out2.DATAB
in_ch1[5] => Out2.DATAB
in_ch1[6] => Out2.DATAB
in_ch1[7] => Out2.DATAB
in_ch1[8] => Out2.DATAB
in_ch1[9] => Out2.DATAB
in_ch1[10] => Out2.DATAB
in_ch1[11] => Out2.DATAB
in_ch1[12] => Out2.DATAB
in_ch1[13] => Out2.DATAB
in_ch1[14] => Out2.DATAB
in_ch1[15] => Out2.DATAB
in_ch1[16] => Out2.DATAB
in_ch1[17] => Out2.DATAB
in_ch1[18] => Out2.DATAB
in_ch1[19] => Out2.DATAB
in_ch1[20] => Out2.DATAB
in_ch1[21] => Out2.DATAB
in_ch1[22] => Out2.DATAB
in_ch1[23] => Out2.DATAB
in_ch1[24] => Out2.DATAB
in_ch1[25] => Out2.DATAB
in_ch1[26] => Out2.DATAB
in_ch1[27] => Out2.DATAB
in_ch1[28] => Out2.DATAB
in_ch1[29] => Out2.DATAB
in_ch1[30] => Out2.DATAB
in_ch1[31] => Out2.DATAB
in_ch2[0] => Out2.DATAA
in_ch2[1] => Out2.DATAA
in_ch2[2] => Out2.DATAA
in_ch2[3] => Out2.DATAA
in_ch2[4] => Out2.DATAA
in_ch2[5] => Out2.DATAA
in_ch2[6] => Out2.DATAA
in_ch2[7] => Out2.DATAA
in_ch2[8] => Out2.DATAA
in_ch2[9] => Out2.DATAA
in_ch2[10] => Out2.DATAA
in_ch2[11] => Out2.DATAA
in_ch2[12] => Out2.DATAA
in_ch2[13] => Out2.DATAA
in_ch2[14] => Out2.DATAA
in_ch2[15] => Out2.DATAA
in_ch2[16] => Out2.DATAA
in_ch2[17] => Out2.DATAA
in_ch2[18] => Out2.DATAA
in_ch2[19] => Out2.DATAA
in_ch2[20] => Out2.DATAA
in_ch2[21] => Out2.DATAA
in_ch2[22] => Out2.DATAA
in_ch2[23] => Out2.DATAA
in_ch2[24] => Out2.DATAA
in_ch2[25] => Out2.DATAA
in_ch2[26] => Out2.DATAA
in_ch2[27] => Out2.DATAA
in_ch2[28] => Out2.DATAA
in_ch2[29] => Out2.DATAA
in_ch2[30] => Out2.DATAA
in_ch2[31] => Out2.DATAA
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
Out2[0] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[1] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[2] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[3] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[4] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[5] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[6] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[7] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[8] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[9] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[10] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[11] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[12] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[13] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[14] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[15] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[16] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[17] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[18] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[19] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[20] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[21] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[22] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[23] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[24] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[25] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[26] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[27] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[28] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[29] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[30] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[31] <= Out2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|reg32:A
d32[0] => Q32[0]~reg0.DATAIN
d32[1] => Q32[1]~reg0.DATAIN
d32[2] => Q32[2]~reg0.DATAIN
d32[3] => Q32[3]~reg0.DATAIN
d32[4] => Q32[4]~reg0.DATAIN
d32[5] => Q32[5]~reg0.DATAIN
d32[6] => Q32[6]~reg0.DATAIN
d32[7] => Q32[7]~reg0.DATAIN
d32[8] => Q32[8]~reg0.DATAIN
d32[9] => Q32[9]~reg0.DATAIN
d32[10] => Q32[10]~reg0.DATAIN
d32[11] => Q32[11]~reg0.DATAIN
d32[12] => Q32[12]~reg0.DATAIN
d32[13] => Q32[13]~reg0.DATAIN
d32[14] => Q32[14]~reg0.DATAIN
d32[15] => Q32[15]~reg0.DATAIN
d32[16] => Q32[16]~reg0.DATAIN
d32[17] => Q32[17]~reg0.DATAIN
d32[18] => Q32[18]~reg0.DATAIN
d32[19] => Q32[19]~reg0.DATAIN
d32[20] => Q32[20]~reg0.DATAIN
d32[21] => Q32[21]~reg0.DATAIN
d32[22] => Q32[22]~reg0.DATAIN
d32[23] => Q32[23]~reg0.DATAIN
d32[24] => Q32[24]~reg0.DATAIN
d32[25] => Q32[25]~reg0.DATAIN
d32[26] => Q32[26]~reg0.DATAIN
d32[27] => Q32[27]~reg0.DATAIN
d32[28] => Q32[28]~reg0.DATAIN
d32[29] => Q32[29]~reg0.DATAIN
d32[30] => Q32[30]~reg0.DATAIN
d32[31] => Q32[31]~reg0.DATAIN
ld => Q32[31]~reg0.ENA
ld => Q32[30]~reg0.ENA
ld => Q32[29]~reg0.ENA
ld => Q32[28]~reg0.ENA
ld => Q32[27]~reg0.ENA
ld => Q32[26]~reg0.ENA
ld => Q32[25]~reg0.ENA
ld => Q32[24]~reg0.ENA
ld => Q32[23]~reg0.ENA
ld => Q32[22]~reg0.ENA
ld => Q32[21]~reg0.ENA
ld => Q32[20]~reg0.ENA
ld => Q32[19]~reg0.ENA
ld => Q32[18]~reg0.ENA
ld => Q32[17]~reg0.ENA
ld => Q32[16]~reg0.ENA
ld => Q32[15]~reg0.ENA
ld => Q32[14]~reg0.ENA
ld => Q32[13]~reg0.ENA
ld => Q32[12]~reg0.ENA
ld => Q32[11]~reg0.ENA
ld => Q32[10]~reg0.ENA
ld => Q32[9]~reg0.ENA
ld => Q32[8]~reg0.ENA
ld => Q32[7]~reg0.ENA
ld => Q32[6]~reg0.ENA
ld => Q32[5]~reg0.ENA
ld => Q32[4]~reg0.ENA
ld => Q32[3]~reg0.ENA
ld => Q32[2]~reg0.ENA
ld => Q32[1]~reg0.ENA
ld => Q32[0]~reg0.ENA
clr => Q32[0]~reg0.ACLR
clr => Q32[1]~reg0.ACLR
clr => Q32[2]~reg0.ACLR
clr => Q32[3]~reg0.ACLR
clr => Q32[4]~reg0.ACLR
clr => Q32[5]~reg0.ACLR
clr => Q32[6]~reg0.ACLR
clr => Q32[7]~reg0.ACLR
clr => Q32[8]~reg0.ACLR
clr => Q32[9]~reg0.ACLR
clr => Q32[10]~reg0.ACLR
clr => Q32[11]~reg0.ACLR
clr => Q32[12]~reg0.ACLR
clr => Q32[13]~reg0.ACLR
clr => Q32[14]~reg0.ACLR
clr => Q32[15]~reg0.ACLR
clr => Q32[16]~reg0.ACLR
clr => Q32[17]~reg0.ACLR
clr => Q32[18]~reg0.ACLR
clr => Q32[19]~reg0.ACLR
clr => Q32[20]~reg0.ACLR
clr => Q32[21]~reg0.ACLR
clr => Q32[22]~reg0.ACLR
clr => Q32[23]~reg0.ACLR
clr => Q32[24]~reg0.ACLR
clr => Q32[25]~reg0.ACLR
clr => Q32[26]~reg0.ACLR
clr => Q32[27]~reg0.ACLR
clr => Q32[28]~reg0.ACLR
clr => Q32[29]~reg0.ACLR
clr => Q32[30]~reg0.ACLR
clr => Q32[31]~reg0.ACLR
clk => Q32[0]~reg0.CLK
clk => Q32[1]~reg0.CLK
clk => Q32[2]~reg0.CLK
clk => Q32[3]~reg0.CLK
clk => Q32[4]~reg0.CLK
clk => Q32[5]~reg0.CLK
clk => Q32[6]~reg0.CLK
clk => Q32[7]~reg0.CLK
clk => Q32[8]~reg0.CLK
clk => Q32[9]~reg0.CLK
clk => Q32[10]~reg0.CLK
clk => Q32[11]~reg0.CLK
clk => Q32[12]~reg0.CLK
clk => Q32[13]~reg0.CLK
clk => Q32[14]~reg0.CLK
clk => Q32[15]~reg0.CLK
clk => Q32[16]~reg0.CLK
clk => Q32[17]~reg0.CLK
clk => Q32[18]~reg0.CLK
clk => Q32[19]~reg0.CLK
clk => Q32[20]~reg0.CLK
clk => Q32[21]~reg0.CLK
clk => Q32[22]~reg0.CLK
clk => Q32[23]~reg0.CLK
clk => Q32[24]~reg0.CLK
clk => Q32[25]~reg0.CLK
clk => Q32[26]~reg0.CLK
clk => Q32[27]~reg0.CLK
clk => Q32[28]~reg0.CLK
clk => Q32[29]~reg0.CLK
clk => Q32[30]~reg0.CLK
clk => Q32[31]~reg0.CLK
Q32[0] <= Q32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[1] <= Q32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[2] <= Q32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[3] <= Q32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[4] <= Q32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[5] <= Q32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[6] <= Q32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[7] <= Q32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[8] <= Q32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[9] <= Q32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[10] <= Q32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[11] <= Q32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[12] <= Q32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[13] <= Q32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[14] <= Q32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[15] <= Q32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[16] <= Q32[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[17] <= Q32[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[18] <= Q32[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[19] <= Q32[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[20] <= Q32[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[21] <= Q32[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[22] <= Q32[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[23] <= Q32[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[24] <= Q32[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[25] <= Q32[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[26] <= Q32[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[27] <= Q32[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[28] <= Q32[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[29] <= Q32[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[30] <= Q32[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[31] <= Q32[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|reg32:B
d32[0] => Q32[0]~reg0.DATAIN
d32[1] => Q32[1]~reg0.DATAIN
d32[2] => Q32[2]~reg0.DATAIN
d32[3] => Q32[3]~reg0.DATAIN
d32[4] => Q32[4]~reg0.DATAIN
d32[5] => Q32[5]~reg0.DATAIN
d32[6] => Q32[6]~reg0.DATAIN
d32[7] => Q32[7]~reg0.DATAIN
d32[8] => Q32[8]~reg0.DATAIN
d32[9] => Q32[9]~reg0.DATAIN
d32[10] => Q32[10]~reg0.DATAIN
d32[11] => Q32[11]~reg0.DATAIN
d32[12] => Q32[12]~reg0.DATAIN
d32[13] => Q32[13]~reg0.DATAIN
d32[14] => Q32[14]~reg0.DATAIN
d32[15] => Q32[15]~reg0.DATAIN
d32[16] => Q32[16]~reg0.DATAIN
d32[17] => Q32[17]~reg0.DATAIN
d32[18] => Q32[18]~reg0.DATAIN
d32[19] => Q32[19]~reg0.DATAIN
d32[20] => Q32[20]~reg0.DATAIN
d32[21] => Q32[21]~reg0.DATAIN
d32[22] => Q32[22]~reg0.DATAIN
d32[23] => Q32[23]~reg0.DATAIN
d32[24] => Q32[24]~reg0.DATAIN
d32[25] => Q32[25]~reg0.DATAIN
d32[26] => Q32[26]~reg0.DATAIN
d32[27] => Q32[27]~reg0.DATAIN
d32[28] => Q32[28]~reg0.DATAIN
d32[29] => Q32[29]~reg0.DATAIN
d32[30] => Q32[30]~reg0.DATAIN
d32[31] => Q32[31]~reg0.DATAIN
ld => Q32[31]~reg0.ENA
ld => Q32[30]~reg0.ENA
ld => Q32[29]~reg0.ENA
ld => Q32[28]~reg0.ENA
ld => Q32[27]~reg0.ENA
ld => Q32[26]~reg0.ENA
ld => Q32[25]~reg0.ENA
ld => Q32[24]~reg0.ENA
ld => Q32[23]~reg0.ENA
ld => Q32[22]~reg0.ENA
ld => Q32[21]~reg0.ENA
ld => Q32[20]~reg0.ENA
ld => Q32[19]~reg0.ENA
ld => Q32[18]~reg0.ENA
ld => Q32[17]~reg0.ENA
ld => Q32[16]~reg0.ENA
ld => Q32[15]~reg0.ENA
ld => Q32[14]~reg0.ENA
ld => Q32[13]~reg0.ENA
ld => Q32[12]~reg0.ENA
ld => Q32[11]~reg0.ENA
ld => Q32[10]~reg0.ENA
ld => Q32[9]~reg0.ENA
ld => Q32[8]~reg0.ENA
ld => Q32[7]~reg0.ENA
ld => Q32[6]~reg0.ENA
ld => Q32[5]~reg0.ENA
ld => Q32[4]~reg0.ENA
ld => Q32[3]~reg0.ENA
ld => Q32[2]~reg0.ENA
ld => Q32[1]~reg0.ENA
ld => Q32[0]~reg0.ENA
clr => Q32[0]~reg0.ACLR
clr => Q32[1]~reg0.ACLR
clr => Q32[2]~reg0.ACLR
clr => Q32[3]~reg0.ACLR
clr => Q32[4]~reg0.ACLR
clr => Q32[5]~reg0.ACLR
clr => Q32[6]~reg0.ACLR
clr => Q32[7]~reg0.ACLR
clr => Q32[8]~reg0.ACLR
clr => Q32[9]~reg0.ACLR
clr => Q32[10]~reg0.ACLR
clr => Q32[11]~reg0.ACLR
clr => Q32[12]~reg0.ACLR
clr => Q32[13]~reg0.ACLR
clr => Q32[14]~reg0.ACLR
clr => Q32[15]~reg0.ACLR
clr => Q32[16]~reg0.ACLR
clr => Q32[17]~reg0.ACLR
clr => Q32[18]~reg0.ACLR
clr => Q32[19]~reg0.ACLR
clr => Q32[20]~reg0.ACLR
clr => Q32[21]~reg0.ACLR
clr => Q32[22]~reg0.ACLR
clr => Q32[23]~reg0.ACLR
clr => Q32[24]~reg0.ACLR
clr => Q32[25]~reg0.ACLR
clr => Q32[26]~reg0.ACLR
clr => Q32[27]~reg0.ACLR
clr => Q32[28]~reg0.ACLR
clr => Q32[29]~reg0.ACLR
clr => Q32[30]~reg0.ACLR
clr => Q32[31]~reg0.ACLR
clk => Q32[0]~reg0.CLK
clk => Q32[1]~reg0.CLK
clk => Q32[2]~reg0.CLK
clk => Q32[3]~reg0.CLK
clk => Q32[4]~reg0.CLK
clk => Q32[5]~reg0.CLK
clk => Q32[6]~reg0.CLK
clk => Q32[7]~reg0.CLK
clk => Q32[8]~reg0.CLK
clk => Q32[9]~reg0.CLK
clk => Q32[10]~reg0.CLK
clk => Q32[11]~reg0.CLK
clk => Q32[12]~reg0.CLK
clk => Q32[13]~reg0.CLK
clk => Q32[14]~reg0.CLK
clk => Q32[15]~reg0.CLK
clk => Q32[16]~reg0.CLK
clk => Q32[17]~reg0.CLK
clk => Q32[18]~reg0.CLK
clk => Q32[19]~reg0.CLK
clk => Q32[20]~reg0.CLK
clk => Q32[21]~reg0.CLK
clk => Q32[22]~reg0.CLK
clk => Q32[23]~reg0.CLK
clk => Q32[24]~reg0.CLK
clk => Q32[25]~reg0.CLK
clk => Q32[26]~reg0.CLK
clk => Q32[27]~reg0.CLK
clk => Q32[28]~reg0.CLK
clk => Q32[29]~reg0.CLK
clk => Q32[30]~reg0.CLK
clk => Q32[31]~reg0.CLK
Q32[0] <= Q32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[1] <= Q32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[2] <= Q32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[3] <= Q32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[4] <= Q32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[5] <= Q32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[6] <= Q32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[7] <= Q32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[8] <= Q32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[9] <= Q32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[10] <= Q32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[11] <= Q32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[12] <= Q32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[13] <= Q32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[14] <= Q32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[15] <= Q32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[16] <= Q32[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[17] <= Q32[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[18] <= Q32[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[19] <= Q32[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[20] <= Q32[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[21] <= Q32[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[22] <= Q32[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[23] <= Q32[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[24] <= Q32[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[25] <= Q32[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[26] <= Q32[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[27] <= Q32[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[28] <= Q32[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[29] <= Q32[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[30] <= Q32[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q32[31] <= Q32[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_2:M1
in_ch1[0] => Out2.DATAB
in_ch1[1] => Out2.DATAB
in_ch1[2] => Out2.DATAB
in_ch1[3] => Out2.DATAB
in_ch1[4] => Out2.DATAB
in_ch1[5] => Out2.DATAB
in_ch1[6] => Out2.DATAB
in_ch1[7] => Out2.DATAB
in_ch1[8] => Out2.DATAB
in_ch1[9] => Out2.DATAB
in_ch1[10] => Out2.DATAB
in_ch1[11] => Out2.DATAB
in_ch1[12] => Out2.DATAB
in_ch1[13] => Out2.DATAB
in_ch1[14] => Out2.DATAB
in_ch1[15] => Out2.DATAB
in_ch1[16] => Out2.DATAB
in_ch1[17] => Out2.DATAB
in_ch1[18] => Out2.DATAB
in_ch1[19] => Out2.DATAB
in_ch1[20] => Out2.DATAB
in_ch1[21] => Out2.DATAB
in_ch1[22] => Out2.DATAB
in_ch1[23] => Out2.DATAB
in_ch1[24] => Out2.DATAB
in_ch1[25] => Out2.DATAB
in_ch1[26] => Out2.DATAB
in_ch1[27] => Out2.DATAB
in_ch1[28] => Out2.DATAB
in_ch1[29] => Out2.DATAB
in_ch1[30] => Out2.DATAB
in_ch1[31] => Out2.DATAB
in_ch2[0] => Out2.DATAA
in_ch2[1] => Out2.DATAA
in_ch2[2] => Out2.DATAA
in_ch2[3] => Out2.DATAA
in_ch2[4] => Out2.DATAA
in_ch2[5] => Out2.DATAA
in_ch2[6] => Out2.DATAA
in_ch2[7] => Out2.DATAA
in_ch2[8] => Out2.DATAA
in_ch2[9] => Out2.DATAA
in_ch2[10] => Out2.DATAA
in_ch2[11] => Out2.DATAA
in_ch2[12] => Out2.DATAA
in_ch2[13] => Out2.DATAA
in_ch2[14] => Out2.DATAA
in_ch2[15] => Out2.DATAA
in_ch2[16] => Out2.DATAA
in_ch2[17] => Out2.DATAA
in_ch2[18] => Out2.DATAA
in_ch2[19] => Out2.DATAA
in_ch2[20] => Out2.DATAA
in_ch2[21] => Out2.DATAA
in_ch2[22] => Out2.DATAA
in_ch2[23] => Out2.DATAA
in_ch2[24] => Out2.DATAA
in_ch2[25] => Out2.DATAA
in_ch2[26] => Out2.DATAA
in_ch2[27] => Out2.DATAA
in_ch2[28] => Out2.DATAA
in_ch2[29] => Out2.DATAA
in_ch2[30] => Out2.DATAA
in_ch2[31] => Out2.DATAA
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
Out2[0] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[1] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[2] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[3] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[4] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[5] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[6] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[7] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[8] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[9] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[10] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[11] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[12] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[13] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[14] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[15] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[16] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[17] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[18] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[19] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[20] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[21] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[22] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[23] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[24] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[25] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[26] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[27] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[28] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[29] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[30] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[31] <= Out2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_2:M4
in_ch1[0] => Out2.DATAB
in_ch1[1] => Out2.DATAB
in_ch1[2] => Out2.DATAB
in_ch1[3] => Out2.DATAB
in_ch1[4] => Out2.DATAB
in_ch1[5] => Out2.DATAB
in_ch1[6] => Out2.DATAB
in_ch1[7] => Out2.DATAB
in_ch1[8] => Out2.DATAB
in_ch1[9] => Out2.DATAB
in_ch1[10] => Out2.DATAB
in_ch1[11] => Out2.DATAB
in_ch1[12] => Out2.DATAB
in_ch1[13] => Out2.DATAB
in_ch1[14] => Out2.DATAB
in_ch1[15] => Out2.DATAB
in_ch1[16] => Out2.DATAB
in_ch1[17] => Out2.DATAB
in_ch1[18] => Out2.DATAB
in_ch1[19] => Out2.DATAB
in_ch1[20] => Out2.DATAB
in_ch1[21] => Out2.DATAB
in_ch1[22] => Out2.DATAB
in_ch1[23] => Out2.DATAB
in_ch1[24] => Out2.DATAB
in_ch1[25] => Out2.DATAB
in_ch1[26] => Out2.DATAB
in_ch1[27] => Out2.DATAB
in_ch1[28] => Out2.DATAB
in_ch1[29] => Out2.DATAB
in_ch1[30] => Out2.DATAB
in_ch1[31] => Out2.DATAB
in_ch2[0] => Out2.DATAA
in_ch2[1] => Out2.DATAA
in_ch2[2] => Out2.DATAA
in_ch2[3] => Out2.DATAA
in_ch2[4] => Out2.DATAA
in_ch2[5] => Out2.DATAA
in_ch2[6] => Out2.DATAA
in_ch2[7] => Out2.DATAA
in_ch2[8] => Out2.DATAA
in_ch2[9] => Out2.DATAA
in_ch2[10] => Out2.DATAA
in_ch2[11] => Out2.DATAA
in_ch2[12] => Out2.DATAA
in_ch2[13] => Out2.DATAA
in_ch2[14] => Out2.DATAA
in_ch2[15] => Out2.DATAA
in_ch2[16] => Out2.DATAA
in_ch2[17] => Out2.DATAA
in_ch2[18] => Out2.DATAA
in_ch2[19] => Out2.DATAA
in_ch2[20] => Out2.DATAA
in_ch2[21] => Out2.DATAA
in_ch2[22] => Out2.DATAA
in_ch2[23] => Out2.DATAA
in_ch2[24] => Out2.DATAA
in_ch2[25] => Out2.DATAA
in_ch2[26] => Out2.DATAA
in_ch2[27] => Out2.DATAA
in_ch2[28] => Out2.DATAA
in_ch2[29] => Out2.DATAA
in_ch2[30] => Out2.DATAA
in_ch2[31] => Out2.DATAA
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
sel_ch => Out2.OUTPUTSELECT
Out2[0] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[1] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[2] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[3] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[4] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[5] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[6] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[7] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[8] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[9] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[10] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[11] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[12] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[13] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[14] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[15] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[16] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[17] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[18] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[19] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[20] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[21] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[22] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[23] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[24] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[25] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[26] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[27] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[28] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[29] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[30] <= Out2.DB_MAX_OUTPUT_PORT_TYPE
Out2[31] <= Out2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_3:M5
in_ch1[0] => Mux31.IN1
in_ch1[1] => Mux30.IN1
in_ch1[2] => Mux29.IN1
in_ch1[3] => Mux28.IN1
in_ch1[4] => Mux27.IN1
in_ch1[5] => Mux26.IN1
in_ch1[6] => Mux25.IN1
in_ch1[7] => Mux24.IN1
in_ch1[8] => Mux23.IN1
in_ch1[9] => Mux22.IN1
in_ch1[10] => Mux21.IN1
in_ch1[11] => Mux20.IN1
in_ch1[12] => Mux19.IN1
in_ch1[13] => Mux18.IN1
in_ch1[14] => Mux17.IN1
in_ch1[15] => Mux16.IN1
in_ch1[16] => Mux15.IN1
in_ch1[17] => Mux14.IN1
in_ch1[18] => Mux13.IN1
in_ch1[19] => Mux12.IN1
in_ch1[20] => Mux11.IN1
in_ch1[21] => Mux10.IN1
in_ch1[22] => Mux9.IN1
in_ch1[23] => Mux8.IN1
in_ch1[24] => Mux7.IN1
in_ch1[25] => Mux6.IN1
in_ch1[26] => Mux5.IN1
in_ch1[27] => Mux4.IN1
in_ch1[28] => Mux3.IN1
in_ch1[29] => Mux2.IN1
in_ch1[30] => Mux1.IN1
in_ch1[31] => Mux0.IN1
in_ch2[0] => Mux31.IN2
in_ch2[1] => Mux30.IN2
in_ch2[2] => Mux29.IN2
in_ch2[3] => Mux28.IN2
in_ch2[4] => Mux27.IN2
in_ch2[5] => Mux26.IN2
in_ch2[6] => Mux25.IN2
in_ch2[7] => Mux24.IN2
in_ch2[8] => Mux23.IN2
in_ch2[9] => Mux22.IN2
in_ch2[10] => Mux21.IN2
in_ch2[11] => Mux20.IN2
in_ch2[12] => Mux19.IN2
in_ch2[13] => Mux18.IN2
in_ch2[14] => Mux17.IN2
in_ch2[15] => Mux16.IN2
in_ch2[16] => Mux15.IN2
in_ch2[17] => Mux14.IN2
in_ch2[18] => Mux13.IN2
in_ch2[19] => Mux12.IN2
in_ch2[20] => Mux11.IN2
in_ch2[21] => Mux10.IN2
in_ch2[22] => Mux9.IN2
in_ch2[23] => Mux8.IN2
in_ch2[24] => Mux7.IN2
in_ch2[25] => Mux6.IN2
in_ch2[26] => Mux5.IN2
in_ch2[27] => Mux4.IN2
in_ch2[28] => Mux3.IN2
in_ch2[29] => Mux2.IN2
in_ch2[30] => Mux1.IN2
in_ch2[31] => Mux0.IN2
in_ch3[0] => Mux31.IN3
in_ch3[1] => Mux30.IN3
in_ch3[2] => Mux29.IN3
in_ch3[3] => Mux28.IN3
in_ch3[4] => Mux27.IN3
in_ch3[5] => Mux26.IN3
in_ch3[6] => Mux25.IN3
in_ch3[7] => Mux24.IN3
in_ch3[8] => Mux23.IN3
in_ch3[9] => Mux22.IN3
in_ch3[10] => Mux21.IN3
in_ch3[11] => Mux20.IN3
in_ch3[12] => Mux19.IN3
in_ch3[13] => Mux18.IN3
in_ch3[14] => Mux17.IN3
in_ch3[15] => Mux16.IN3
in_ch3[16] => Mux15.IN3
in_ch3[17] => Mux14.IN3
in_ch3[18] => Mux13.IN3
in_ch3[19] => Mux12.IN3
in_ch3[20] => Mux11.IN3
in_ch3[21] => Mux10.IN3
in_ch3[22] => Mux9.IN3
in_ch3[23] => Mux8.IN3
in_ch3[24] => Mux7.IN3
in_ch3[25] => Mux6.IN3
in_ch3[26] => Mux5.IN3
in_ch3[27] => Mux4.IN3
in_ch3[28] => Mux3.IN3
in_ch3[29] => Mux2.IN3
in_ch3[30] => Mux1.IN3
in_ch3[31] => Mux0.IN3
sel_ch2[0] => Mux0.IN5
sel_ch2[0] => Mux1.IN5
sel_ch2[0] => Mux2.IN5
sel_ch2[0] => Mux3.IN5
sel_ch2[0] => Mux4.IN5
sel_ch2[0] => Mux5.IN5
sel_ch2[0] => Mux6.IN5
sel_ch2[0] => Mux7.IN5
sel_ch2[0] => Mux8.IN5
sel_ch2[0] => Mux9.IN5
sel_ch2[0] => Mux10.IN5
sel_ch2[0] => Mux11.IN5
sel_ch2[0] => Mux12.IN5
sel_ch2[0] => Mux13.IN5
sel_ch2[0] => Mux14.IN5
sel_ch2[0] => Mux15.IN5
sel_ch2[0] => Mux16.IN5
sel_ch2[0] => Mux17.IN5
sel_ch2[0] => Mux18.IN5
sel_ch2[0] => Mux19.IN5
sel_ch2[0] => Mux20.IN5
sel_ch2[0] => Mux21.IN5
sel_ch2[0] => Mux22.IN5
sel_ch2[0] => Mux23.IN5
sel_ch2[0] => Mux24.IN5
sel_ch2[0] => Mux25.IN5
sel_ch2[0] => Mux26.IN5
sel_ch2[0] => Mux27.IN5
sel_ch2[0] => Mux28.IN5
sel_ch2[0] => Mux29.IN5
sel_ch2[0] => Mux30.IN5
sel_ch2[0] => Mux31.IN5
sel_ch2[1] => Mux0.IN4
sel_ch2[1] => Mux1.IN4
sel_ch2[1] => Mux2.IN4
sel_ch2[1] => Mux3.IN4
sel_ch2[1] => Mux4.IN4
sel_ch2[1] => Mux5.IN4
sel_ch2[1] => Mux6.IN4
sel_ch2[1] => Mux7.IN4
sel_ch2[1] => Mux8.IN4
sel_ch2[1] => Mux9.IN4
sel_ch2[1] => Mux10.IN4
sel_ch2[1] => Mux11.IN4
sel_ch2[1] => Mux12.IN4
sel_ch2[1] => Mux13.IN4
sel_ch2[1] => Mux14.IN4
sel_ch2[1] => Mux15.IN4
sel_ch2[1] => Mux16.IN4
sel_ch2[1] => Mux17.IN4
sel_ch2[1] => Mux18.IN4
sel_ch2[1] => Mux19.IN4
sel_ch2[1] => Mux20.IN4
sel_ch2[1] => Mux21.IN4
sel_ch2[1] => Mux22.IN4
sel_ch2[1] => Mux23.IN4
sel_ch2[1] => Mux24.IN4
sel_ch2[1] => Mux25.IN4
sel_ch2[1] => Mux26.IN4
sel_ch2[1] => Mux27.IN4
sel_ch2[1] => Mux28.IN4
sel_ch2[1] => Mux29.IN4
sel_ch2[1] => Mux30.IN4
sel_ch2[1] => Mux31.IN4
Out3[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out3[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out3[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out3[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out3[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out3[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out3[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out3[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out3[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out3[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out3[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out3[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out3[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out3[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out3[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out3[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out3[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out3[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out3[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out3[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out3[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out3[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out3[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out3[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out3[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out3[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out3[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out3[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out3[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out3[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out3[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out3[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU
a[0] => result.IN0
a[0] => result.IN0
a[0] => result.IN0
a[0] => result.IN0
a[0] => cOut.IN0
a[0] => Mux34.IN7
a[1] => result.IN0
a[1] => result.IN0
a[1] => result.IN0
a[1] => result.IN0
a[1] => cOut.IN0
a[1] => Mux33.IN7
a[1] => Mux35.IN7
a[2] => result.IN0
a[2] => result.IN0
a[2] => result.IN0
a[2] => result.IN0
a[2] => cOut.IN0
a[2] => Mux34.IN6
a[2] => Mux36.IN7
a[3] => result.IN0
a[3] => result.IN0
a[3] => result.IN0
a[3] => result.IN0
a[3] => cOut.IN0
a[3] => Mux35.IN6
a[3] => Mux37.IN7
a[4] => result.IN0
a[4] => result.IN0
a[4] => result.IN0
a[4] => result.IN0
a[4] => cOut.IN0
a[4] => Mux36.IN6
a[4] => Mux38.IN7
a[5] => result.IN0
a[5] => result.IN0
a[5] => result.IN0
a[5] => result.IN0
a[5] => cOut.IN0
a[5] => Mux37.IN6
a[5] => Mux39.IN7
a[6] => result.IN0
a[6] => result.IN0
a[6] => result.IN0
a[6] => result.IN0
a[6] => cOut.IN0
a[6] => Mux38.IN6
a[6] => Mux40.IN7
a[7] => result.IN0
a[7] => result.IN0
a[7] => result.IN0
a[7] => result.IN0
a[7] => cOut.IN0
a[7] => Mux39.IN6
a[7] => Mux41.IN7
a[8] => result.IN0
a[8] => result.IN0
a[8] => result.IN0
a[8] => result.IN0
a[8] => cOut.IN0
a[8] => Mux40.IN6
a[8] => Mux42.IN7
a[9] => result.IN0
a[9] => result.IN0
a[9] => result.IN0
a[9] => result.IN0
a[9] => cOut.IN0
a[9] => Mux41.IN6
a[9] => Mux43.IN7
a[10] => result.IN0
a[10] => result.IN0
a[10] => result.IN0
a[10] => result.IN0
a[10] => cOut.IN0
a[10] => Mux42.IN6
a[10] => Mux44.IN7
a[11] => result.IN0
a[11] => result.IN0
a[11] => result.IN0
a[11] => result.IN0
a[11] => cOut.IN0
a[11] => Mux43.IN6
a[11] => Mux45.IN7
a[12] => result.IN0
a[12] => result.IN0
a[12] => result.IN0
a[12] => result.IN0
a[12] => cOut.IN0
a[12] => Mux44.IN6
a[12] => Mux46.IN7
a[13] => result.IN0
a[13] => result.IN0
a[13] => result.IN0
a[13] => result.IN0
a[13] => cOut.IN0
a[13] => Mux45.IN6
a[13] => Mux47.IN7
a[14] => result.IN0
a[14] => result.IN0
a[14] => result.IN0
a[14] => result.IN0
a[14] => cOut.IN0
a[14] => Mux46.IN6
a[14] => Mux48.IN7
a[15] => result.IN0
a[15] => result.IN0
a[15] => result.IN0
a[15] => result.IN0
a[15] => cOut.IN0
a[15] => Mux47.IN6
a[15] => Mux49.IN7
a[16] => result.IN0
a[16] => result.IN0
a[16] => result.IN0
a[16] => result.IN0
a[16] => cOut.IN0
a[16] => Mux48.IN6
a[16] => Mux50.IN7
a[17] => result.IN0
a[17] => result.IN0
a[17] => result.IN0
a[17] => result.IN0
a[17] => cOut.IN0
a[17] => Mux49.IN6
a[17] => Mux51.IN7
a[18] => result.IN0
a[18] => result.IN0
a[18] => result.IN0
a[18] => result.IN0
a[18] => cOut.IN0
a[18] => Mux50.IN6
a[18] => Mux52.IN7
a[19] => result.IN0
a[19] => result.IN0
a[19] => result.IN0
a[19] => result.IN0
a[19] => cOut.IN0
a[19] => Mux51.IN6
a[19] => Mux53.IN7
a[20] => result.IN0
a[20] => result.IN0
a[20] => result.IN0
a[20] => result.IN0
a[20] => cOut.IN0
a[20] => Mux52.IN6
a[20] => Mux54.IN7
a[21] => result.IN0
a[21] => result.IN0
a[21] => result.IN0
a[21] => result.IN0
a[21] => cOut.IN0
a[21] => Mux53.IN6
a[21] => Mux55.IN7
a[22] => result.IN0
a[22] => result.IN0
a[22] => result.IN0
a[22] => result.IN0
a[22] => cOut.IN0
a[22] => Mux54.IN6
a[22] => Mux56.IN7
a[23] => result.IN0
a[23] => result.IN0
a[23] => result.IN0
a[23] => result.IN0
a[23] => cOut.IN0
a[23] => Mux55.IN6
a[23] => Mux57.IN7
a[24] => result.IN0
a[24] => result.IN0
a[24] => result.IN0
a[24] => result.IN0
a[24] => cOut.IN0
a[24] => Mux56.IN6
a[24] => Mux58.IN7
a[25] => result.IN0
a[25] => result.IN0
a[25] => result.IN0
a[25] => result.IN0
a[25] => cOut.IN0
a[25] => Mux57.IN6
a[25] => Mux59.IN7
a[26] => result.IN0
a[26] => result.IN0
a[26] => result.IN0
a[26] => result.IN0
a[26] => cOut.IN0
a[26] => Mux58.IN6
a[26] => Mux60.IN7
a[27] => result.IN0
a[27] => result.IN0
a[27] => result.IN0
a[27] => result.IN0
a[27] => cOut.IN0
a[27] => Mux59.IN6
a[27] => Mux61.IN7
a[28] => result.IN0
a[28] => result.IN0
a[28] => result.IN0
a[28] => result.IN0
a[28] => cOut.IN0
a[28] => Mux60.IN6
a[28] => Mux62.IN7
a[29] => result.IN0
a[29] => result.IN0
a[29] => result.IN0
a[29] => result.IN0
a[29] => cOut.IN0
a[29] => Mux61.IN6
a[29] => Mux63.IN7
a[30] => result.IN0
a[30] => result.IN0
a[30] => result.IN0
a[30] => result.IN0
a[30] => cOut.IN0
a[30] => Mux62.IN6
a[30] => Mux65.IN7
a[31] => result.IN0
a[31] => result.IN0
a[31] => result.IN0
a[31] => result.IN0
a[31] => cOut.IN0
b[0] => result.IN1
b[0] => result.IN1
b[0] => result.IN1
b[0] => result.IN1
b[0] => cOut.IN1
b[1] => result.IN1
b[1] => result.IN1
b[1] => result.IN1
b[1] => result.IN1
b[1] => cOut.IN1
b[2] => result.IN1
b[2] => result.IN1
b[2] => result.IN1
b[2] => result.IN1
b[2] => cOut.IN1
b[3] => result.IN1
b[3] => result.IN1
b[3] => result.IN1
b[3] => result.IN1
b[3] => cOut.IN1
b[4] => result.IN1
b[4] => result.IN1
b[4] => result.IN1
b[4] => result.IN1
b[4] => cOut.IN1
b[5] => result.IN1
b[5] => result.IN1
b[5] => result.IN1
b[5] => result.IN1
b[5] => cOut.IN1
b[6] => result.IN1
b[6] => result.IN1
b[6] => result.IN1
b[6] => result.IN1
b[6] => cOut.IN1
b[7] => result.IN1
b[7] => result.IN1
b[7] => result.IN1
b[7] => result.IN1
b[7] => cOut.IN1
b[8] => result.IN1
b[8] => result.IN1
b[8] => result.IN1
b[8] => result.IN1
b[8] => cOut.IN1
b[9] => result.IN1
b[9] => result.IN1
b[9] => result.IN1
b[9] => result.IN1
b[9] => cOut.IN1
b[10] => result.IN1
b[10] => result.IN1
b[10] => result.IN1
b[10] => result.IN1
b[10] => cOut.IN1
b[11] => result.IN1
b[11] => result.IN1
b[11] => result.IN1
b[11] => result.IN1
b[11] => cOut.IN1
b[12] => result.IN1
b[12] => result.IN1
b[12] => result.IN1
b[12] => result.IN1
b[12] => cOut.IN1
b[13] => result.IN1
b[13] => result.IN1
b[13] => result.IN1
b[13] => result.IN1
b[13] => cOut.IN1
b[14] => result.IN1
b[14] => result.IN1
b[14] => result.IN1
b[14] => result.IN1
b[14] => cOut.IN1
b[15] => result.IN1
b[15] => result.IN1
b[15] => result.IN1
b[15] => result.IN1
b[15] => cOut.IN1
b[16] => result.IN1
b[16] => result.IN1
b[16] => result.IN1
b[16] => result.IN1
b[16] => cOut.IN1
b[17] => result.IN1
b[17] => result.IN1
b[17] => result.IN1
b[17] => result.IN1
b[17] => cOut.IN1
b[18] => result.IN1
b[18] => result.IN1
b[18] => result.IN1
b[18] => result.IN1
b[18] => cOut.IN1
b[19] => result.IN1
b[19] => result.IN1
b[19] => result.IN1
b[19] => result.IN1
b[19] => cOut.IN1
b[20] => result.IN1
b[20] => result.IN1
b[20] => result.IN1
b[20] => result.IN1
b[20] => cOut.IN1
b[21] => result.IN1
b[21] => result.IN1
b[21] => result.IN1
b[21] => result.IN1
b[21] => cOut.IN1
b[22] => result.IN1
b[22] => result.IN1
b[22] => result.IN1
b[22] => result.IN1
b[22] => cOut.IN1
b[23] => result.IN1
b[23] => result.IN1
b[23] => result.IN1
b[23] => result.IN1
b[23] => cOut.IN1
b[24] => result.IN1
b[24] => result.IN1
b[24] => result.IN1
b[24] => result.IN1
b[24] => cOut.IN1
b[25] => result.IN1
b[25] => result.IN1
b[25] => result.IN1
b[25] => result.IN1
b[25] => cOut.IN1
b[26] => result.IN1
b[26] => result.IN1
b[26] => result.IN1
b[26] => result.IN1
b[26] => cOut.IN1
b[27] => result.IN1
b[27] => result.IN1
b[27] => result.IN1
b[27] => result.IN1
b[27] => cOut.IN1
b[28] => result.IN1
b[28] => result.IN1
b[28] => result.IN1
b[28] => result.IN1
b[28] => cOut.IN1
b[29] => result.IN1
b[29] => result.IN1
b[29] => result.IN1
b[29] => result.IN1
b[29] => cOut.IN1
b[30] => result.IN1
b[30] => result.IN1
b[30] => result.IN1
b[30] => result.IN1
b[30] => cOut.IN1
b[31] => result.IN1
b[31] => result.IN1
b[31] => result.IN1
b[31] => result.IN1
b[31] => cOut.IN1
op[0] => Mux0.IN10
op[0] => Mux1.IN10
op[0] => Mux2.IN10
op[0] => Mux3.IN10
op[0] => Mux4.IN10
op[0] => Mux5.IN10
op[0] => Mux6.IN10
op[0] => Mux7.IN10
op[0] => Mux8.IN10
op[0] => Mux9.IN10
op[0] => Mux10.IN10
op[0] => Mux11.IN10
op[0] => Mux12.IN10
op[0] => Mux13.IN10
op[0] => Mux14.IN10
op[0] => Mux15.IN10
op[0] => Mux16.IN10
op[0] => Mux17.IN10
op[0] => Mux18.IN10
op[0] => Mux19.IN10
op[0] => Mux20.IN10
op[0] => Mux21.IN10
op[0] => Mux22.IN10
op[0] => Mux23.IN10
op[0] => Mux24.IN10
op[0] => Mux25.IN10
op[0] => Mux26.IN10
op[0] => Mux27.IN10
op[0] => Mux28.IN10
op[0] => Mux29.IN10
op[0] => Mux30.IN10
op[0] => Mux31.IN10
op[0] => Mux32.IN10
op[0] => Mux33.IN10
op[0] => Mux34.IN10
op[0] => Mux35.IN10
op[0] => Mux36.IN10
op[0] => Mux37.IN10
op[0] => Mux38.IN10
op[0] => Mux39.IN10
op[0] => Mux40.IN10
op[0] => Mux41.IN10
op[0] => Mux42.IN10
op[0] => Mux43.IN10
op[0] => Mux44.IN10
op[0] => Mux45.IN10
op[0] => Mux46.IN10
op[0] => Mux47.IN10
op[0] => Mux48.IN10
op[0] => Mux49.IN10
op[0] => Mux50.IN10
op[0] => Mux51.IN10
op[0] => Mux52.IN10
op[0] => Mux53.IN10
op[0] => Mux54.IN10
op[0] => Mux55.IN10
op[0] => Mux56.IN10
op[0] => Mux57.IN10
op[0] => Mux58.IN10
op[0] => Mux59.IN10
op[0] => Mux60.IN10
op[0] => Mux61.IN10
op[0] => Mux62.IN10
op[0] => Mux63.IN10
op[0] => Mux64.IN10
op[0] => Mux65.IN10
op[0] => Mux66.IN10
op[1] => Mux0.IN9
op[1] => Mux1.IN9
op[1] => Mux2.IN9
op[1] => Mux3.IN9
op[1] => Mux4.IN9
op[1] => Mux5.IN9
op[1] => Mux6.IN9
op[1] => Mux7.IN9
op[1] => Mux8.IN9
op[1] => Mux9.IN9
op[1] => Mux10.IN9
op[1] => Mux11.IN9
op[1] => Mux12.IN9
op[1] => Mux13.IN9
op[1] => Mux14.IN9
op[1] => Mux15.IN9
op[1] => Mux16.IN9
op[1] => Mux17.IN9
op[1] => Mux18.IN9
op[1] => Mux19.IN9
op[1] => Mux20.IN9
op[1] => Mux21.IN9
op[1] => Mux22.IN9
op[1] => Mux23.IN9
op[1] => Mux24.IN9
op[1] => Mux25.IN9
op[1] => Mux26.IN9
op[1] => Mux27.IN9
op[1] => Mux28.IN9
op[1] => Mux29.IN9
op[1] => Mux30.IN9
op[1] => Mux31.IN9
op[1] => Mux32.IN9
op[1] => Mux33.IN9
op[1] => Mux34.IN9
op[1] => Mux35.IN9
op[1] => Mux36.IN9
op[1] => Mux37.IN9
op[1] => Mux38.IN9
op[1] => Mux39.IN9
op[1] => Mux40.IN9
op[1] => Mux41.IN9
op[1] => Mux42.IN9
op[1] => Mux43.IN9
op[1] => Mux44.IN9
op[1] => Mux45.IN9
op[1] => Mux46.IN9
op[1] => Mux47.IN9
op[1] => Mux48.IN9
op[1] => Mux49.IN9
op[1] => Mux50.IN9
op[1] => Mux51.IN9
op[1] => Mux52.IN9
op[1] => Mux53.IN9
op[1] => Mux54.IN9
op[1] => Mux55.IN9
op[1] => Mux56.IN9
op[1] => Mux57.IN9
op[1] => Mux58.IN9
op[1] => Mux59.IN9
op[1] => Mux60.IN9
op[1] => Mux61.IN9
op[1] => Mux62.IN9
op[1] => Mux63.IN9
op[1] => Mux64.IN9
op[1] => Mux65.IN9
op[1] => Mux66.IN9
op[2] => Mux0.IN8
op[2] => Mux1.IN8
op[2] => Mux2.IN8
op[2] => Mux3.IN8
op[2] => Mux4.IN8
op[2] => Mux5.IN8
op[2] => Mux6.IN8
op[2] => Mux7.IN8
op[2] => Mux8.IN8
op[2] => Mux9.IN8
op[2] => Mux10.IN8
op[2] => Mux11.IN8
op[2] => Mux12.IN8
op[2] => Mux13.IN8
op[2] => Mux14.IN8
op[2] => Mux15.IN8
op[2] => Mux16.IN8
op[2] => Mux17.IN8
op[2] => Mux18.IN8
op[2] => Mux19.IN8
op[2] => Mux20.IN8
op[2] => Mux21.IN8
op[2] => Mux22.IN8
op[2] => Mux23.IN8
op[2] => Mux24.IN8
op[2] => Mux25.IN8
op[2] => Mux26.IN8
op[2] => Mux27.IN8
op[2] => Mux28.IN8
op[2] => Mux29.IN8
op[2] => Mux30.IN8
op[2] => Mux31.IN8
op[2] => Mux32.IN8
op[2] => Mux33.IN8
op[2] => Mux34.IN8
op[2] => Mux35.IN8
op[2] => Mux36.IN8
op[2] => Mux37.IN8
op[2] => Mux38.IN8
op[2] => Mux39.IN8
op[2] => Mux40.IN8
op[2] => Mux41.IN8
op[2] => Mux42.IN8
op[2] => Mux43.IN8
op[2] => Mux44.IN8
op[2] => Mux45.IN8
op[2] => Mux46.IN8
op[2] => Mux47.IN8
op[2] => Mux48.IN8
op[2] => Mux49.IN8
op[2] => Mux50.IN8
op[2] => Mux51.IN8
op[2] => Mux52.IN8
op[2] => Mux53.IN8
op[2] => Mux54.IN8
op[2] => Mux55.IN8
op[2] => Mux56.IN8
op[2] => Mux57.IN8
op[2] => Mux58.IN8
op[2] => Mux59.IN8
op[2] => Mux60.IN8
op[2] => Mux61.IN8
op[2] => Mux62.IN8
op[2] => Mux63.IN8
op[2] => Mux64.IN8
op[2] => Mux65.IN8
op[2] => Mux66.IN8
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[0] <= cOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[1] <= cOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[2] <= cOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[3] <= cOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[4] <= cOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[5] <= cOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[6] <= cOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[7] <= cOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[8] <= cOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[9] <= cOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[10] <= cOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[11] <= cOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[12] <= cOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[13] <= cOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[14] <= cOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[15] <= cOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[16] <= cOut[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[17] <= cOut[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[18] <= cOut[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[19] <= cOut[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[20] <= cOut[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[21] <= cOut[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[22] <= cOut[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[23] <= cOut[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[24] <= cOut[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[25] <= cOut[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[26] <= cOut[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[27] <= cOut[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[28] <= cOut[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[29] <= cOut[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[30] <= cOut[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
cOut[31] <= cOut[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
coutF <= cOut[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|pc:ProgCount
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
d[16] => q.DATAB
d[17] => q.DATAB
d[18] => q.DATAB
d[19] => q.DATAB
d[20] => q.DATAB
d[21] => q.DATAB
d[22] => q.DATAB
d[23] => q.DATAB
d[24] => q.DATAB
d[25] => q.DATAB
d[26] => q.DATAB
d[27] => q.DATAB
d[28] => q.DATAB
d[29] => q.DATAB
d[30] => q.DATAB
d[31] => q.DATAB
ld => process_0.IN0
ld => process_0.IN0
inc => process_0.IN1
inc => process_0.IN1
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <> q[0]~reg0
q[1] <> q[1]~reg0
q[2] <> q[2]~reg0
q[3] <> q[3]~reg0
q[4] <> q[4]~reg0
q[5] <> q[5]~reg0
q[6] <> q[6]~reg0
q[7] <> q[7]~reg0
q[8] <> q[8]~reg0
q[9] <> q[9]~reg0
q[10] <> q[10]~reg0
q[11] <> q[11]~reg0
q[12] <> q[12]~reg0
q[13] <> q[13]~reg0
q[14] <> q[14]~reg0
q[15] <> q[15]~reg0
q[16] <> q[16]~reg0
q[17] <> q[17]~reg0
q[18] <> q[18]~reg0
q[19] <> q[19]~reg0
q[20] <> q[20]~reg0
q[21] <> q[21]~reg0
q[22] <> q[22]~reg0
q[23] <> q[23]~reg0
q[24] <> q[24]~reg0
q[25] <> q[25]~reg0
q[26] <> q[26]~reg0
q[27] <> q[27]~reg0
q[28] <> q[28]~reg0
q[29] <> q[29]~reg0
q[30] <> q[30]~reg0
q[31] <> q[31]~reg0


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|data_mem:D1
clk => mem~40.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => mem~36.CLK
clk => mem~37.CLK
clk => mem~38.CLK
clk => mem~39.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => mem.CLK0
addr[0] => mem~7.DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem~6.DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem~5.DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem~4.DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem~3.DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem~2.DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem~1.DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem~0.DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
data_in[0] => mem~39.DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem~38.DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem~37.DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem~36.DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem~35.DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem~34.DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem~33.DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem~32.DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem~31.DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem~30.DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem~29.DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem~28.DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem~27.DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem~26.DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem~25.DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem~24.DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem~23.DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem~22.DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem~21.DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem~20.DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem~19.DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem~18.DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem~17.DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem~16.DATAIN
data_in[23] => mem.DATAIN23
data_in[24] => mem~15.DATAIN
data_in[24] => mem.DATAIN24
data_in[25] => mem~14.DATAIN
data_in[25] => mem.DATAIN25
data_in[26] => mem~13.DATAIN
data_in[26] => mem.DATAIN26
data_in[27] => mem~12.DATAIN
data_in[27] => mem.DATAIN27
data_in[28] => mem~11.DATAIN
data_in[28] => mem.DATAIN28
data_in[29] => mem~10.DATAIN
data_in[29] => mem.DATAIN29
data_in[30] => mem~9.DATAIN
data_in[30] => mem.DATAIN30
data_in[31] => mem~8.DATAIN
data_in[31] => mem.DATAIN31
wen => mem.DATAB
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
en => mem.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|reg1:Z
d => Q~reg0.DATAIN
ld => Q~reg0.ENA
clr => Q~reg0.ACLR
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|reg1:C
d => Q~reg0.DATAIN
ld => Q~reg0.ENA
clr => Q~reg0.ACLR
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|control:C1
clk => process_2.IN0
clk => T[0]~reg0.CLK
clk => T[1]~reg0.CLK
clk => T[2]~reg0.CLK
clk => present_state~1.DATAIN
clk => process_2.IN0
mclk => wen~reg0.CLK
mclk => en~reg0.CLK
enable => ld_IR.OUTPUTSELECT
enable => ld_PC.OUTPUTSELECT
enable => inc_PC.OUTPUTSELECT
enable => clr_A.OUTPUTSELECT
enable => ld_A.OUTPUTSELECT
enable => clr_B.OUTPUTSELECT
enable => ld_B.OUTPUTSELECT
enable => clr_C.OUTPUTSELECT
enable => ld_C.OUTPUTSELECT
enable => clr_Z.OUTPUTSELECT
enable => ld_Z.OUTPUTSELECT
enable => ALU_op[2]$latch.LATCH_ENABLE
enable => ALU_op[1]$latch.LATCH_ENABLE
enable => ALU_op[0]$latch.LATCH_ENABLE
enable => A_Mux$latch.LATCH_ENABLE
enable => B_Mux$latch.LATCH_ENABLE
enable => REG_Mux$latch.LATCH_ENABLE
enable => DATA_Mux[1]$latch.LATCH_ENABLE
enable => DATA_Mux[0]$latch.LATCH_ENABLE
enable => IM_MUX2[0]$latch.LATCH_ENABLE
enable => IM_MUX2[1]$latch.LATCH_ENABLE
enable => IM_MUX1$latch.LATCH_ENABLE
enable => T[2]~reg0.ACLR
enable => T[1]~reg0.ACLR
enable => T[0]~reg0.PRESET
enable => present_state~3.DATAIN
statusC => ~NO_FANOUT~
statusZ => Mux13.IN15
statusZ => Mux13.IN14
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
INST[20] => ~NO_FANOUT~
INST[21] => ~NO_FANOUT~
INST[22] => ~NO_FANOUT~
INST[23] => ~NO_FANOUT~
INST[24] => Mux2.IN19
INST[24] => Mux3.IN19
INST[24] => Mux4.IN19
INST[24] => Mux5.IN19
INST[24] => Mux6.IN19
INST[24] => Mux7.IN19
INST[24] => Mux8.IN10
INST[24] => Mux9.IN10
INST[24] => Mux10.IN5
INST[24] => Mux11.IN10
INST[24] => Mux12.IN5
INST[25] => Mux2.IN18
INST[25] => Mux3.IN18
INST[25] => Mux4.IN18
INST[25] => Mux5.IN18
INST[25] => Mux6.IN18
INST[25] => Mux7.IN18
INST[25] => Mux8.IN9
INST[25] => Mux11.IN9
INST[25] => Mux12.IN4
INST[26] => Mux2.IN17
INST[26] => Mux3.IN17
INST[26] => Mux4.IN17
INST[26] => Mux5.IN17
INST[26] => Mux6.IN17
INST[26] => Mux7.IN17
INST[26] => Mux8.IN8
INST[26] => Mux9.IN9
INST[26] => Mux10.IN4
INST[27] => Mux2.IN16
INST[27] => Mux3.IN16
INST[27] => Mux4.IN16
INST[27] => Mux5.IN16
INST[27] => Mux6.IN16
INST[27] => Mux7.IN16
INST[27] => Mux9.IN8
INST[27] => Mux11.IN8
INST[28] => Mux0.IN19
INST[28] => Mux1.IN19
INST[28] => Mux13.IN19
INST[28] => Mux14.IN19
INST[28] => Mux15.IN19
INST[28] => Mux16.IN19
INST[28] => Mux17.IN19
INST[28] => Mux18.IN19
INST[28] => Mux19.IN19
INST[28] => Mux20.IN19
INST[28] => Mux22.IN19
INST[28] => REG_Mux$latch.DATAIN
INST[29] => Mux0.IN18
INST[29] => Mux1.IN18
INST[29] => Mux13.IN18
INST[29] => Mux14.IN18
INST[29] => Mux15.IN18
INST[29] => Mux16.IN18
INST[29] => Mux17.IN18
INST[29] => Mux18.IN18
INST[29] => Mux19.IN18
INST[29] => Mux20.IN18
INST[29] => ALU_op.OUTPUTSELECT
INST[29] => ALU_op.OUTPUTSELECT
INST[29] => ALU_op.OUTPUTSELECT
INST[29] => IM_MUX2.OUTPUTSELECT
INST[29] => IM_MUX2.OUTPUTSELECT
INST[29] => Mux21.IN10
INST[29] => Mux22.IN18
INST[29] => IM_MUX1$latch.DATAIN
INST[30] => Mux0.IN17
INST[30] => Mux1.IN17
INST[30] => Mux13.IN17
INST[30] => Mux14.IN17
INST[30] => Mux15.IN17
INST[30] => Mux16.IN17
INST[30] => Mux17.IN17
INST[30] => Mux18.IN17
INST[30] => Mux19.IN17
INST[30] => Mux20.IN17
INST[30] => Mux21.IN9
INST[30] => Mux22.IN17
INST[31] => Mux0.IN16
INST[31] => Mux1.IN16
INST[31] => Mux13.IN16
INST[31] => Mux14.IN16
INST[31] => Mux15.IN16
INST[31] => Mux16.IN16
INST[31] => Mux17.IN16
INST[31] => Mux18.IN16
INST[31] => Mux19.IN16
INST[31] => Mux20.IN16
INST[31] => DATA_Mux.DATAB
INST[31] => Mux21.IN8
INST[31] => Mux22.IN16
INST[31] => Selector3.IN1
INST[31] => DATA_Mux.DATAB
A_Mux <= A_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
B_Mux <= B_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX1 <= IM_MUX1$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_Mux <= REG_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[0] <= IM_MUX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[1] <= IM_MUX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[0] <= DATA_Mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[1] <= DATA_Mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] <= ALU_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[2] <= ALU_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_PC <= inc_PC.DB_MAX_OUTPUT_PORT_TYPE
ld_PC <= ld_PC.DB_MAX_OUTPUT_PORT_TYPE
clr_IR <= <GND>
ld_IR <= ld_IR.DB_MAX_OUTPUT_PORT_TYPE
clr_A <= clr_A.DB_MAX_OUTPUT_PORT_TYPE
clr_B <= clr_B.DB_MAX_OUTPUT_PORT_TYPE
clr_C <= clr_C.DB_MAX_OUTPUT_PORT_TYPE
clr_Z <= clr_Z.DB_MAX_OUTPUT_PORT_TYPE
ld_A <= ld_A.DB_MAX_OUTPUT_PORT_TYPE
ld_B <= ld_B.DB_MAX_OUTPUT_PORT_TYPE
ld_C <= ld_C.DB_MAX_OUTPUT_PORT_TYPE
ld_Z <= ld_Z.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|reset_circuit:R1
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Reset => counter.OUTPUTSELECT
Clk => Clr_PC~reg0.CLK
Clk => Enable_PD~reg0.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
Clk => counter[10].CLK
Clk => counter[11].CLK
Clk => counter[12].CLK
Clk => counter[13].CLK
Clk => counter[14].CLK
Clk => counter[15].CLK
Clk => counter[16].CLK
Clk => counter[17].CLK
Clk => counter[18].CLK
Clk => counter[19].CLK
Clk => counter[20].CLK
Clk => counter[21].CLK
Clk => counter[22].CLK
Clk => counter[23].CLK
Clk => counter[24].CLK
Clk => counter[25].CLK
Clk => counter[26].CLK
Clk => counter[27].CLK
Clk => counter[28].CLK
Clk => counter[29].CLK
Clk => counter[30].CLK
Clk => counter[31].CLK
Enable_PD <= Enable_PD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clr_PC <= Clr_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE


