

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'
================================================================
* Date:           Thu Nov 14 17:15:26 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.884 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      8|        0|      267|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       34|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       99|     -|
|Register             |        -|      -|      191|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      8|      191|      400|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |myproject_mux_42_16_1_1_U31  |myproject_mux_42_16_1_1  |        0|      0|  0|  17|    0|
    |myproject_mux_42_16_1_1_U32  |myproject_mux_42_16_1_1  |        0|      0|  0|  17|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0|  34|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4016_fu_180_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_4017_fu_177_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_4018_fu_182_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_4019_fu_178_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_4020_fu_179_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_4021_fu_183_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_4022_fu_184_p2    |     *    |      1|  0|   5|          16|          16|
    |mul_ln1118_fu_181_p2         |     *    |      1|  0|   5|          16|          16|
    |acc_1_V_fu_649_p2            |     +    |      0|  0|  16|          16|          16|
    |add_ln42_1_fu_410_p2         |     +    |      0|  0|  12|           2|           4|
    |add_ln42_2_fu_420_p2         |     +    |      0|  0|  12|           2|           4|
    |add_ln42_3_fu_466_p2         |     +    |      0|  0|  12|           3|           4|
    |add_ln42_4_fu_476_p2         |     +    |      0|  0|  12|           3|           4|
    |add_ln42_5_fu_526_p2         |     +    |      0|  0|  12|           3|           4|
    |add_ln42_6_fu_536_p2         |     +    |      0|  0|  12|           3|           4|
    |add_ln42_fu_363_p2           |     +    |      0|  0|  12|           1|           4|
    |add_ln703_1519_fu_618_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1520_fu_623_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1522_fu_634_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1523_fu_639_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1524_fu_644_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_613_p2          |     +    |      0|  0|  16|          16|          16|
    |p_Val2_s_fu_628_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_43_fu_599_p5             |     +    |      0|  0|   9|           1|           2|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      8|  0| 267|         277|         290|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |weights_V_address0       |  27|          5|    4|         20|
    |weights_V_address1       |  27|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         19|   11|         49|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_port_reg_biases_V_offset  |   3|   0|    3|          0|
    |ap_port_reg_data_0_V_read    |  16|   0|   16|          0|
    |ap_port_reg_data_1_V_read    |  16|   0|   16|          0|
    |ap_port_reg_data_2_V_read    |  16|   0|   16|          0|
    |ap_port_reg_data_3_V_read    |  16|   0|   16|          0|
    |data_3_V_read_2_reg_737      |  16|   0|   16|          0|
    |trunc_ln15_reg_742           |   2|   0|    2|          0|
    |trunc_ln42_reg_682           |   4|   0|    4|          0|
    |trunc_ln4_reg_697            |  16|   0|   16|          0|
    |trunc_ln708_3195_reg_717     |  16|   0|   16|          0|
    |trunc_ln708_3196_reg_722     |  16|   0|   16|          0|
    |trunc_ln708_3197_reg_748     |  16|   0|   16|          0|
    |trunc_ln708_3198_reg_753     |  16|   0|   16|          0|
    |trunc_ln708_s_reg_702        |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 191|   0|  191|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_ce               |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|ap_return           | out |   59| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> | return value |
|data_0_V_read       |  in |   16|   ap_none  |                                 data_0_V_read                                 |    scalar    |
|data_1_V_read       |  in |   16|   ap_none  |                                 data_1_V_read                                 |    scalar    |
|data_2_V_read       |  in |   16|   ap_none  |                                 data_2_V_read                                 |    scalar    |
|data_3_V_read       |  in |   16|   ap_none  |                                 data_3_V_read                                 |    scalar    |
|weights_V_address0  | out |    4|  ap_memory |                                   weights_V                                   |     array    |
|weights_V_ce0       | out |    1|  ap_memory |                                   weights_V                                   |     array    |
|weights_V_q0        |  in |   16|  ap_memory |                                   weights_V                                   |     array    |
|weights_V_address1  | out |    4|  ap_memory |                                   weights_V                                   |     array    |
|weights_V_ce1       | out |    1|  ap_memory |                                   weights_V                                   |     array    |
|weights_V_q1        |  in |   16|  ap_memory |                                   weights_V                                   |     array    |
|weights_V_offset    |  in |    5|   ap_none  |                                weights_V_offset                               |    scalar    |
|biases_V_offset     |  in |    3|   ap_none  |                                biases_V_offset                                |    scalar    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

