[{"DBLP title": "Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing.", "DBLP authors": ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "year": 2016, "MAG papers": [{"PaperId": 2516141709, "PaperTitle": "cnvlutin ineffectual neuron free deep neural network computing", "Year": 2016, "CitationCount": 376, "EstimatedCitation": 495, "Affiliations": {"university of british columbia": 2.0, "university of toronto": 4.0}}], "source": "ES"}, {"DBLP title": "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars.", "DBLP authors": ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "year": 2016, "MAG papers": [{"PaperId": 2518281301, "PaperTitle": "isaac a convolutional neural network accelerator with in situ analog arithmetic in crossbars", "Year": 2016, "CitationCount": 655, "EstimatedCitation": 843, "Affiliations": {"university of utah": 4.0, "hewlett packard": 4.0}}], "source": "ES"}, {"DBLP title": "PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory.", "DBLP authors": ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2508602506, "PaperTitle": "prime a novel processing in memory architecture for neural network computation in reram based main memory", "Year": 2016, "CitationCount": 637, "EstimatedCitation": 813, "Affiliations": {"tsinghua university": 2.0, "university of california": 4.0, "hewlett packard": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Asymmetry-Aware Work-Stealing Runtimes.", "DBLP authors": ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "year": 2016, "MAG papers": [{"PaperId": 2512594982, "PaperTitle": "asymmetry aware work stealing runtimes", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing.", "DBLP authors": ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "year": 2016, "MAG papers": [{"PaperId": 2509331106, "PaperTitle": "morpheus creating application objects efficiently for heterogeneous computing", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of california": 5.0}}], "source": "ES"}, {"DBLP title": "Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration.", "DBLP authors": ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2507303725, "PaperTitle": "towards statistical guarantees in controlling quality tradeoffs for approximate acceleration", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement.", "DBLP authors": ["Akanksha Jain", "Calvin Lin"], "year": 2016, "MAG papers": [{"PaperId": 2515818068, "PaperTitle": "back to the future leveraging belady s algorithm for improved cache replacement", "Year": 2016, "CitationCount": 58, "EstimatedCitation": 90, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching.", "DBLP authors": ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "year": 2016, "MAG papers": [{"PaperId": 2510904844, "PaperTitle": "efficient synonym filtering and scalable delayed translation for hybrid virtual caching", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 3.0}}, {"PaperId": 3033188121, "PaperTitle": "efficient synonym filtering and scalable delayed translation for hybrid virtual caching", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches.", "DBLP authors": ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2516639415, "PaperTitle": "lap loop block aware inclusion properties for energy efficient asymmetric last level caches", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"qualcomm": 1.0, "university of california berkeley": 1.0, "university of california": 2.0, "nvidia": 1.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Generation of Efficient Accelerators for Reconfigurable Hardware.", "DBLP authors": ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2016, "MAG papers": [{"PaperId": 3126455803, "PaperTitle": "automatic generation of efficient accelerators for reconfigurable hardware", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2515406844, "PaperTitle": "automatic generation of efficient accelerators for reconfigurable hardware", "Year": 2016, "CitationCount": 62, "EstimatedCitation": 96, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.", "DBLP authors": ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "year": 2016, "MAG papers": [{"PaperId": 2517156085, "PaperTitle": "strober fast and accurate sample based energy simulation for arbitrary rtl", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california": 8.0}}], "source": "ES"}, {"DBLP title": "PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures.", "DBLP authors": ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "year": 2016, "MAG papers": [{"PaperId": 2516501416, "PaperTitle": "powerchop identifying and managing non critical units in hybrid processor architectures", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "Biscuit: A Framework for Near-Data Processing of Big Data Workloads.", "DBLP authors": ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "year": 2016, "MAG papers": [{"PaperId": 2517657787, "PaperTitle": "biscuit a framework for near data processing of big data workloads", "Year": 2016, "CitationCount": 107, "EstimatedCitation": 164, "Affiliations": {"samsung": 12.0}}], "source": "ES"}, {"DBLP title": "Energy Efficient Architecture for Graph Analytics Accelerators.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "\u00d6zcan \u00d6zturk"], "year": 2016, "MAG papers": [{"PaperId": 3129003314, "PaperTitle": "energy efficient architecture for graph analytics accelerators", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 102, "Affiliations": {}}, {"PaperId": 2515673159, "PaperTitle": "energy efficient architecture for graph analytics accelerators", "Year": 2016, "CitationCount": 70, "EstimatedCitation": 103, "Affiliations": {"intel": 4.0, "bilkent university": 3.0}}], "source": "ES"}, {"DBLP title": "ASIC Clouds: Specializing the Datacenter.", "DBLP authors": ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "year": 2016, "MAG papers": [{"PaperId": 2514922251, "PaperTitle": "asic clouds specializing the datacenter", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 77, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs.", "DBLP authors": ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "MAG papers": [{"PaperId": 2518607193, "PaperTitle": "apres improving cache efficiency by exploiting load characteristics on gpus", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"yonsei university": 5.0, "hongik university": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems.", "DBLP authors": ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike O&aposConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2513721464, "PaperTitle": "transparent offloading and mapping tom enabling programmer transparent near data processing in gpu systems", "Year": 2016, "CitationCount": 104, "EstimatedCitation": 171, "Affiliations": {"carnegie mellon university": 3.0, "nvidia": 4.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming.", "DBLP authors": ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "MAG papers": [{"PaperId": 2510980549, "PaperTitle": "warped slicer efficient intra sm slicing through dynamic resource partitioning for gpu multiprogramming", "Year": 2016, "CitationCount": 56, "EstimatedCitation": 84, "Affiliations": {"yonsei university": 2.0, "university of southern california": 2.0, "san jose state university": 1.0}}], "source": "ES"}, {"DBLP title": "EIE: Efficient Inference Engine on Compressed Deep Neural Network.", "DBLP authors": ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "year": 2016, "MAG papers": [{"PaperId": 2950656546, "PaperTitle": "eie efficient inference engine on compressed deep neural network", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 19, "Affiliations": {"stanford university": 7.0}}, {"PaperId": 2285660444, "PaperTitle": "eie efficient inference engine on compressed deep neural network", "Year": 2016, "CitationCount": 1320, "EstimatedCitation": 1678, "Affiliations": {"stanford university": 7.0}}], "source": "ES"}, {"DBLP title": "RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision.", "DBLP authors": ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "year": 2016, "MAG papers": [{"PaperId": 2511743527, "PaperTitle": "redeye analog convnet image sensor architecture for continuous mobile vision", "Year": 2016, "CitationCount": 138, "EstimatedCitation": 175, "Affiliations": {"rice university": 5.0}}], "source": "ES"}, {"DBLP title": "Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.", "DBLP authors": ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "year": 2016, "MAG papers": [{"PaperId": 2513554817, "PaperTitle": "minerva enabling low power highly accurate deep neural network accelerators", "Year": 2016, "CitationCount": 300, "EstimatedCitation": 431, "Affiliations": {"harvard university": 9.0}}], "source": "ES"}, {"DBLP title": "Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2016, "MAG papers": [{"PaperId": 2512904820, "PaperTitle": "opportunistic competition overhead reduction for expediting critical section in noc based cmps", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors.", "DBLP authors": ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2513923381, "PaperTitle": "short circuit dispatch accelerating virtual machine interpreters on embedded processors", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sungkyunkwan university": 8.0}}], "source": "ES"}, {"DBLP title": "ARM Virtualization: Performance and Architectural Implications.", "DBLP authors": ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "year": 2016, "MAG papers": [{"PaperId": 2512874761, "PaperTitle": "arm virtualization performance and architectural implications", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Base-Victim Compression: An Opportunistic Cache Compression Architecture.", "DBLP authors": ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "year": 2016, "MAG papers": [{"PaperId": 2510275156, "PaperTitle": "base victim compression an opportunistic cache compression architecture", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures.", "DBLP authors": ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "year": 2016, "MAG papers": [{"PaperId": 2516109628, "PaperTitle": "bit plane compression transforming data for better compression in many core architectures", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 63, "Affiliations": {"university of texas at austin": 3.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "XED: Exposing On-Die Error Detection Information for Strong Memory Reliability.", "DBLP authors": ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "year": 2016, "MAG papers": [{"PaperId": 2512214806, "PaperTitle": "xed exposing on die error detection information for strong memory reliability", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"georgia institute of technology": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Production-Run Software Failure Diagnosis via Adaptive Communication Tracking.", "DBLP authors": ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "year": 2016, "MAG papers": [{"PaperId": 3127132600, "PaperTitle": "production run software failure diagnosis via adaptive communication tracking", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks.", "DBLP authors": ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "year": 2016, "MAG papers": [{"PaperId": 2906043559, "PaperTitle": "eyeriss a spatial architecture for energy efficient dataflow for convolutional neural networks", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2442974303, "PaperTitle": "eyeriss a spatial architecture for energy efficient dataflow for convolutional neural networks", "Year": 2016, "CitationCount": 558, "EstimatedCitation": 897, "Affiliations": {"massachusetts institute of technology": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory.", "DBLP authors": ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2518511512, "PaperTitle": "neurocube a programmable digital neuromorphic architecture with high density 3d memory", "Year": 2016, "CitationCount": 221, "EstimatedCitation": 265, "Affiliations": {"georgia institute of technology": 4.0, "sri international": 1.0}}], "source": "ES"}, {"DBLP title": "Cambricon: An Instruction Set Architecture for Neural Networks.", "DBLP authors": ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "year": 2016, "MAG papers": [{"PaperId": 2515287984, "PaperTitle": "cambricon an instruction set architecture for neural networks", "Year": 2016, "CitationCount": 218, "EstimatedCitation": 276, "Affiliations": {"center for excellence in education": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Decoupling Loads for Nano-Instruction Set Computers.", "DBLP authors": ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2509155796, "PaperTitle": "decoupling loads for nano instruction set computers", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 3.0}}, {"PaperId": 3128521515, "PaperTitle": "decoupling loads for nano instruction set computers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Future Vector Microprocessor Extensions for Data Aggregations.", "DBLP authors": ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2016, "MAG papers": [{"PaperId": 3126545362, "PaperTitle": "future vector microprocessor extensions for data aggregations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2518193375, "PaperTitle": "future vector microprocessor extensions for data aggregations", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of catalonia": 4.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading.", "DBLP authors": ["Faissal M. Sleiman", "Thomas F. Wenisch"], "year": 2016, "MAG papers": [{"PaperId": 2507809706, "PaperTitle": "efficiently scaling out of order cores for simultaneous multithreading", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating Dependent Cache Misses with an Enhanced Memory Controller.", "DBLP authors": ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "year": 2016, "MAG papers": [{"PaperId": 2509861650, "PaperTitle": "accelerating dependent cache misses with an enhanced memory controller", "Year": 2016, "CitationCount": 58, "EstimatedCitation": 68, "Affiliations": {"nvidia": 1.0, "university of texas at austin": 2.0, "apple inc": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference.", "DBLP authors": ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "year": 2016, "MAG papers": [{"PaperId": 2513730816, "PaperTitle": "treadmill attributing the source of tail latency through precise load testing and statistical inference", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": {"university of michigan": 3.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamo: Facebook's Data Center-Wide Power Management System.", "DBLP authors": ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "year": 2016, "MAG papers": [{"PaperId": 2512094163, "PaperTitle": "dynamo facebook s data center wide power management system", "Year": 2016, "CitationCount": 50, "EstimatedCitation": 106, "Affiliations": {"facebook": 8.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers.", "DBLP authors": ["Daniel Wong"], "year": 2016, "MAG papers": [{"PaperId": 3126288424, "PaperTitle": "peak efficiency aware scheduling for highly energy proportional servers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2509498309, "PaperTitle": "peak efficiency aware scheduling for highly energy proportional servers", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california": 1.0}}], "source": "ES"}, {"DBLP title": "Power Attack Defense: Securing Battery-Backed Data Centers.", "DBLP authors": ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "year": 2016, "MAG papers": [{"PaperId": 2511844051, "PaperTitle": "power attack defense securing battery backed data centers", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"shanghai jiao tong university": 6.0}}], "source": "ES"}, {"DBLP title": "DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric.", "DBLP authors": ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "year": 2016, "MAG papers": [{"PaperId": 2508829112, "PaperTitle": "draf a low power dram based reconfigurable acceleration fabric", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"stanford university": 3.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs.", "DBLP authors": ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "year": 2016, "MAG papers": [{"PaperId": 2510186576, "PaperTitle": "mellow writes extending lifetime in resistive memories through selective slow write backs", "Year": 2016, "CitationCount": 56, "EstimatedCitation": 72, "Affiliations": {"university of california santa barbara": 3.0, "university of chicago": 3.0}}], "source": "ES"}, {"DBLP title": "MITTS: Memory Inter-arrival Time Traffic Shaping.", "DBLP authors": ["Yanqi Zhou", "David Wentzlaff"], "year": 2016, "MAG papers": [{"PaperId": 2517427708, "PaperTitle": "mitts memory inter arrival time traffic shaping", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "The Anytime Automaton.", "DBLP authors": ["Joshua San Miguel", "Natalie D. Enright Jerger"], "year": 2016, "MAG papers": [{"PaperId": 2517678212, "PaperTitle": "the anytime automaton", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of toronto": 2.0}}, {"PaperId": 3128320059, "PaperTitle": "the anytime automaton", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units.", "DBLP authors": ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "year": 2016, "MAG papers": [{"PaperId": 2512938924, "PaperTitle": "accelerating markov random field inference using molecular optical gibbs sampling units", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"duke university": 7.0}}], "source": "ES"}, {"DBLP title": "Evaluation of an Analog Accelerator for Linear Algebra.", "DBLP authors": ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "year": 2016, "MAG papers": [{"PaperId": 3127769330, "PaperTitle": "evaluation of an analog accelerator for linear algebra", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2513383105, "PaperTitle": "evaluation of an analog accelerator for linear algebra", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs.", "DBLP authors": ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "year": 2016, "MAG papers": [{"PaperId": 2511683765, "PaperTitle": "laperm locality aware scheduler for dynamic parallelism on gpus", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"georgia institute of technology": 2.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "ActivePointers: A Case for Software Address Translation on GPUs.", "DBLP authors": ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "year": 2016, "MAG papers": [{"PaperId": 2509091023, "PaperTitle": "activepointers a case for software address translation on gpus", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.", "DBLP authors": ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "MAG papers": [{"PaperId": 2517837804, "PaperTitle": "virtual thread maximizing thread level parallelism beyond gpu scheduling limit", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"yonsei university": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory.", "DBLP authors": ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "year": 2016, "MAG papers": [{"PaperId": 2512652047, "PaperTitle": "all inclusive ecc thorough end to end protection for reliable computer memory", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nvidia": 1.0, "university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation.", "DBLP authors": ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "year": 2016, "MAG papers": [{"PaperId": 2515441589, "PaperTitle": "rescuing uncorrectable fault patterns in on chip memories through error pattern transformation", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "RelaxFault Memory Repair.", "DBLP authors": ["Dong-Wan Kim", "Mattan Erez"], "year": 2016, "MAG papers": [{"PaperId": 3128813564, "PaperTitle": "relaxfault memory repair", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2511863748, "PaperTitle": "relaxfault memory repair", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.", "DBLP authors": ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "year": 2016, "MAG papers": [{"PaperId": 2507494477, "PaperTitle": "using multiple input multiple output formal control to maximize resource efficiency in architectures", "Year": 2016, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": {"qualcomm": 1.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems.", "DBLP authors": ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "year": 2016, "MAG papers": [{"PaperId": 3126514457, "PaperTitle": "exploiting dynamic timing slack for energy efficiency in ultra low power embedded systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2507722844, "PaperTitle": "exploiting dynamic timing slack for energy efficiency in ultra low power embedded systems", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of illinois at urbana champaign": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture.", "DBLP authors": ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "year": 2016, "MAG papers": [{"PaperId": 2515683461, "PaperTitle": "cash supporting iaas customers with a sub core configurable architecture", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of chicago": 1.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Boosting Access Parallelism to PCM-Based Main Memory.", "DBLP authors": ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "year": 2016, "MAG papers": [{"PaperId": 3126232287, "PaperTitle": "boosting access parallelism to pcm based main memory", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2508363794, "PaperTitle": "boosting access parallelism to pcm based main memory", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Agile Paging: Exceeding the Best of Nested and Shadow Paging.", "DBLP authors": ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "year": 2016, "MAG papers": [{"PaperId": 2514064736, "PaperTitle": "agile paging exceeding the best of nested and shadow paging", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity.", "DBLP authors": ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "year": 2016, "MAG papers": [{"PaperId": 2515988814, "PaperTitle": "energy efficient data encoding in dram channels exploiting data value similarity", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"kaist": 6.0}}, {"PaperId": 3127550032, "PaperTitle": "energy efficient data encoding in dram channels exploiting data value similarity", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}]