{
  "module_name": "a7-pll.c",
  "hash_id": "f0ba19279134271e27f09de32b91f829a4b62ca2232e039154c721298fd756ff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/a7-pll.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include \"clk-alpha-pll.h\"\n\n#define LUCID_PLL_OFF_L_VAL 0x04\n\nstatic const struct pll_vco lucid_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic struct clk_alpha_pll a7pll = {\n\t.offset = 0x100,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"a7pll\",\n\t\t\t.parent_data =  &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config a7pll_config = {\n\t.l = 0x39,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x2261,\n\t.config_ctl_hi1_val = 0x029A699C,\n\t.user_ctl_val = 0x1,\n\t.user_ctl_hi_val = 0x805,\n};\n\nstatic const struct regmap_config a7pll_regmap_config = {\n\t.reg_bits\t\t= 32,\n\t.reg_stride\t\t= 4,\n\t.val_bits\t\t= 32,\n\t.max_register\t\t= 0x1000,\n\t.fast_io\t\t= true,\n};\n\nstatic int qcom_a7pll_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct regmap *regmap;\n\tvoid __iomem *base;\n\tu32 l_val;\n\tint ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tregmap = devm_regmap_init_mmio(dev, base, &a7pll_regmap_config);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_read(regmap, a7pll.offset + LUCID_PLL_OFF_L_VAL, &l_val);\n\tif (!l_val)\n\t\tclk_lucid_pll_configure(&a7pll, regmap, &a7pll_config);\n\n\tret = devm_clk_register_regmap(dev, &a7pll.clkr);\n\tif (ret)\n\t\treturn ret;\n\n\treturn devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get,\n\t\t\t\t\t   &a7pll.clkr.hw);\n}\n\nstatic const struct of_device_id qcom_a7pll_match_table[] = {\n\t{ .compatible = \"qcom,sdx55-a7pll\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qcom_a7pll_match_table);\n\nstatic struct platform_driver qcom_a7pll_driver = {\n\t.probe = qcom_a7pll_probe,\n\t.driver = {\n\t\t.name = \"qcom-a7pll\",\n\t\t.of_match_table = qcom_a7pll_match_table,\n\t},\n};\nmodule_platform_driver(qcom_a7pll_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm A7 PLL Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}