bd_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../LAB_8_hw.srcs/sources_1/bd/bd/ip/bd_processing_system7_0_0/sim/bd_processing_system7_0_0.v,incdir="$ref_dir/../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/8c62/hdl"incdir="../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/ec67/hdl"incdir="../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/8c62/hdl"incdir="../../../../LAB_8_hw.srcs/sources_1/bd/bd/ip/bd_processing_system7_0_0"
bd.v,verilog,xil_defaultlib,../../../../LAB_8_hw.srcs/sources_1/bd/bd/sim/bd.v,incdir="$ref_dir/../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/8c62/hdl"incdir="../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/ec67/hdl"incdir="../../../../LAB_8_hw.srcs/sources_1/bd/bd/ipshared/8c62/hdl"incdir="../../../../LAB_8_hw.srcs/sources_1/bd/bd/ip/bd_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
