Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  8 10:30:47 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2270 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2270 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.396    -3302.782                    757                 2745        0.096        0.000                      0                 2745        4.020        0.000                       0                  1175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.396    -3302.782                    757                 2745        0.096        0.000                      0                 2745        4.020        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          757  Failing Endpoints,  Worst Slack      -38.396ns,  Total Violation    -3302.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.396ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.767ns  (logic 15.923ns (34.792%)  route 29.844ns (65.208%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    45.217    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X42Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.767 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.767    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                4.854     7.370    
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                         -45.767    
  -------------------------------------------------------------------
                         slack                                -38.396    

Slack (VIOLATED) :        -38.166ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.781ns  (logic 15.937ns (34.812%)  route 29.844ns (65.188%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    45.217    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X42Y37         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    45.781 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.781    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.098     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -45.781    
  -------------------------------------------------------------------
                         slack                                -38.166    

Slack (VIOLATED) :        -38.090ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.705ns  (logic 15.861ns (34.703%)  route 29.844ns (65.297%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    45.217    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X42Y37         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.705 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.705    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.098     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -45.705    
  -------------------------------------------------------------------
                         slack                                -38.090    

Slack (VIOLATED) :        -37.995ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.610ns  (logic 15.766ns (34.567%)  route 29.844ns (65.433%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    45.217    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X42Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.610 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.610    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.098     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -45.610    
  -------------------------------------------------------------------
                         slack                                -37.995    

Slack (VIOLATED) :        -36.838ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.411ns  (logic 15.387ns (34.647%)  route 29.024ns (65.353%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.411 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.411    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.057     7.573    
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                         -44.411    
  -------------------------------------------------------------------
                         slack                                -36.838    

Slack (VIOLATED) :        -36.763ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.336ns  (logic 15.312ns (34.536%)  route 29.024ns (65.464%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.336 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.336    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.057     7.573    
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                         -44.336    
  -------------------------------------------------------------------
                         slack                                -36.763    

Slack (VIOLATED) :        -36.732ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.397ns  (logic 15.373ns (34.626%)  route 29.024ns (65.374%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.397    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.149     7.665    
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                         -44.397    
  -------------------------------------------------------------------
                         slack                                -36.732    

Slack (VIOLATED) :        -36.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.250ns  (logic 15.226ns (34.409%)  route 29.024ns (65.591%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.232 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.640    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.250 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.250    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.057     7.573    
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                         -44.250    
  -------------------------------------------------------------------
                         slack                                -36.677    

Slack (VIOLATED) :        -35.631ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.246ns  (logic 14.861ns (34.364%)  route 28.385ns (65.636%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    43.246 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.246    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X38Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X38Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.098     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -43.246    
  -------------------------------------------------------------------
                         slack                                -35.631    

Slack (VIOLATED) :        -35.555ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.170ns  (logic 14.785ns (34.249%)  route 28.385ns (65.751%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        2.327     3.621    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.896    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.020 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.293     4.313    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.437 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.589    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.867    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.991 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     5.293    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     5.417 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.295     5.711    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     5.835 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.131    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.303     6.558    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.682 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.844    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.968 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.139    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.263 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.548    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.826    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.950 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     8.213    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.337 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.631    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.755 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.188    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.312 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.466    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.590 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.853    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    10.283    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.407 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.703    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    10.827 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    11.130    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.254 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.415    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    11.539 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.828    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    11.952 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.103    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.227 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.381    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    12.505 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    13.103    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.227 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    13.673    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    13.797 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    13.958    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124    14.082 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.388    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.512 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.807    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    15.230    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.354 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.286    15.640    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.764 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.925    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.049 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.341    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.752    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.550    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X39Y35         LUT1 (Prop_lut1_I0_O)        0.124    17.674 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.970    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.094 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    18.403    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.527 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.818    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    18.942 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.226    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.350 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.501    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X43Y33         LUT1 (Prop_lut1_I0_O)        0.124    19.625 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.398    20.023    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.147 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    20.301    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    20.425 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.338    20.763    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.185    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.309 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.460    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.584 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.738    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    21.862 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    22.306    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.430 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.725    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    22.849 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.000    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X45Y35         LUT1 (Prop_lut1_I0_O)        0.124    23.124 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.320    23.444    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.568 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.729    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.853 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.165    24.018    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.142 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    24.452    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X44Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.868    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.992 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.141    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y34         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.557    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.681 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.830    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X45Y33         LUT1 (Prop_lut1_I0_O)        0.124    25.954 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.310    26.264    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.388 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    26.550    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    26.674 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.287    26.961    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.085 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.352    27.437    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.987 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.675    28.661    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.187 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.831    30.018    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.544 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.423    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.949 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.723    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.249 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    33.887    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.413 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.236    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.786 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.633    36.418    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.594    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.120 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.663    38.783    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.309 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.959    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.485 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    41.308    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.858 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.824    42.682    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    43.170 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.170    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X38Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.491     2.670    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X38Y37         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.670    
                         clock uncertainty           -0.154     2.516    
                         time borrowed                5.098     7.614    
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                         -43.170    
  -------------------------------------------------------------------
                         slack                                -35.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.154     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.295%)  route 0.169ns (44.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.169     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.353 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.086    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[7]
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.131 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X36Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.121     1.025    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.479%)  route 0.349ns (62.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=17, routed)          0.349     1.407    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.452 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.452    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0_n_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.569     0.905    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.838     1.204    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.905    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.075     0.980    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.058     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.071     0.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.065     1.117    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.075     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y57    design_1_i/top_0/inst/varQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y58    design_1_i/top_0/inst/varQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y59    design_1_i/top_0/inst/varQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y59    design_1_i/top_0/inst/varQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y59    design_1_i/top_0/inst/varQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y59    design_1_i/top_0/inst/varQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y60    design_1_i/top_0/inst/varQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y60    design_1_i/top_0/inst/varQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X97Y60    design_1_i/top_0/inst/varQ_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



