strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa0caf6e5d0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa0caf6e710>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa0caf6ed90>",
		fillcolor=turquoise,
		label="16:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa0caf6edd0>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa0caf6e7d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa0caf6e810>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa0caf6ef90>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa0caf6e750>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "19:BL"	[cond="['slowena']",
		label=slowena,
		lineno=19];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa0caf66050>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"14:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa0caf6e850>",
		fillcolor=turquoise,
		label="32:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa0caf6e890>]",
		style=filled,
		typ=Block];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"32:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"25:IF" -> "32:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=25];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa0caf6ea90>",
		fillcolor=turquoise,
		label="25:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa0caf6ead0>]",
		style=filled,
		typ=Block];
	"25:IF" -> "25:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=25];
	"25:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
