library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity d_flip_flop is
    Port ( D, CLOCK : in STD_LOGIC;
           Q : out STD_LOGIC);
end d_flip_flop;

architecture Behavioral of d_flip_flop is

begin

process(CLOCK)
begin
if (CLOCK = '1' and CLOCK'EVENT) then
Q <= D;
end if;
end process;

end Behavioral;

