# YOUR_PROJECT_TITLE

### Team members

* Matej Gradoš (ID:230551) (responsible for xxx)
* Patrik Horčička (ID: 230558) (responsible for xxx)
* Adam Ondrejka (ID: 216915) (responsible for xxx)
* David Carboch (ID: 221654) (responsible for xxx)

### Table of contents

* [Project objectives](#objectives)
* [Hardware description](#hardware)
* [VHDL modules description and simulations](#modules)
* [TOP module description and simulations](#top)
* [Video](#video)
* [References](#references)

<a name="objectives"></a>

## Project objectives

Write your text here.

<a name="hardware"></a>

## Hardware description

Write your text here.

<a name="modules"></a>

## VHDL modules description and simulations

Write your text here.

<a name="top"></a>

## TOP module description and simulations

Write your text here.

<a name="video"></a>
