// Seed: 1199777163
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign #id_4 id_3 = id_4;
  wire id_5, id_6, id_7, id_8, id_9;
  assign id_3 = id_6 && -1 || 1;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  logic id_10;
  always @(*) begin : LABEL_0
    wait (id_7 != id_4);
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = id_10;
endmodule
