Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 26 22:46:35 2019
| Host         : ubuntu running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
| Design       : top_bd_wrapper
| Device       : xc7z100ffg900-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 648
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| NSTD-1      | Critical Warning | Unspecified I/O Standard                                    | 1          |
| UCIO-1      | Critical Warning | Unconstrained Logical Port                                  | 1          |
| CHECK-3     | Warning          | Report rule limit reached                                   | 2          |
| DPIP-1      | Warning          | Input pipelining                                            | 7          |
| DPOP-1      | Warning          | PREG Output pipelining                                      | 2          |
| DPOP-2      | Warning          | MREG Output pipelining                                      | 4          |
| DPOR-1      | Warning          | Asynchronous load check                                     | 34         |
| PDRC-153    | Warning          | Gated clock check                                           | 278        |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 278        |
| REQP-1839   | Warning          | RAMB36 async control check                                  | 20         |
| REQP-1840   | Warning          | RAMB18 async control check                                  | 20         |
| RTSTAT-10   | Warning          | No routable loads                                           | 1          |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
1 out of 189 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: jtag_trst_n_0.
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
1 out of 189 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: jtag_trst_n_0.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#17 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#18 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#19 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#20 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#21 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#22 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#23 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#24 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#25 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#26 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#27 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#28 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#29 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#30 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#31 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#32 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#33 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#34 Warning
Asynchronous load check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/CLK is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[75]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[75]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/csr_wr_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__44/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dbg_free_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dma_buffer_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout_reg[0] is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout_reg[0]_0 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_0 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_10 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_100 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__55/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_101 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__56/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_102 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__57/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_103 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__58/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_104 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__59/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_105 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__60/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_106 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__61/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_107 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__62/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_108 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__63/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_109 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__64/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_11 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_110 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__65/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_111 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__66/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_112 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__67/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_113 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__68/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_114 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__69/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_115 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_116 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_117 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_118 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_119 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_12 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_120 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_121 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_122 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_123 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_124 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_125 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_126 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_127 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_128 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_129 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_13 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_130 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_131 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_132 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_133 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_134 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_135 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_136 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_137 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_138 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__118/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__118. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_139 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_14 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_140 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__139/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__139. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_141 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__7/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_142 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__140/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__140. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_143 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__8/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_144 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__141/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__141. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_145 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__9/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_146 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_147 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__10/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_148 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__11/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_149 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__12/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_15 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_150 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_151 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_152 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_153 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_154 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_155 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_156 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_157 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_158 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_159 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_16 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_160 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_161 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_162 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_163 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__7/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_164 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__8/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_165 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__9/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_166 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__13/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_167 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_168 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_169 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_17 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_170 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_171 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_172 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_173 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_174 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_175 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__91/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_176 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_177 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_178 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_179 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__10/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_18 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_180 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__93/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_181 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__116/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_182 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__94/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_183 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__96/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__96. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_184 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__293/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__293. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_185 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[37]_i_2__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[37]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_186 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_1__16/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_187 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__29/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_188 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__29/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_189 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_1__62/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_1__62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_19 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__21/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_190 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__28/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_191 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__52/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_2 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_20 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__22/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_21 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__23/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_22 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__24/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_23 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__25/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_24 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__26/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_25 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__27/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_26 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_27 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__29/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_28 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__30/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_29 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__31/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_3 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_30 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__32/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_31 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__33/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_32 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__34/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_33 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__35/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_34 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__10/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_35 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_36 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_37 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_38 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__97/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__97. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_39 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__98/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__98. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_4 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_40 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__99/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_41 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__100/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__100. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_42 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__101/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__101. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_43 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__102/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_44 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__103/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_45 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__104/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_46 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__105/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_47 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__106/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_48 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__107/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_49 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__108/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_5 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__7/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_50 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__109/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_51 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__110/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_52 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__111/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_53 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__112/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_54 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__12/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_55 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__13/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_56 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[66]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[66]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_57 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__29/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_58 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__20/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_59 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__21/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_6 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__8/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_60 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__25/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_61 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__21/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_62 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__22/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_63 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__23/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_64 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__24/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_65 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__34/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_66 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__26/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_67 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__27/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_68 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__35/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_69 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__46/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_7 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__9/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_70 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__28/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_71 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__26/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_72 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__36/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_73 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__37/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_74 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__38/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_75 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__39/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_76 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__27/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_77 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__28/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_78 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__29/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_79 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__30/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_8 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__10/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_80 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__31/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_81 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__32/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_82 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__33/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_83 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__34/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_84 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__39/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_85 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__40/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_86 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__41/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_87 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__42/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_88 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__43/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_89 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__44/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_9 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__11/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_90 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__45/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_91 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__46/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_92 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__47/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__47. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_93 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__48/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_94 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__49/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_95 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__50/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_96 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__51/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_97 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__52/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_98 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__53/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_99 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__54/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/fetch_f1_f2_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[10]_i_1__21/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[10]_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_bank_way_clk_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_bank_way_clk_2 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_bank_way_clk_3 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_tag_clk_0 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_tag_clk_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_tag_clk_2 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ic_tag_clk_3 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__103/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_0 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__104/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_10 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__84/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_11 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__85/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_12 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__86/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__86. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_13 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__87/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_14 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__88/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__88. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_15 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__89/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_16 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__90/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__90. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_17 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__115/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_18 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__116/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_19 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__22/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_2 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_1__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_20 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__25/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_21 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__23/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_22 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_23 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_24 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_25 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_26 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_27 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_28 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_29 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_1__74/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_1__74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_3 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_30 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[6]_i_2__33/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[6]_i_2__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_4 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_5 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__73/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_6 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__74/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_7 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__75/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_8 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__77/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/l1clk_9 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__83/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_bus_buf_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__94/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_bus_ibuf_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__753/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__753. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_bus_obuf_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__93/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_c1_dc4_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__92/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__92. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_c1_dc5_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__115/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_c2_dc3_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__287/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__287. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_freeze_c1_dc2_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__95/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_freeze_c1_dc3_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__117/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__117. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_freeze_c2_dc1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_freeze_c2_dc2_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__290/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__290. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_freeze_c2_dc3_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__752/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__752. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_freeze_c2_dc4_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__291/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__291. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_pic_c1_dc3_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__61/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_stbuf_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__292/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__292. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/lsu_store_c1_dc3_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/p_0_in is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/p_138_in is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/p_139_in is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__154/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__154. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/p_140_in is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__153/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__153. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/p_141_in is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__152/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__152. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/p_2_in is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__157/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__157. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/pic_addr_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[29]_i_1__136/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[29]_i_1__136. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/pic_data_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__97/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__97. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/pic_int_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__335/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__335. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/pic_pri_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__98/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__98. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/sb_free_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/tag_valid_w0_clk_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__156/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__156. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/tag_valid_w2_clk_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__158/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__158. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/tag_valid_w3_clk_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__159/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__159. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/active_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[1]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dec/decode/e4ff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dec/decode/i0e2resultff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dec/decode/i0e3resultff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dec/decode/i1e2resultff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dec/decode/i1e3resultff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/exu/csr_rs1_ff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[36]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[36]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/exu/i0_ap_e1_ff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/exu/i0_ap_e3_ff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/exu/i0_upper_flush_e2_ff/l1clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[22] (the first 15 of 63 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__0 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[22] (the first 15 of 63 listed)
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__1 is driving clock pin of 137 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[14] (the first 15 of 137 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_nonblock_load_valid_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_single_ecc_err_dc5/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/ldst_reqvld_dc5ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__752 is driving clock pin of 7 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc3ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__753 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualtagff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualtagff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualtagff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_nbff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_nomergeff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_sideeffectff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_szff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_szff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_tagff/dffs/dout_reg[0] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__152 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__153 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__154 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__156 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__157 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__158 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__159 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244 is driving clock pin of 69 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[22] (the first 15 of 69 listed)
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__287 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_nonblock_load_valid_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_single_ecc_err_dc4/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/ldst_reqvld_dc4ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__290 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__291 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__292 is driving clock pin of 76 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addr_in_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_dma_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addr_in_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_dma_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addr_in_picff/dffs/dout_reg[0] (the first 15 of 76 listed)
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__293 is driving clock pin of 58 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21] (the first 15 of 58 listed)
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__335 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348 is driving clock pin of 20 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dbg_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dccm_valid_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_write_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_dbg_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_dccm_valid_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_sz_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_sz_dff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_write_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_dbg_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_dccm_valid_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_sz_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_sz_dff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_write_dff/dffs/dout_reg[0] (the first 15 of 20 listed)
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[10]_i_1__21 is driving clock pin of 43 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[15] (the first 15 of 43 listed)
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__28 is driving clock pin of 14 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[9]
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[8] (the first 15 of 16 listed)
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[8] (the first 15 of 16 listed)
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__52 is driving clock pin of 17 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[7] (the first 15 of 17 listed)
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99 is driving clock pin of 38 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/dout_reg[31]_i_22, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/low_e3_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[14] (the first 15 of 38 listed)
Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__29 is driving clock pin of 37 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[7] (the first 15 of 37 listed)
Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#33 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#34 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#35 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#36 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#37 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#38 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#39 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#40 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] (the first 15 of 16 listed)
Related violations: <none>

PLHOLDVIO-2#41 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250 is driving clock pin of 43 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_bus_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_done_bus_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_error_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_error_dff/dffsc/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_rpend_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_valid_dff/dffsc/dout_reg[0] (the first 15 of 43 listed)
Related violations: <none>

PLHOLDVIO-2#42 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__46 is driving clock pin of 22 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[2] (the first 15 of 22 listed)
Related violations: <none>

PLHOLDVIO-2#43 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__10 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#44 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__11 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#45 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#46 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#47 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#48 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#49 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#50 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#51 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#52 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#53 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#54 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__21 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#55 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__22 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#56 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__23 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#57 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__24 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#58 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__25 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#59 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__26 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#60 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__27 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#61 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#62 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__29 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#63 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__30 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#64 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__31 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#65 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__32 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#66 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__33 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#67 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__34 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#68 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__35 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#69 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__4 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#70 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__5 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#71 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__6 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#72 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__7 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#73 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__8 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#74 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__9 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[22] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#75 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1 is driving clock pin of 224 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[8] (the first 15 of 224 listed)
Related violations: <none>

PLHOLDVIO-2#76 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__22 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#77 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__23 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#78 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4 is driving clock pin of 28 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[22] (the first 15 of 28 listed)
Related violations: <none>

PLHOLDVIO-2#79 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[29]_i_1__136 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[29], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[8] (the first 15 of 16 listed)
Related violations: <none>

PLHOLDVIO-2#80 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_bready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_wready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_wvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_error_reg/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_error_reg/dffs/dout_reg[2] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#81 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#82 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#83 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#84 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#85 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#86 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#87 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#88 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#89 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__93 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_mergeff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_sideeffectff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_writeff/dffs/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#90 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__94 is driving clock pin of 224 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualhiff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualtagff/dffs/dout_reg[0] (the first 15 of 224 listed)
Related violations: <none>

PLHOLDVIO-2#91 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__10 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#92 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__103 is driving clock pin of 164 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/pcff/genblock.dff/dout_reg[11] (the first 15 of 164 listed)
Related violations: <none>

PLHOLDVIO-2#93 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__104 is driving clock pin of 129 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/pcff/genblock.dff/dout_reg[11] (the first 15 of 129 listed)
Related violations: <none>

PLHOLDVIO-2#94 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__29 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#95 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#96 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#97 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__2 is driving clock pin of 93 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[22] (the first 15 of 93 listed)
Related violations: <none>

PLHOLDVIO-2#98 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__25 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#99 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__26 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#100 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__27 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#101 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__28 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#102 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__29 is driving clock pin of 139 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/flush_lower_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/flush_lower_ff/dout_reg[10] (the first 15 of 139 listed)
Related violations: <none>

PLHOLDVIO-2#103 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__3 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#104 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__4 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#105 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__7 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf2_ff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#106 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__8 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddmiss_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#107 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__9 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/ifc/faddrf1_ff/genblock.dff/dout_reg[22] (the first 15 of 31 listed)
Related violations: <none>

PLHOLDVIO-2#108 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#109 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__115 is driving clock pin of 83 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/is_sideeffects_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[18] (the first 15 of 83 listed)
Related violations: <none>

PLHOLDVIO-2#110 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__116 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#111 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__117 is driving clock pin of 162 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/access_fault_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_external_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dout_reg[0]_rep, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dout_reg[0]_rep__0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/dout_reg[14] (the first 15 of 162 listed)
Related violations: <none>

PLHOLDVIO-2#112 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__139 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#113 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__140 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_addr_dff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#114 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__141 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#115 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__20 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#116 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__21 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#117 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__34 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#118 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__35 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#119 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__36 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#120 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__37 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#121 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__38 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#122 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__39 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#123 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2 is driving clock pin of 49 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_state_reg/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_state_reg/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_state_reg/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmabstractcs_error_reg/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmabstractcs_error_reg/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmabstractcs_error_reg/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrol_wrenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrolff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrolff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrolff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrolff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrolff/dffs/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0] (the first 15 of 49 listed)
Related violations: <none>

PLHOLDVIO-2#124 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#125 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__1 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#126 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__100 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#127 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__101 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#128 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__102 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#129 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__103 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#130 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__104 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#131 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__105 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#132 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__106 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#133 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__107 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#134 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__108 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#135 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__109 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#136 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__110 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#137 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__111 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#138 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__112 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#139 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__115 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#140 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__116 is driving clock pin of 93 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[22], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[23], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_addrff/genblock.dff/dout_reg[24] (the first 15 of 93 listed)
Related violations: <none>

PLHOLDVIO-2#141 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__118 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_addr_dff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#142 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__12 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/write_csr_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#143 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__13 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/illegal_any_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#144 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#145 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__21 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcyclel_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#146 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__22 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcycleh_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#147 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__23 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstretl_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#148 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__24 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/minstreth_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#149 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__25 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#150 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__26 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#151 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__27 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#152 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__28 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc3h_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#153 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__29 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#154 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data0_reg/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#155 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__30 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#156 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__31 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#157 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__32 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#158 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__33 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#159 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__34 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mhpmc6h_ff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#160 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__39 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[1].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#161 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__4 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dbg_data1_reg/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#162 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__40 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#163 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__41 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#164 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__42 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#165 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__43 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#166 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__44 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#167 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__45 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[7].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#168 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__46 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#169 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__47 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#170 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__48 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#171 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__49 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[11].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#172 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__50 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[12].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#173 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__51 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#174 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__52 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[14].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#175 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__53 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[15].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#176 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__54 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[16].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#177 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__55 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[17].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#178 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__56 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[18].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#179 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__57 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#180 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__58 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#181 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__59 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#182 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__60 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[22].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#183 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__61 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#184 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__62 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#185 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__63 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#186 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__64 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#187 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__65 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#188 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__66 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[28].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#189 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__67 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[29].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#190 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__68 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[30].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#191 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__69 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#192 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__73 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/aff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#193 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__74 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/aff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#194 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__75 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e4/aff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#195 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__77 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/aff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#196 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__83 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#197 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__84 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#198 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__85 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#199 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__86 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[3].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#200 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__87 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[4].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#201 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__88 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[5].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#202 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__89 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[6].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#203 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__90 is driving clock pin of 48 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[7].stbuf_addrff/genblock.dff/dout_reg[8] (the first 15 of 48 listed)
Related violations: <none>

PLHOLDVIO-2#204 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__91 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#205 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__92 is driving clock pin of 111 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/is_sideeffects_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[18] (the first 15 of 111 listed)
Related violations: <none>

PLHOLDVIO-2#206 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__93 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#207 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__94 is driving clock pin of 62 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout_reg[6] (the first 15 of 62 listed)
Related violations: <none>

PLHOLDVIO-2#208 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__95 is driving clock pin of 85 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/access_fault_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_external_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/end_addr_dc2ff/dout_reg[18] (the first 15 of 85 listed)
Related violations: <none>

PLHOLDVIO-2#209 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__96 is driving clock pin of 78 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[0] (the first 15 of 78 listed)
Related violations: <none>

PLHOLDVIO-2#210 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__97 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#211 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__98 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#212 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__99 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dout_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#213 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__3 is driving clock pin of 67 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e2_ff/dout_reg[22] (the first 15 of 67 listed)
Related violations: <none>

PLHOLDVIO-2#214 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__4 is driving clock pin of 33 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/dout_reg[22] (the first 15 of 33 listed)
Related violations: <none>

PLHOLDVIO-2#215 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__5 is driving clock pin of 33 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.dff/dout_reg[22] (the first 15 of 33 listed)
Related violations: <none>

PLHOLDVIO-2#216 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__6 is driving clock pin of 33 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.dff/dout_reg[22] (the first 15 of 33 listed)
Related violations: <none>

PLHOLDVIO-2#217 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_1__16 is driving clock pin of 33 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[22], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_wbff/dout_reg[23] (the first 15 of 33 listed)
Related violations: <none>

PLHOLDVIO-2#218 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0 is driving clock pin of 34 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[22] (the first 15 of 34 listed)
Related violations: <none>

PLHOLDVIO-2#219 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__1 is driving clock pin of 133 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp2ff/genblock.dff/dout_reg[22] (the first 15 of 133 listed)
Related violations: <none>

PLHOLDVIO-2#220 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__2 is driving clock pin of 133 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/genblock.dff/dout_reg[22] (the first 15 of 133 listed)
Related violations: <none>

PLHOLDVIO-2#221 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__3 is driving clock pin of 133 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout_reg[22] (the first 15 of 133 listed)
Related violations: <none>

PLHOLDVIO-2#222 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4 is driving clock pin of 133 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout_reg[22] (the first 15 of 133 listed)
Related violations: <none>

PLHOLDVIO-2#223 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[37]_i_2__2 is driving clock pin of 38 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/lsu_error_dc4ff/dout_reg[22] (the first 15 of 38 listed)
Related violations: <none>

PLHOLDVIO-2#224 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_1__74 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meihap_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meihap_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meihap_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meihap_ff/genblock.dff/dout_reg[3]
Related violations: <none>

PLHOLDVIO-2#225 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__44 is driving clock pin of 14 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicidpl_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicidpl_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicidpl_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicidpl_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicurpl_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicurpl_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicurpl_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meicurpl_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mie_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mie_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mie_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mie_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtsel_ff/dout_reg[1]
Related violations: <none>

PLHOLDVIO-2#226 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__97 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_dat_flop/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_dat_flop/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_dat_flop/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_dat_flop/dout_reg[3]
Related violations: <none>

PLHOLDVIO-2#227 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__98 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intpriority_ff/dffs/dout_reg[2] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#228 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__0 is driving clock pin of 234 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata2ff/genblock.dff/dout_reg[22] (the first 15 of 234 listed)
Related violations: <none>

PLHOLDVIO-2#229 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__1 is driving clock pin of 234 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata1ff/genblock.dff/dout_reg[22] (the first 15 of 234 listed)
Related violations: <none>

PLHOLDVIO-2#230 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__2 is driving clock pin of 234 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/brdata0ff/genblock.dff/dout_reg[22] (the first 15 of 234 listed)
Related violations: <none>

PLHOLDVIO-2#231 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__10 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc2ff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#232 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#233 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rdata_ff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#234 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__10 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#235 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__11 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#236 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__12 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/buf_dataff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#237 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__3 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc1ff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#238 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__4 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc3ff/dffs/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#239 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__5 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rdata_ff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#240 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__6 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_dff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#241 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__7 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#242 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__8 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_dff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#243 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__9 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dout_reg[22] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#244 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[66]_i_2__0 is driving clock pin of 30 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[22], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[23], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[24], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[25], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[26], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[27], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[28], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[29], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[30], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[31], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[32], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout_reg[33] (the first 15 of 30 listed)
Related violations: <none>

PLHOLDVIO-2#245 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[6]_i_2__33 is driving clock pin of 7 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dcsr_ff/genblock.dff/dout_reg[9]
Related violations: <none>

PLHOLDVIO-2#246 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_1__5 is driving clock pin of 121 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e3_ff/genblock.dff/dout_reg[7] (the first 15 of 121 listed)
Related violations: <none>

PLHOLDVIO-2#247 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__1 is driving clock pin of 40 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[52], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/predict_mp_ff/genblock.dff/dout_reg[53] (the first 15 of 40 listed)
Related violations: <none>

PLHOLDVIO-2#248 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__2 is driving clock pin of 122 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_ap_e2_ff/genblock.dff/dout_reg[7] (the first 15 of 122 listed)
Related violations: <none>

PLHOLDVIO-2#249 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[75]_i_1 is driving clock pin of 76 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_src_e1_ff/genblock.dff/dout_reg[22] (the first 15 of 76 listed)
Related violations: <none>

PLHOLDVIO-2#250 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_1__62 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dout_reg[8]
Related violations: <none>

PLHOLDVIO-2#251 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__13 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_sel_ff/dout_reg[8]
Related violations: <none>

PLHOLDVIO-2#252 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__61 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/picm_data_ff/dout_reg[8]
Related violations: <none>

PLHOLDVIO-2#253 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#254 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__0 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#255 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#256 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__2 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#257 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__3 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#258 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__4 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#259 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__5 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#260 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__6 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#261 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#262 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#263 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#264 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__2 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#265 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__3 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#266 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__4 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#267 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__5 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#268 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__6 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#269 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[1]_i_2 is driving clock pin of 295 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divstallff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divtriggerff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divtriggerff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divtriggerff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divtriggerff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbaddrff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbaddrff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbaddrff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbaddrff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbaddrff/dffs/dout_reg[4] (the first 15 of 295 listed)
Related violations: <none>

PLHOLDVIO-2#270 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1 is driving clock pin of 228 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[22], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[23], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[31], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout_reg[32] (the first 15 of 228 listed)
Related violations: <none>

PLHOLDVIO-2#271 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1__0 is driving clock pin of 205 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2ff/genblock.dff/dout_reg[22] (the first 15 of 205 listed)
Related violations: <none>

PLHOLDVIO-2#272 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2 is driving clock pin of 247 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[22], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[23], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[24], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[25], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[26], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[27], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[28], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[29], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[30], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[31], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[32] (the first 15 of 247 listed)
Related violations: <none>

PLHOLDVIO-2#273 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2__0 is driving clock pin of 213 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[22] (the first 15 of 213 listed)
Related violations: <none>

PLHOLDVIO-2#274 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1 is driving clock pin of 139 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e3pcff/genblock.dff/dout_reg[22] (the first 15 of 139 listed)
Related violations: <none>

PLHOLDVIO-2#275 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1__0 is driving clock pin of 139 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e3pcff/genblock.dff/dout_reg[22] (the first 15 of 139 listed)
Related violations: <none>

PLHOLDVIO-2#276 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2 is driving clock pin of 151 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e2brpcff/genblock.dff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e2pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e2pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e2pcff/genblock.dff/dout_reg[11] (the first 15 of 151 listed)
Related violations: <none>

PLHOLDVIO-2#277 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2__0 is driving clock pin of 139 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e2pcff/genblock.dff/dout_reg[22] (the first 15 of 139 listed)
Related violations: <none>

PLHOLDVIO-2#278 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[36]_i_1 is driving clock pin of 157 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csr_data_e1ff/genblock.dff/dout_reg[22] (the first 15 of 157 listed)
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
75 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i (the first 15 of 75 listed).
Related violations: <none>


