Classic Timing Analyzer report for Counter_HOM
Fri Nov 29 23:59:09 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.156 ns                                       ; EN        ; Pstate[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.759 ns                                       ; Pstate[0] ; MAX       ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.479 ns                                      ; EN        ; MAX       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.414 ns                                      ; EN        ; Pstate[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Pstate[0] ; Pstate[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Pstate[0] ; Pstate[1] ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Pstate[1] ; Pstate[1] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Pstate[0] ; Pstate[0] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.156 ns   ; EN   ; Pstate[1] ; clk      ;
; N/A   ; None         ; 3.680 ns   ; EN   ; Pstate[0] ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-----------+-----+------------+
; Slack ; Required tco ; Actual tco ; From      ; To  ; From Clock ;
+-------+--------------+------------+-----------+-----+------------+
; N/A   ; None         ; 7.759 ns   ; Pstate[0] ; MAX ; clk        ;
; N/A   ; None         ; 7.363 ns   ; Pstate[1] ; MAX ; clk        ;
+-------+--------------+------------+-----------+-----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 10.479 ns       ; EN   ; MAX ;
+-------+-------------------+-----------------+------+-----+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -3.414 ns ; EN   ; Pstate[0] ; clk      ;
; N/A           ; None        ; -3.890 ns ; EN   ; Pstate[1] ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 29 23:59:09 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter_HOM -c Counter_HOM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "Pstate[0]" and destination register "Pstate[1]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N27; Fanout = 3; REG Node = 'Pstate[0]'
            Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'Mux0~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.749 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = 'Pstate[1]'
            Info: Total cell delay = 0.314 ns ( 41.92 % )
            Info: Total interconnect delay = 0.435 ns ( 58.08 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.733 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = 'Pstate[1]'
                Info: Total cell delay = 1.766 ns ( 64.62 % )
                Info: Total interconnect delay = 0.967 ns ( 35.38 % )
            Info: - Longest clock path from clock "clk" to source register is 2.733 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N27; Fanout = 3; REG Node = 'Pstate[0]'
                Info: Total cell delay = 1.766 ns ( 64.62 % )
                Info: Total interconnect delay = 0.967 ns ( 35.38 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "Pstate[1]" (data pin = "EN", clock pin = "clk") is 4.156 ns
    Info: + Longest pin to register delay is 6.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'EN'
        Info: 2: + IC(5.225 ns) + CELL(0.651 ns) = 6.821 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.929 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = 'Pstate[1]'
        Info: Total cell delay = 1.704 ns ( 24.59 % )
        Info: Total interconnect delay = 5.225 ns ( 75.41 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = 'Pstate[1]'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
Info: tco from clock "clk" to destination pin "MAX" through register "Pstate[0]" is 7.759 ns
    Info: + Longest clock path from clock "clk" to source register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N27; Fanout = 3; REG Node = 'Pstate[0]'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N27; Fanout = 3; REG Node = 'Pstate[0]'
        Info: 2: + IC(0.440 ns) + CELL(0.589 ns) = 1.029 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'Mux2~0'
        Info: 3: + IC(0.637 ns) + CELL(3.056 ns) = 4.722 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'MAX'
        Info: Total cell delay = 3.645 ns ( 77.19 % )
        Info: Total interconnect delay = 1.077 ns ( 22.81 % )
Info: Longest tpd from source pin "EN" to destination pin "MAX" is 10.479 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'EN'
    Info: 2: + IC(5.227 ns) + CELL(0.614 ns) = 6.786 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'Mux2~0'
    Info: 3: + IC(0.637 ns) + CELL(3.056 ns) = 10.479 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'MAX'
    Info: Total cell delay = 4.615 ns ( 44.04 % )
    Info: Total interconnect delay = 5.864 ns ( 55.96 % )
Info: th for register "Pstate[0]" (data pin = "EN", clock pin = "clk") is -3.414 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N27; Fanout = 3; REG Node = 'Pstate[0]'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'EN'
        Info: 2: + IC(5.194 ns) + CELL(0.206 ns) = 6.345 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 1; COMB Node = 'Pstate[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.453 ns; Loc. = LCFF_X1_Y5_N27; Fanout = 3; REG Node = 'Pstate[0]'
        Info: Total cell delay = 1.259 ns ( 19.51 % )
        Info: Total interconnect delay = 5.194 ns ( 80.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Nov 29 23:59:10 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


