{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 17:22:57 2015 " "Info: Processing started: Tue Dec 01 17:22:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "instructionSetOperation:part3\|register:ARegister\|out\[4\] Asel\[1\] Clock 5.242 ns register " "Info: tsu for register \"instructionSetOperation:part3\|register:ARegister\|out\[4\]\" (data pin = \"Asel\[1\]\", clock pin = \"Clock\") is 5.242 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.148 ns + Longest pin register " "Info: + Longest pin to register delay is 8.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Asel\[1\] 1 PIN PIN_D22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_D22; Fanout = 8; PIN Node = 'Asel\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[1] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.747 ns) + CELL(0.461 ns) 8.052 ns instructionSetOperation:part3\|multiplexer:Asel_mux2\|Output\[4\]~3 2 COMB LCCOMB_X49_Y3_N22 1 " "Info: 2: + IC(6.747 ns) + CELL(0.461 ns) = 8.052 ns; Loc. = LCCOMB_X49_Y3_N22; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|multiplexer:Asel_mux2\|Output\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { Asel[1] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~3 } "NODE_NAME" } } { "multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.148 ns instructionSetOperation:part3\|register:ARegister\|out\[4\] 3 REG LCFF_X49_Y3_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.148 ns; Loc. = LCFF_X49_Y3_N23; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~3 instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 17.19 % ) " "Info: Total cell delay = 1.401 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.747 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.747 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.148 ns" { Asel[1] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~3 instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.148 ns" { Asel[1] {} Asel[1]~combout {} instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~3 {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 6.747ns 0.000ns } { 0.000ns 0.844ns 0.461ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.868 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 2.868 ns instructionSetOperation:part3\|register:ARegister\|out\[4\] 3 REG LCFF_X49_Y3_N23 2 " "Info: 3: + IC(1.002 ns) + CELL(0.602 ns) = 2.868 ns; Loc. = LCFF_X49_Y3_N23; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.76 % ) " "Info: Total cell delay = 1.628 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.240 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.148 ns" { Asel[1] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~3 instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.148 ns" { Asel[1] {} Asel[1]~combout {} instructionSetOperation:part3|multiplexer:Asel_mux2|Output[4]~3 {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 6.747ns 0.000ns } { 0.000ns 0.844ns 0.461ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Aeq0 instructionSetOperation:part3\|register:ARegister\|out\[1\] 10.270 ns register " "Info: tco from clock \"Clock\" to destination pin \"Aeq0\" through register \"instructionSetOperation:part3\|register:ARegister\|out\[1\]\" is 10.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.868 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 2.868 ns instructionSetOperation:part3\|register:ARegister\|out\[1\] 3 REG LCFF_X49_Y3_N7 2 " "Info: 3: + IC(1.002 ns) + CELL(0.602 ns) = 2.868 ns; Loc. = LCFF_X49_Y3_N7; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.76 % ) " "Info: Total cell delay = 1.628 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.240 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[1] {} } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.125 ns + Longest register pin " "Info: + Longest register to pin delay is 7.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instructionSetOperation:part3\|register:ARegister\|out\[1\] 1 REG LCFF_X49_Y3_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y3_N7; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionSetOperation:part3|register:ARegister|out[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.455 ns) 0.838 ns instructionSetOperation:part3\|Equal0~1 2 COMB LCCOMB_X49_Y3_N2 1 " "Info: 2: + IC(0.383 ns) + CELL(0.455 ns) = 0.838 ns; Loc. = LCCOMB_X49_Y3_N2; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { instructionSetOperation:part3|register:ARegister|out[1] instructionSetOperation:part3|Equal0~1 } "NODE_NAME" } } { "instructionSetOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 1.659 ns instructionSetOperation:part3\|Equal0~2 3 COMB LCCOMB_X49_Y3_N12 1 " "Info: 3: + IC(0.300 ns) + CELL(0.521 ns) = 1.659 ns; Loc. = LCCOMB_X49_Y3_N12; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { instructionSetOperation:part3|Equal0~1 instructionSetOperation:part3|Equal0~2 } "NODE_NAME" } } { "instructionSetOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(2.995 ns) 7.125 ns Aeq0 4 PIN PIN_U4 0 " "Info: 4: + IC(2.471 ns) + CELL(2.995 ns) = 7.125 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { instructionSetOperation:part3|Equal0~2 Aeq0 } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 55.73 % ) " "Info: Total cell delay = 3.971 ns ( 55.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.154 ns ( 44.27 % ) " "Info: Total interconnect delay = 3.154 ns ( 44.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { instructionSetOperation:part3|register:ARegister|out[1] instructionSetOperation:part3|Equal0~1 instructionSetOperation:part3|Equal0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { instructionSetOperation:part3|register:ARegister|out[1] {} instructionSetOperation:part3|Equal0~1 {} instructionSetOperation:part3|Equal0~2 {} Aeq0 {} } { 0.000ns 0.383ns 0.300ns 2.471ns } { 0.000ns 0.455ns 0.521ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[1] {} } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { instructionSetOperation:part3|register:ARegister|out[1] instructionSetOperation:part3|Equal0~1 instructionSetOperation:part3|Equal0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { instructionSetOperation:part3|register:ARegister|out[1] {} instructionSetOperation:part3|Equal0~1 {} instructionSetOperation:part3|Equal0~2 {} Aeq0 {} } { 0.000ns 0.383ns 0.300ns 2.471ns } { 0.000ns 0.455ns 0.521ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instructionSetOperation:part3\|register:ARegister\|out\[0\] Input\[0\] Clock -2.890 ns register " "Info: th for register \"instructionSetOperation:part3\|register:ARegister\|out\[0\]\" (data pin = \"Input\[0\]\", clock pin = \"Clock\") is -2.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 2.868 ns instructionSetOperation:part3\|register:ARegister\|out\[0\] 3 REG LCFF_X49_Y3_N9 2 " "Info: 3: + IC(1.002 ns) + CELL(0.602 ns) = 2.868 ns; Loc. = LCFF_X49_Y3_N9; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.76 % ) " "Info: Total cell delay = 1.628 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.240 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.044 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Input\[0\] 1 PIN PIN_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_Y20; Fanout = 1; PIN Node = 'Input\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.792 ns) + CELL(0.322 ns) 5.948 ns instructionSetOperation:part3\|multiplexer:Asel_mux2\|Output\[0\]~7 2 COMB LCCOMB_X49_Y3_N8 1 " "Info: 2: + IC(4.792 ns) + CELL(0.322 ns) = 5.948 ns; Loc. = LCCOMB_X49_Y3_N8; Fanout = 1; COMB Node = 'instructionSetOperation:part3\|multiplexer:Asel_mux2\|Output\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { Input[0] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~7 } "NODE_NAME" } } { "multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.044 ns instructionSetOperation:part3\|register:ARegister\|out\[0\] 3 REG LCFF_X49_Y3_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.044 ns; Loc. = LCFF_X49_Y3_N9; Fanout = 2; REG Node = 'instructionSetOperation:part3\|register:ARegister\|out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~7 instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.252 ns ( 20.71 % ) " "Info: Total cell delay = 1.252 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.792 ns ( 79.29 % ) " "Info: Total interconnect delay = 4.792 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { Input[0] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~7 instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.044 ns" { Input[0] {} Input[0]~combout {} instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~7 {} instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.834ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { Clock Clock~clkctrl instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { Clock {} Clock~combout {} Clock~clkctrl {} instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { Input[0] instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~7 instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.044 ns" { Input[0] {} Input[0]~combout {} instructionSetOperation:part3|multiplexer:Asel_mux2|Output[0]~7 {} instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.834ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 17:22:57 2015 " "Info: Processing ended: Tue Dec 01 17:22:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
