<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cortex-m-0.7.7/src/asm.rs`."><title>asm.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="cortex_m" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cortex_m/</div>asm.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Miscellaneous assembly instructions
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="comment">// When inline assembly is enabled, pull in the assembly routines here. `call_asm!` will invoke
<a href=#4 id=4 data-nosnippet>4</a>// these routines.
<a href=#5 id=5 data-nosnippet>5</a></span><span class="attr">#[cfg(feature = <span class="string">"inline-asm"</span>)]
<a href=#6 id=6 data-nosnippet>6</a>#[path = <span class="string">"../asm/inline.rs"</span>]
<a href=#7 id=7 data-nosnippet>7</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">mod </span>inline;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="doccomment">/// Puts the processor in Debug state. Debuggers can pick this up as a "breakpoint".
<a href=#10 id=10 data-nosnippet>10</a>///
<a href=#11 id=11 data-nosnippet>11</a>/// **NOTE** calling `bkpt` when the processor is not connected to a debugger will cause an
<a href=#12 id=12 data-nosnippet>12</a>/// exception.
<a href=#13 id=13 data-nosnippet>13</a></span><span class="attr">#[inline(always)]
<a href=#14 id=14 data-nosnippet>14</a></span><span class="kw">pub fn </span>bkpt() {
<a href=#15 id=15 data-nosnippet>15</a>    <span class="macro">call_asm!</span>(__bkpt());
<a href=#16 id=16 data-nosnippet>16</a>}
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a><span class="doccomment">/// Blocks the program for *at least* `cycles` CPU cycles.
<a href=#19 id=19 data-nosnippet>19</a>///
<a href=#20 id=20 data-nosnippet>20</a>/// This is implemented in assembly so its execution time is independent of the optimization
<a href=#21 id=21 data-nosnippet>21</a>/// level, however it is dependent on the specific architecture and core configuration.
<a href=#22 id=22 data-nosnippet>22</a>///
<a href=#23 id=23 data-nosnippet>23</a>/// NOTE that the delay can take much longer if interrupts are serviced during its execution
<a href=#24 id=24 data-nosnippet>24</a>/// and the execution time may vary with other factors. This delay is mainly useful for simple
<a href=#25 id=25 data-nosnippet>25</a>/// timer-less initialization of peripherals if and only if accurate timing is not essential. In
<a href=#26 id=26 data-nosnippet>26</a>/// any other case please use a more accurate method to produce a delay.
<a href=#27 id=27 data-nosnippet>27</a></span><span class="attr">#[inline]
<a href=#28 id=28 data-nosnippet>28</a></span><span class="kw">pub fn </span>delay(cycles: u32) {
<a href=#29 id=29 data-nosnippet>29</a>    <span class="macro">call_asm!</span>(__delay(cycles: u32));
<a href=#30 id=30 data-nosnippet>30</a>}
<a href=#31 id=31 data-nosnippet>31</a>
<a href=#32 id=32 data-nosnippet>32</a><span class="doccomment">/// A no-operation. Useful to prevent delay loops from being optimized away.
<a href=#33 id=33 data-nosnippet>33</a></span><span class="attr">#[inline]
<a href=#34 id=34 data-nosnippet>34</a></span><span class="kw">pub fn </span>nop() {
<a href=#35 id=35 data-nosnippet>35</a>    <span class="macro">call_asm!</span>(__nop());
<a href=#36 id=36 data-nosnippet>36</a>}
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a><span class="doccomment">/// Generate an Undefined Instruction exception.
<a href=#39 id=39 data-nosnippet>39</a>///
<a href=#40 id=40 data-nosnippet>40</a>/// Can be used as a stable alternative to `core::intrinsics::abort`.
<a href=#41 id=41 data-nosnippet>41</a></span><span class="attr">#[inline]
<a href=#42 id=42 data-nosnippet>42</a></span><span class="kw">pub fn </span>udf() -&gt; ! {
<a href=#43 id=43 data-nosnippet>43</a>    <span class="macro">call_asm!</span>(__udf() -&gt; !)
<a href=#44 id=44 data-nosnippet>44</a>}
<a href=#45 id=45 data-nosnippet>45</a>
<a href=#46 id=46 data-nosnippet>46</a><span class="doccomment">/// Wait For Event
<a href=#47 id=47 data-nosnippet>47</a></span><span class="attr">#[inline]
<a href=#48 id=48 data-nosnippet>48</a></span><span class="kw">pub fn </span>wfe() {
<a href=#49 id=49 data-nosnippet>49</a>    <span class="macro">call_asm!</span>(__wfe())
<a href=#50 id=50 data-nosnippet>50</a>}
<a href=#51 id=51 data-nosnippet>51</a>
<a href=#52 id=52 data-nosnippet>52</a><span class="doccomment">/// Wait For Interrupt
<a href=#53 id=53 data-nosnippet>53</a></span><span class="attr">#[inline]
<a href=#54 id=54 data-nosnippet>54</a></span><span class="kw">pub fn </span>wfi() {
<a href=#55 id=55 data-nosnippet>55</a>    <span class="macro">call_asm!</span>(__wfi())
<a href=#56 id=56 data-nosnippet>56</a>}
<a href=#57 id=57 data-nosnippet>57</a>
<a href=#58 id=58 data-nosnippet>58</a><span class="doccomment">/// Send Event
<a href=#59 id=59 data-nosnippet>59</a></span><span class="attr">#[inline]
<a href=#60 id=60 data-nosnippet>60</a></span><span class="kw">pub fn </span>sev() {
<a href=#61 id=61 data-nosnippet>61</a>    <span class="macro">call_asm!</span>(__sev())
<a href=#62 id=62 data-nosnippet>62</a>}
<a href=#63 id=63 data-nosnippet>63</a>
<a href=#64 id=64 data-nosnippet>64</a><span class="doccomment">/// Instruction Synchronization Barrier
<a href=#65 id=65 data-nosnippet>65</a>///
<a href=#66 id=66 data-nosnippet>66</a>/// Flushes the pipeline in the processor, so that all instructions following the `ISB` are fetched
<a href=#67 id=67 data-nosnippet>67</a>/// from cache or memory, after the instruction has been completed.
<a href=#68 id=68 data-nosnippet>68</a></span><span class="attr">#[inline]
<a href=#69 id=69 data-nosnippet>69</a></span><span class="kw">pub fn </span>isb() {
<a href=#70 id=70 data-nosnippet>70</a>    <span class="macro">call_asm!</span>(__isb())
<a href=#71 id=71 data-nosnippet>71</a>}
<a href=#72 id=72 data-nosnippet>72</a>
<a href=#73 id=73 data-nosnippet>73</a><span class="doccomment">/// Data Synchronization Barrier
<a href=#74 id=74 data-nosnippet>74</a>///
<a href=#75 id=75 data-nosnippet>75</a>/// Acts as a special kind of memory barrier. No instruction in program order after this instruction
<a href=#76 id=76 data-nosnippet>76</a>/// can execute until this instruction completes. This instruction completes only when both:
<a href=#77 id=77 data-nosnippet>77</a>///
<a href=#78 id=78 data-nosnippet>78</a>///  * any explicit memory access made before this instruction is complete
<a href=#79 id=79 data-nosnippet>79</a>///  * all cache and branch predictor maintenance operations before this instruction complete
<a href=#80 id=80 data-nosnippet>80</a></span><span class="attr">#[inline]
<a href=#81 id=81 data-nosnippet>81</a></span><span class="kw">pub fn </span>dsb() {
<a href=#82 id=82 data-nosnippet>82</a>    <span class="macro">call_asm!</span>(__dsb())
<a href=#83 id=83 data-nosnippet>83</a>}
<a href=#84 id=84 data-nosnippet>84</a>
<a href=#85 id=85 data-nosnippet>85</a><span class="doccomment">/// Data Memory Barrier
<a href=#86 id=86 data-nosnippet>86</a>///
<a href=#87 id=87 data-nosnippet>87</a>/// Ensures that all explicit memory accesses that appear in program order before the `DMB`
<a href=#88 id=88 data-nosnippet>88</a>/// instruction are observed before any explicit memory accesses that appear in program order
<a href=#89 id=89 data-nosnippet>89</a>/// after the `DMB` instruction.
<a href=#90 id=90 data-nosnippet>90</a></span><span class="attr">#[inline]
<a href=#91 id=91 data-nosnippet>91</a></span><span class="kw">pub fn </span>dmb() {
<a href=#92 id=92 data-nosnippet>92</a>    <span class="macro">call_asm!</span>(__dmb())
<a href=#93 id=93 data-nosnippet>93</a>}
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a><span class="doccomment">/// Test Target
<a href=#96 id=96 data-nosnippet>96</a>///
<a href=#97 id=97 data-nosnippet>97</a>/// Queries the Security state and access permissions of a memory location.
<a href=#98 id=98 data-nosnippet>98</a>/// Returns a Test Target Response Payload (cf section D1.2.215 of
<a href=#99 id=99 data-nosnippet>99</a>/// Armv8-M Architecture Reference Manual).
<a href=#100 id=100 data-nosnippet>100</a></span><span class="attr">#[inline]
<a href=#101 id=101 data-nosnippet>101</a>#[cfg(armv8m)]
<a href=#102 id=102 data-nosnippet>102</a></span><span class="comment">// The __tt function does not dereference the pointer received.
<a href=#103 id=103 data-nosnippet>103</a></span><span class="attr">#[allow(clippy::not_unsafe_ptr_arg_deref)]
<a href=#104 id=104 data-nosnippet>104</a></span><span class="kw">pub fn </span>tt(addr: <span class="kw-2">*mut </span>u32) -&gt; u32 {
<a href=#105 id=105 data-nosnippet>105</a>    <span class="kw">let </span>addr = addr <span class="kw">as </span>u32;
<a href=#106 id=106 data-nosnippet>106</a>    <span class="macro">call_asm!</span>(__tt(addr: u32) -&gt; u32)
<a href=#107 id=107 data-nosnippet>107</a>}
<a href=#108 id=108 data-nosnippet>108</a>
<a href=#109 id=109 data-nosnippet>109</a><span class="doccomment">/// Test Target Unprivileged
<a href=#110 id=110 data-nosnippet>110</a>///
<a href=#111 id=111 data-nosnippet>111</a>/// Queries the Security state and access permissions of a memory location for an unprivileged
<a href=#112 id=112 data-nosnippet>112</a>/// access to that location.
<a href=#113 id=113 data-nosnippet>113</a>/// Returns a Test Target Response Payload (cf section D1.2.215 of
<a href=#114 id=114 data-nosnippet>114</a>/// Armv8-M Architecture Reference Manual).
<a href=#115 id=115 data-nosnippet>115</a></span><span class="attr">#[inline]
<a href=#116 id=116 data-nosnippet>116</a>#[cfg(armv8m)]
<a href=#117 id=117 data-nosnippet>117</a></span><span class="comment">// The __ttt function does not dereference the pointer received.
<a href=#118 id=118 data-nosnippet>118</a></span><span class="attr">#[allow(clippy::not_unsafe_ptr_arg_deref)]
<a href=#119 id=119 data-nosnippet>119</a></span><span class="kw">pub fn </span>ttt(addr: <span class="kw-2">*mut </span>u32) -&gt; u32 {
<a href=#120 id=120 data-nosnippet>120</a>    <span class="kw">let </span>addr = addr <span class="kw">as </span>u32;
<a href=#121 id=121 data-nosnippet>121</a>    <span class="macro">call_asm!</span>(__ttt(addr: u32) -&gt; u32)
<a href=#122 id=122 data-nosnippet>122</a>}
<a href=#123 id=123 data-nosnippet>123</a>
<a href=#124 id=124 data-nosnippet>124</a><span class="doccomment">/// Test Target Alternate Domain
<a href=#125 id=125 data-nosnippet>125</a>///
<a href=#126 id=126 data-nosnippet>126</a>/// Queries the Security state and access permissions of a memory location for a Non-Secure access
<a href=#127 id=127 data-nosnippet>127</a>/// to that location. This instruction is only valid when executing in Secure state and is
<a href=#128 id=128 data-nosnippet>128</a>/// undefined if used from Non-Secure state.
<a href=#129 id=129 data-nosnippet>129</a>/// Returns a Test Target Response Payload (cf section D1.2.215 of
<a href=#130 id=130 data-nosnippet>130</a>/// Armv8-M Architecture Reference Manual).
<a href=#131 id=131 data-nosnippet>131</a></span><span class="attr">#[inline]
<a href=#132 id=132 data-nosnippet>132</a>#[cfg(armv8m)]
<a href=#133 id=133 data-nosnippet>133</a></span><span class="comment">// The __tta function does not dereference the pointer received.
<a href=#134 id=134 data-nosnippet>134</a></span><span class="attr">#[allow(clippy::not_unsafe_ptr_arg_deref)]
<a href=#135 id=135 data-nosnippet>135</a></span><span class="kw">pub fn </span>tta(addr: <span class="kw-2">*mut </span>u32) -&gt; u32 {
<a href=#136 id=136 data-nosnippet>136</a>    <span class="kw">let </span>addr = addr <span class="kw">as </span>u32;
<a href=#137 id=137 data-nosnippet>137</a>    <span class="macro">call_asm!</span>(__tta(addr: u32) -&gt; u32)
<a href=#138 id=138 data-nosnippet>138</a>}
<a href=#139 id=139 data-nosnippet>139</a>
<a href=#140 id=140 data-nosnippet>140</a><span class="doccomment">/// Test Target Alternate Domain Unprivileged
<a href=#141 id=141 data-nosnippet>141</a>///
<a href=#142 id=142 data-nosnippet>142</a>/// Queries the Security state and access permissions of a memory location for a Non-Secure and
<a href=#143 id=143 data-nosnippet>143</a>/// unprivileged access to that location. This instruction is only valid when executing in Secure
<a href=#144 id=144 data-nosnippet>144</a>/// state and is undefined if used from Non-Secure state.
<a href=#145 id=145 data-nosnippet>145</a>/// Returns a Test Target Response Payload (cf section D1.2.215 of
<a href=#146 id=146 data-nosnippet>146</a>/// Armv8-M Architecture Reference Manual).
<a href=#147 id=147 data-nosnippet>147</a></span><span class="attr">#[inline]
<a href=#148 id=148 data-nosnippet>148</a>#[cfg(armv8m)]
<a href=#149 id=149 data-nosnippet>149</a></span><span class="comment">// The __ttat function does not dereference the pointer received.
<a href=#150 id=150 data-nosnippet>150</a></span><span class="attr">#[allow(clippy::not_unsafe_ptr_arg_deref)]
<a href=#151 id=151 data-nosnippet>151</a></span><span class="kw">pub fn </span>ttat(addr: <span class="kw-2">*mut </span>u32) -&gt; u32 {
<a href=#152 id=152 data-nosnippet>152</a>    <span class="kw">let </span>addr = addr <span class="kw">as </span>u32;
<a href=#153 id=153 data-nosnippet>153</a>    <span class="macro">call_asm!</span>(__ttat(addr: u32) -&gt; u32)
<a href=#154 id=154 data-nosnippet>154</a>}
<a href=#155 id=155 data-nosnippet>155</a>
<a href=#156 id=156 data-nosnippet>156</a><span class="doccomment">/// Branch and Exchange Non-secure
<a href=#157 id=157 data-nosnippet>157</a>///
<a href=#158 id=158 data-nosnippet>158</a>/// See section C2.4.26 of Armv8-M Architecture Reference Manual for details.
<a href=#159 id=159 data-nosnippet>159</a>/// Undefined if executed in Non-Secure state.
<a href=#160 id=160 data-nosnippet>160</a></span><span class="attr">#[inline]
<a href=#161 id=161 data-nosnippet>161</a>#[cfg(armv8m)]
<a href=#162 id=162 data-nosnippet>162</a></span><span class="kw">pub unsafe fn </span>bx_ns(addr: u32) {
<a href=#163 id=163 data-nosnippet>163</a>    <span class="macro">call_asm!</span>(__bxns(addr: u32));
<a href=#164 id=164 data-nosnippet>164</a>}
<a href=#165 id=165 data-nosnippet>165</a>
<a href=#166 id=166 data-nosnippet>166</a><span class="doccomment">/// Semihosting syscall.
<a href=#167 id=167 data-nosnippet>167</a>///
<a href=#168 id=168 data-nosnippet>168</a>/// This method is used by cortex-m-semihosting to provide semihosting syscalls.
<a href=#169 id=169 data-nosnippet>169</a></span><span class="attr">#[inline]
<a href=#170 id=170 data-nosnippet>170</a></span><span class="kw">pub unsafe fn </span>semihosting_syscall(nr: u32, arg: u32) -&gt; u32 {
<a href=#171 id=171 data-nosnippet>171</a>    <span class="macro">call_asm!</span>(__sh_syscall(nr: u32, arg: u32) -&gt; u32)
<a href=#172 id=172 data-nosnippet>172</a>}
<a href=#173 id=173 data-nosnippet>173</a>
<a href=#174 id=174 data-nosnippet>174</a><span class="doccomment">/// Bootstrap.
<a href=#175 id=175 data-nosnippet>175</a>///
<a href=#176 id=176 data-nosnippet>176</a>/// Clears CONTROL.SPSEL (setting the main stack to be the active stack),
<a href=#177 id=177 data-nosnippet>177</a>/// updates the main stack pointer to the address in `msp`, then jumps
<a href=#178 id=178 data-nosnippet>178</a>/// to the address in `rv`.
<a href=#179 id=179 data-nosnippet>179</a>///
<a href=#180 id=180 data-nosnippet>180</a>/// # Safety
<a href=#181 id=181 data-nosnippet>181</a>///
<a href=#182 id=182 data-nosnippet>182</a>/// `msp` and `rv` must point to valid stack memory and executable code,
<a href=#183 id=183 data-nosnippet>183</a>/// respectively.
<a href=#184 id=184 data-nosnippet>184</a></span><span class="attr">#[inline]
<a href=#185 id=185 data-nosnippet>185</a></span><span class="kw">pub unsafe fn </span>bootstrap(msp: <span class="kw-2">*const </span>u32, rv: <span class="kw-2">*const </span>u32) -&gt; ! {
<a href=#186 id=186 data-nosnippet>186</a>    <span class="comment">// Ensure thumb mode is set.
<a href=#187 id=187 data-nosnippet>187</a>    </span><span class="kw">let </span>rv = (rv <span class="kw">as </span>u32) | <span class="number">1</span>;
<a href=#188 id=188 data-nosnippet>188</a>    <span class="kw">let </span>msp = msp <span class="kw">as </span>u32;
<a href=#189 id=189 data-nosnippet>189</a>    <span class="macro">call_asm!</span>(__bootstrap(msp: u32, rv: u32) -&gt; !);
<a href=#190 id=190 data-nosnippet>190</a>}
<a href=#191 id=191 data-nosnippet>191</a>
<a href=#192 id=192 data-nosnippet>192</a><span class="doccomment">/// Bootload.
<a href=#193 id=193 data-nosnippet>193</a>///
<a href=#194 id=194 data-nosnippet>194</a>/// Reads the initial stack pointer value and reset vector from
<a href=#195 id=195 data-nosnippet>195</a>/// the provided vector table address, sets the active stack to
<a href=#196 id=196 data-nosnippet>196</a>/// the main stack, sets the main stack pointer to the new initial
<a href=#197 id=197 data-nosnippet>197</a>/// stack pointer, then jumps to the reset vector.
<a href=#198 id=198 data-nosnippet>198</a>///
<a href=#199 id=199 data-nosnippet>199</a>/// # Safety
<a href=#200 id=200 data-nosnippet>200</a>///
<a href=#201 id=201 data-nosnippet>201</a>/// The provided `vector_table` must point to a valid vector
<a href=#202 id=202 data-nosnippet>202</a>/// table, with a valid stack pointer as the first word and
<a href=#203 id=203 data-nosnippet>203</a>/// a valid reset vector as the second word.
<a href=#204 id=204 data-nosnippet>204</a></span><span class="attr">#[inline]
<a href=#205 id=205 data-nosnippet>205</a></span><span class="kw">pub unsafe fn </span>bootload(vector_table: <span class="kw-2">*const </span>u32) -&gt; ! {
<a href=#206 id=206 data-nosnippet>206</a>    <span class="kw">let </span>msp = core::ptr::read_volatile(vector_table);
<a href=#207 id=207 data-nosnippet>207</a>    <span class="kw">let </span>rv = core::ptr::read_volatile(vector_table.offset(<span class="number">1</span>));
<a href=#208 id=208 data-nosnippet>208</a>    bootstrap(msp <span class="kw">as </span><span class="kw-2">*const </span>u32, rv <span class="kw">as </span><span class="kw-2">*const </span>u32);
<a href=#209 id=209 data-nosnippet>209</a>}</code></pre></div></section></main></body></html>