// Seed: 1812099434
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output logic [7:0] id_11;
  inout wire _id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_6
  );
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
