set_property PACKAGE_PIN D18 [get_ports {LED[3]}]
set_property PACKAGE_PIN G14 [get_ports {LED[2]}]
set_property PACKAGE_PIN M15 [get_ports {LED[1]}]
set_property PACKAGE_PIN M14 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[0]}]
set_property PACKAGE_PIN Y16 [get_ports {Btn[3]}]
set_property PACKAGE_PIN K19 [get_ports {Btn[2]}]
set_property PACKAGE_PIN P16 [get_ports {Btn[1]}]
set_property PACKAGE_PIN K18 [get_ports {Btn[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Btn[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Btn[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Btn[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Btn[0]}]


connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[0]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[1]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[2]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[3]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[4]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[5]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[6]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[7]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[8]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[9]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[10]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[11]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[12]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[13]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[14]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[15]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[16]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[17]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[18]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[19]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[20]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[21]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[22]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[23]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[24]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[25]} {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awaddr[26]}]]
connect_debug_port u_ila_1/probe4 [get_nets [list {design_1_i/AXI4_Test_0/m00_axi_awaddr[5]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[6]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[7]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[8]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[9]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[10]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[11]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[12]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[13]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[14]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[15]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[16]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[17]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[18]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[19]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[20]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[21]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[22]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[23]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[24]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[25]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[26]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[27]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[28]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[29]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[30]} {design_1_i/AXI4_Test_0/m00_axi_awaddr[31]}]]

connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_wdata[0]}]]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/axi_wlast0]]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_awready]]
connect_debug_port u_ila_1/probe9 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_wlast]]
connect_debug_port u_ila_1/probe11 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/m00_axi_wready]]

connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK1]


connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/burst_enable]]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/AXI4_Test_Module_0/m_axis_tvalid]]

connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/AXI4_Test_Module_0/led[3]}]]

connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/AXI4_Test_0/inst/s_axi_tdata[0]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[1]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[2]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[3]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[4]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[5]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[6]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[7]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[8]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[9]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[10]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[11]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[12]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[13]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[14]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[15]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[16]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[17]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[18]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[19]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[20]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[21]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[22]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[23]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[24]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[25]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[26]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[27]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[28]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[29]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[30]} {design_1_i/AXI4_Test_0/inst/s_axi_tdata[31]}]]

connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awcache[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awcache[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awcache[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_awcache[3]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[3]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[4]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[5]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[6]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[7]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[8]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[9]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[10]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[11]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[12]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[13]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[14]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[15]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[16]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[17]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[18]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[19]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[20]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[21]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[22]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[23]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[24]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[25]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[26]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[27]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[28]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[29]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[30]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awsize[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awsize[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awsize[2]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awqos[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awqos[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awqos[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_awqos[3]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awburst[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awburst[1]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awid[0]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[3]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[4]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[5]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[6]} {design_1_i/AXI4_Test_0/inst/m00_axi_awlen[7]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awprot[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awprot[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awprot[2]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awuser[0]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[3]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[4]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[5]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[6]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[7]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[8]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[9]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[10]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[11]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[12]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[13]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[14]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[15]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[16]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[17]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[18]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[19]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[20]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[21]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[22]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[23]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[24]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[25]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[26]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[27]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[28]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[29]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[30]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/fifo_generator_0/m_axis_tdata[0]} {design_1_i/fifo_generator_0/m_axis_tdata[1]} {design_1_i/fifo_generator_0/m_axis_tdata[2]} {design_1_i/fifo_generator_0/m_axis_tdata[3]} {design_1_i/fifo_generator_0/m_axis_tdata[4]} {design_1_i/fifo_generator_0/m_axis_tdata[5]} {design_1_i/fifo_generator_0/m_axis_tdata[6]} {design_1_i/fifo_generator_0/m_axis_tdata[7]} {design_1_i/fifo_generator_0/m_axis_tdata[8]} {design_1_i/fifo_generator_0/m_axis_tdata[9]} {design_1_i/fifo_generator_0/m_axis_tdata[10]} {design_1_i/fifo_generator_0/m_axis_tdata[11]} {design_1_i/fifo_generator_0/m_axis_tdata[12]} {design_1_i/fifo_generator_0/m_axis_tdata[13]} {design_1_i/fifo_generator_0/m_axis_tdata[14]} {design_1_i/fifo_generator_0/m_axis_tdata[15]} {design_1_i/fifo_generator_0/m_axis_tdata[16]} {design_1_i/fifo_generator_0/m_axis_tdata[17]} {design_1_i/fifo_generator_0/m_axis_tdata[18]} {design_1_i/fifo_generator_0/m_axis_tdata[19]} {design_1_i/fifo_generator_0/m_axis_tdata[20]} {design_1_i/fifo_generator_0/m_axis_tdata[21]} {design_1_i/fifo_generator_0/m_axis_tdata[22]} {design_1_i/fifo_generator_0/m_axis_tdata[23]} {design_1_i/fifo_generator_0/m_axis_tdata[24]} {design_1_i/fifo_generator_0/m_axis_tdata[25]} {design_1_i/fifo_generator_0/m_axis_tdata[26]} {design_1_i/fifo_generator_0/m_axis_tdata[27]} {design_1_i/fifo_generator_0/m_axis_tdata[28]} {design_1_i/fifo_generator_0/m_axis_tdata[29]} {design_1_i/fifo_generator_0/m_axis_tdata[30]} {design_1_i/fifo_generator_0/m_axis_tdata[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/burst_write_active]]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_awready]]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_awvalid]]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_bready]]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_bvalid]]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_wlast]]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_wready]]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_wvalid]]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/fifo_generator_0/m_axis_tready]]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/fifo_generator_0/m_axis_tvalid]]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/AXI4_Test_0/inst/AXI4_Test_v1_0_M00_AXI_inst/start_single_burst_write_i_1_n_0]]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK2]]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/fifo_generator_0/s_axis_tdata[0]} {design_1_i/fifo_generator_0/s_axis_tdata[1]} {design_1_i/fifo_generator_0/s_axis_tdata[2]} {design_1_i/fifo_generator_0/s_axis_tdata[3]} {design_1_i/fifo_generator_0/s_axis_tdata[4]} {design_1_i/fifo_generator_0/s_axis_tdata[5]} {design_1_i/fifo_generator_0/s_axis_tdata[6]} {design_1_i/fifo_generator_0/s_axis_tdata[7]} {design_1_i/fifo_generator_0/s_axis_tdata[8]} {design_1_i/fifo_generator_0/s_axis_tdata[9]} {design_1_i/fifo_generator_0/s_axis_tdata[10]} {design_1_i/fifo_generator_0/s_axis_tdata[11]} {design_1_i/fifo_generator_0/s_axis_tdata[12]} {design_1_i/fifo_generator_0/s_axis_tdata[13]} {design_1_i/fifo_generator_0/s_axis_tdata[14]} {design_1_i/fifo_generator_0/s_axis_tdata[15]} {design_1_i/fifo_generator_0/s_axis_tdata[16]} {design_1_i/fifo_generator_0/s_axis_tdata[17]} {design_1_i/fifo_generator_0/s_axis_tdata[18]} {design_1_i/fifo_generator_0/s_axis_tdata[19]} {design_1_i/fifo_generator_0/s_axis_tdata[20]} {design_1_i/fifo_generator_0/s_axis_tdata[21]} {design_1_i/fifo_generator_0/s_axis_tdata[22]} {design_1_i/fifo_generator_0/s_axis_tdata[23]} {design_1_i/fifo_generator_0/s_axis_tdata[24]} {design_1_i/fifo_generator_0/s_axis_tdata[25]} {design_1_i/fifo_generator_0/s_axis_tdata[26]} {design_1_i/fifo_generator_0/s_axis_tdata[27]} {design_1_i/fifo_generator_0/s_axis_tdata[28]} {design_1_i/fifo_generator_0/s_axis_tdata[29]} {design_1_i/fifo_generator_0/s_axis_tdata[30]} {design_1_i/fifo_generator_0/s_axis_tdata[31]}]]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/fifo_generator_0/s_axis_tready]]
connect_debug_port u_ila_1/probe2 [get_nets [list design_1_i/fifo_generator_0/s_axis_tvalid]]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK2]




connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/signal_generator_0/init_axi_txn]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/fifo_generator_0/U0/s_axis_tdata[0]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[1]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[2]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[3]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[4]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[5]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[6]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[7]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[8]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[9]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[10]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[11]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[12]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[13]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[14]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[15]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[16]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[17]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[18]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[19]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[20]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[21]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[22]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[23]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[24]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[25]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[26]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[27]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[28]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[29]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[30]} {design_1_i/fifo_generator_0/U0/s_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/signal_generator_0/m_axis_tdata[0]} {design_1_i/signal_generator_0/m_axis_tdata[1]} {design_1_i/signal_generator_0/m_axis_tdata[2]} {design_1_i/signal_generator_0/m_axis_tdata[3]} {design_1_i/signal_generator_0/m_axis_tdata[4]} {design_1_i/signal_generator_0/m_axis_tdata[5]} {design_1_i/signal_generator_0/m_axis_tdata[6]} {design_1_i/signal_generator_0/m_axis_tdata[7]} {design_1_i/signal_generator_0/m_axis_tdata[8]} {design_1_i/signal_generator_0/m_axis_tdata[9]} {design_1_i/signal_generator_0/m_axis_tdata[10]} {design_1_i/signal_generator_0/m_axis_tdata[11]} {design_1_i/signal_generator_0/m_axis_tdata[12]} {design_1_i/signal_generator_0/m_axis_tdata[13]} {design_1_i/signal_generator_0/m_axis_tdata[14]} {design_1_i/signal_generator_0/m_axis_tdata[15]} {design_1_i/signal_generator_0/m_axis_tdata[16]} {design_1_i/signal_generator_0/m_axis_tdata[17]} {design_1_i/signal_generator_0/m_axis_tdata[18]} {design_1_i/signal_generator_0/m_axis_tdata[19]} {design_1_i/signal_generator_0/m_axis_tdata[20]} {design_1_i/signal_generator_0/m_axis_tdata[21]} {design_1_i/signal_generator_0/m_axis_tdata[22]} {design_1_i/signal_generator_0/m_axis_tdata[23]} {design_1_i/signal_generator_0/m_axis_tdata[24]} {design_1_i/signal_generator_0/m_axis_tdata[25]} {design_1_i/signal_generator_0/m_axis_tdata[26]} {design_1_i/signal_generator_0/m_axis_tdata[27]} {design_1_i/signal_generator_0/m_axis_tdata[28]} {design_1_i/signal_generator_0/m_axis_tdata[29]} {design_1_i/signal_generator_0/m_axis_tdata[30]} {design_1_i/signal_generator_0/m_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/signal_generator_0/en_gpio[0]} {design_1_i/signal_generator_0/en_gpio[1]} {design_1_i/signal_generator_0/en_gpio[2]} {design_1_i/signal_generator_0/en_gpio[3]} {design_1_i/signal_generator_0/en_gpio[4]} {design_1_i/signal_generator_0/en_gpio[5]} {design_1_i/signal_generator_0/en_gpio[6]} {design_1_i/signal_generator_0/en_gpio[7]} {design_1_i/signal_generator_0/en_gpio[8]} {design_1_i/signal_generator_0/en_gpio[9]} {design_1_i/signal_generator_0/en_gpio[10]} {design_1_i/signal_generator_0/en_gpio[11]} {design_1_i/signal_generator_0/en_gpio[12]} {design_1_i/signal_generator_0/en_gpio[13]} {design_1_i/signal_generator_0/en_gpio[14]} {design_1_i/signal_generator_0/en_gpio[15]} {design_1_i/signal_generator_0/en_gpio[16]} {design_1_i/signal_generator_0/en_gpio[17]} {design_1_i/signal_generator_0/en_gpio[18]} {design_1_i/signal_generator_0/en_gpio[19]} {design_1_i/signal_generator_0/en_gpio[20]} {design_1_i/signal_generator_0/en_gpio[21]} {design_1_i/signal_generator_0/en_gpio[22]} {design_1_i/signal_generator_0/en_gpio[23]} {design_1_i/signal_generator_0/en_gpio[24]} {design_1_i/signal_generator_0/en_gpio[25]} {design_1_i/signal_generator_0/en_gpio[26]} {design_1_i/signal_generator_0/en_gpio[27]} {design_1_i/signal_generator_0/en_gpio[28]} {design_1_i/signal_generator_0/en_gpio[29]} {design_1_i/signal_generator_0/en_gpio[30]} {design_1_i/signal_generator_0/en_gpio[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/signal_generator_0/m_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/fifo_generator_0/U0/s_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/fifo_generator_0/U0/s_axis_tvalid]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/fifo_generator_0/U0/m_axis_tdata[0]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[1]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[2]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[3]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[4]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[5]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[6]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[7]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[8]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[9]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[10]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[11]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[12]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[13]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[14]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[15]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[16]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[17]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[18]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[19]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[20]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[21]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[22]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[23]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[24]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[25]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[26]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[27]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[28]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[29]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[30]} {design_1_i/fifo_generator_0/U0/m_axis_tdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[3]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[4]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[5]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[6]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[7]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[8]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[9]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[10]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[11]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[12]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[13]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[14]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[15]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[16]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[17]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[18]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[19]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[20]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[21]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[22]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[23]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[24]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[25]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[26]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[27]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[28]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[29]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[30]} {design_1_i/AXI4_Test_0/inst/m00_axi_awaddr[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[0]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[1]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[2]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[3]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[4]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[5]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[6]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[7]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[8]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[9]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[10]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[11]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[12]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[13]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[14]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[15]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[16]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[17]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[18]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[19]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[20]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[21]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[22]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[23]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[24]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[25]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[26]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[27]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[28]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[29]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[30]} {design_1_i/AXI4_Test_0/inst/m00_axi_wdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 32 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/AXI4_Test_0/s_axi_tdata[0]} {design_1_i/AXI4_Test_0/s_axi_tdata[1]} {design_1_i/AXI4_Test_0/s_axi_tdata[2]} {design_1_i/AXI4_Test_0/s_axi_tdata[3]} {design_1_i/AXI4_Test_0/s_axi_tdata[4]} {design_1_i/AXI4_Test_0/s_axi_tdata[5]} {design_1_i/AXI4_Test_0/s_axi_tdata[6]} {design_1_i/AXI4_Test_0/s_axi_tdata[7]} {design_1_i/AXI4_Test_0/s_axi_tdata[8]} {design_1_i/AXI4_Test_0/s_axi_tdata[9]} {design_1_i/AXI4_Test_0/s_axi_tdata[10]} {design_1_i/AXI4_Test_0/s_axi_tdata[11]} {design_1_i/AXI4_Test_0/s_axi_tdata[12]} {design_1_i/AXI4_Test_0/s_axi_tdata[13]} {design_1_i/AXI4_Test_0/s_axi_tdata[14]} {design_1_i/AXI4_Test_0/s_axi_tdata[15]} {design_1_i/AXI4_Test_0/s_axi_tdata[16]} {design_1_i/AXI4_Test_0/s_axi_tdata[17]} {design_1_i/AXI4_Test_0/s_axi_tdata[18]} {design_1_i/AXI4_Test_0/s_axi_tdata[19]} {design_1_i/AXI4_Test_0/s_axi_tdata[20]} {design_1_i/AXI4_Test_0/s_axi_tdata[21]} {design_1_i/AXI4_Test_0/s_axi_tdata[22]} {design_1_i/AXI4_Test_0/s_axi_tdata[23]} {design_1_i/AXI4_Test_0/s_axi_tdata[24]} {design_1_i/AXI4_Test_0/s_axi_tdata[25]} {design_1_i/AXI4_Test_0/s_axi_tdata[26]} {design_1_i/AXI4_Test_0/s_axi_tdata[27]} {design_1_i/AXI4_Test_0/s_axi_tdata[28]} {design_1_i/AXI4_Test_0/s_axi_tdata[29]} {design_1_i/AXI4_Test_0/s_axi_tdata[30]} {design_1_i/AXI4_Test_0/s_axi_tdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/fifo_generator_0/U0/axis_overflow]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/fifo_generator_0/U0/axis_underflow]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_awready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_awvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_bready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_bvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_wlast]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_wready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list design_1_i/AXI4_Test_0/inst/m00_axi_wvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list design_1_i/fifo_generator_0/U0/m_axis_tready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list design_1_i/fifo_generator_0/U0/m_axis_tvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list design_1_i/AXI4_Test_0/s_axi_tready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list design_1_i/AXI4_Test_0/s_axi_tvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK1]
