{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385325657629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385325657629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 21:40:57 2013 " "Processing started: Sun Nov 24 21:40:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385325657629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385325657629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385325657629 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385325657868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/decoder/decoder-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/decoder/decoder-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behaviour " "Found design unit 1: decoder-behaviour" {  } { { "../decoder/decoder-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/decoder/decoder-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/spi/spi-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/spi/spi-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-behaviour " "Found design unit 1: spi-behaviour" {  } { { "../spi/spi-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/spi/spi-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/spi/spi.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/spi/spi.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../spi/spi.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/spi/spi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/decoder/decoder.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/decoder/decoder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/decoder/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gpu-structural.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/gpu-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu-structural " "Found design unit 1: gpu-structural" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gpu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/gpu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "../gpu.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658268 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacontroller-behaviour " "Found design unit 1: vgacontroller-behaviour" {  } { { "../vgacontroller/vgacontroller-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vgacontroller " "Found entity 1: vgacontroller" {  } { { "../vgacontroller/vgacontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../ramcontroller/sram.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/sram.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658274 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../ramcontroller/sram.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/sram.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramcontroller-behaviour " "Found design unit 1: ramcontroller-behaviour" {  } { { "../ramcontroller/ramcontroller-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ramcontroller " "Found entity 1: ramcontroller" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/parameter_def_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/parameter_def_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameter_def " "Found design unit 1: parameter_def" {  } { { "../parameter_def_pkg.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658280 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parameter_def-body " "Found design unit 2: parameter_def-body" {  } { { "../parameter_def_pkg.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658284 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385325658284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385325658284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1385325658319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:inst2 " "Elaborating entity \"gpu\" for hierarchy \"gpu:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -168 520 712 -24 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658321 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "asb gpu-structural.vhd(81) " "VHDL Signal Declaration warning at gpu-structural.vhd(81): used implicit default value for signal \"asb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_init gpu-structural.vhd(85) " "VHDL Signal Declaration warning at gpu-structural.vhd(85): used implicit default value for signal \"is_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "draw_ready gpu-structural.vhd(88) " "VHDL Signal Declaration warning at gpu-structural.vhd(88): used implicit default value for signal \"draw_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x gpu-structural.vhd(89) " "Verilog HDL or VHDL warning at gpu-structural.vhd(89): object \"x\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w gpu-structural.vhd(89) " "Verilog HDL or VHDL warning at gpu-structural.vhd(89): object \"w\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y gpu-structural.vhd(90) " "Verilog HDL or VHDL warning at gpu-structural.vhd(90): object \"y\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h gpu-structural.vhd(90) " "Verilog HDL or VHDL warning at gpu-structural.vhd(90): object \"h\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658322 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color gpu-structural.vhd(91) " "Verilog HDL or VHDL warning at gpu-structural.vhd(91): object \"color\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en gpu-structural.vhd(92) " "Verilog HDL or VHDL warning at gpu-structural.vhd(92): object \"en\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_id gpu-structural.vhd(95) " "Verilog HDL or VHDL warning at gpu-structural.vhd(95): object \"reg_id\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_value gpu-structural.vhd(96) " "Verilog HDL or VHDL warning at gpu-structural.vhd(96): object \"reg_value\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_set gpu-structural.vhd(97) " "Verilog HDL or VHDL warning at gpu-structural.vhd(97): object \"reg_set\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "decoder_claim gpu-structural.vhd(101) " "VHDL Signal Declaration warning at gpu-structural.vhd(101): used implicit default value for signal \"decoder_claim\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "draw_write gpu-structural.vhd(102) " "VHDL Signal Declaration warning at gpu-structural.vhd(102): used implicit default value for signal \"draw_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "draw_read gpu-structural.vhd(103) " "VHDL Signal Declaration warning at gpu-structural.vhd(103): used implicit default value for signal \"draw_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "decoder_write gpu-structural.vhd(104) " "VHDL Signal Declaration warning at gpu-structural.vhd(104): used implicit default value for signal \"decoder_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_can_access gpu-structural.vhd(106) " "Verilog HDL or VHDL warning at gpu-structural.vhd(106): object \"draw_can_access\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decoder_can_access gpu-structural.vhd(107) " "Verilog HDL or VHDL warning at gpu-structural.vhd(107): object \"decoder_can_access\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_can_access gpu-structural.vhd(108) " "Verilog HDL or VHDL warning at gpu-structural.vhd(108): object \"vga_can_access\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1385325658323 "|top_de1|gpu:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder gpu:inst2\|decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"gpu:inst2\|decoder:decoder1\"" {  } { { "../gpu-structural.vhd" "decoder1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramcontroller gpu:inst2\|ramcontroller:ramcontroller1 " "Elaborating entity \"ramcontroller\" for hierarchy \"gpu:inst2\|ramcontroller:ramcontroller1\"" {  } { { "../gpu-structural.vhd" "ramcontroller1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacontroller gpu:inst2\|vgacontroller:vgacontroller1 " "Elaborating entity \"vgacontroller\" for hierarchy \"gpu:inst2\|vgacontroller:vgacontroller1\"" {  } { { "../gpu-structural.vhd" "vgacontroller1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi gpu:inst2\|spi:spi1 " "Elaborating entity \"spi\" for hierarchy \"gpu:inst2\|spi:spi1\"" {  } { { "../gpu-structural.vhd" "spi1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -344 288 448 -248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -248 968 1192 -136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385325658371 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385325658806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385325658806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385325658806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RAMDATA " "Bidir \"RAMDATA\" has no driver" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA\[3..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385325658806 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1385325658806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAMWE VCC " "Pin \"RAMWE\" is stuck at VCC" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -56 1200 1376 -40 "RAMWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385325658853 "|top_de1|RAMWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[15\] VCC " "Pin \"RAMADDR\[15\]\" is stuck at VCC" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -120 1200 1376 -104 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385325658853 "|top_de1|RAMADDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1385325658853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1385325658975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1385325659067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385325659067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPICLK " "No output dependent on input pin \"SPICLK\"" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -136 40 216 -120 "SPICLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385325659096 "|top_de1|SPICLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPIMOSI " "No output dependent on input pin \"SPIMOSI\"" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -96 40 216 -80 "SPIMOSI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385325659096 "|top_de1|SPIMOSI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1385325659096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1385325659096 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1385325659096 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1385325659096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1385325659096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1385325659096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385325659113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 21:40:59 2013 " "Processing ended: Sun Nov 24 21:40:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385325659113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385325659113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385325659113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385325659113 ""}
