5 17 1fd81 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (slist3.3.vcd) 2 -o (slist3.3.cdd) 2 -v (slist3.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 slist3.3.v 1 26 1 
2 1 0 0 0 0 1 1 1004 0 0 32 1 b
2 2 0 0 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 1 1004 0 0 64 37 foo.mem1
2 4 0 0 0 0 1 29 1000 3 0 64 22 0 0.000000
2 5 0 0 0 0 1 1 1004 0 0 64 37 foo.mem0
2 6 0 0 0 0 1 29 1000 5 0 64 22 0 0.000000
2 7 0 0 0 0 1 2b 1000 4 6 1 18 0 1 0 0 0 0
2 8 0 0 0 0 2 2b 1008 2 7 1 18 0 1 0 0 0 0
2 9 6 6 6 70008 3 45 100a 8 0 1 18 0 1 0 0 0 0
2 10 7 7 7 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 3 107000b 1 0 1 0 2 17 0 3 0 1 0 0
1 b 2 4 7000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 9 1 10 0 9
4 10 6 9 0 9
3 1 main.foo "main.foo" 0 slist3.3.v 7 14 1 
2 11 9 9 9 8000b 1 0 21004 0 0 2 16 0 0
2 12 9 9 9 40004 0 1 1410 0 0 2 1 a
2 13 9 9 9 4000b 1 37 16 11 12
2 14 10 10 10 b000f 1 0 21008 0 0 2 16 1 0
2 15 10 10 10 40007 0 1 1410 0 0 64 37 mem0
2 16 10 10 10 4000f 1 37 1a 14 15
2 17 11 11 11 b000f 1 0 21008 0 0 2 16 2 0
2 18 11 11 11 40007 0 1 1410 0 0 64 37 mem1
2 19 11 11 11 4000f 1 37 1a 17 18
2 20 12 12 12 50005 1 0 1008 0 0 32 48 5 0
2 21 12 12 12 40005 2 2c 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 13 13 13 130016 1 1 1004 0 0 64 37 mem0
2 23 13 13 13 c000f 1 1 1004 0 0 64 37 mem1
2 24 13 13 13 8000f 1 1a 1004 22 23 64 22 0 1.000000
2 25 13 13 13 80008 1 1 1004 0 0 32 1 b
2 26 13 13 13 80016 1 19 1004 24 25 64 22 0 1.000000
2 27 13 13 13 40004 0 1 1410 0 0 2 1 a
2 28 13 13 13 40016 1 37 16 26 27
1 mem0 3 8 1110009 1 0 63 0 64 53 0 1.000000
1 mem1 4 8 111000f 1 0 63 0 64 53 0 2.000000
4 13 11 16 16 13
4 16 0 19 19 13
4 19 0 21 21 13
4 21 0 28 0 13
4 28 0 0 0 13
3 1 main.u$0 "main.u$0" 0 slist3.3.v 16 24 1 
