Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_9P6_50MHZ.vhd in
Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_BYTE_CHECK.vhd in
Library work.
Entity <CTRL_BYTE_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_TELEGRAM_CHECK.vhd
in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Found 20-bit adder for signal <$n0074> created at line 684.
    Found 16-bit adder for signal <$n0075> created at line 684.
    Found 16-bit comparator equal for signal <$n0086> created at line 885.
    Found 16-bit comparator equal for signal <$n0088> created at line 921.
    Found 16-bit comparator equal for signal <$n0090> created at line 957.
    Found 16-bit comparator equal for signal <$n0092> created at line 993.
    Found 16-bit comparator equal for signal <$n0094> created at line 1029.
    Found 16-bit comparator equal for signal <$n0096> created at line 1065.
    Found 16-bit comparator equal for signal <$n0098> created at line 1101.
    Found 16-bit comparator equal for signal <$n0100> created at line 1137.
    Found 16-bit comparator equal for signal <$n0102> created at line 1173.
    Found 20-bit comparator equal for signal <$n0174> created at line 722.
    Found 16-bit comparator equal for signal <$n0177> created at line 796.
    Found 16-bit comparator equal for signal <$n0180> created at line 1209.
    Found 16-bit comparator equal for signal <$n0182> created at line 1281.
    Found 16-bit comparator equal for signal <$n0185> created at line 1353.
    Found 8-bit adder for signal <$n0190> created at line 381.
    Found 1-bit xor9 for signal <$n0215> created at line 1419.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred 117 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 19
 5-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     174  out of   1920     9%  
 Number of Slice Flip Flops:           129  out of   3840     3%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 40  out of    173    23%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 128   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.162ns
   Maximum combinational path delay: 12.499ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_BYTE_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_byte_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_byte_check> (Architecture <behavioral>).
Entity <ctrl_byte_check> analyzed. Unit <ctrl_byte_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_byte_check>.
    Related source file is g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_BYTE_CHECK.vhd.
    Found 8-bit adder for signal <$n0011> created at line 149.
    Found 1-bit register for signal <BYTE_CMPLT_S>.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 1-bit register for signal <NEXT_BYTE_S>.
    Found 1-bit register for signal <PARITY_OK_S>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_byte_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 7
 8-bit register                    : 2
 2-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_byte_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_byte_check, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      19  out of   1920     0%  
 Number of Slice Flip Flops:            23  out of   3840     0%  
 Number of 4 input LUTs:                32  out of   3840     0%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 20    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.366ns (Maximum Frequency: 119.531MHz)
   Minimum input arrival time before clock: 4.117ns
   Maximum output required time after clock: 7.187ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is g:/profibus/profi_9p6_50mhz_rec_byte/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0065> created at line 413.
    Found 8-bit comparator equal for signal <$n0067> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 11
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      80  out of   1920     4%  
 Number of Slice Flip Flops:            79  out of   3840     2%  
 Number of 4 input LUTs:               148  out of   3840     3%  
 Number of bonded IOBs:                 49  out of    173    28%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 62    |
CLK_IO                             | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.559ns (Maximum Frequency: 86.513MHz)
   Minimum input arrival time before clock: 4.955ns
   Maximum output required time after clock: 12.600ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd Line 39. parse error, unexpected END, expecting IDENTIFIER
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:1780 - Signal <STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0053> created at line 413.
    Found 8-bit comparator equal for signal <$n0054> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 11
 8-bit register                    : 8
 1-bit register                    : 1
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      72  out of   1920     3%  
 Number of Slice Flip Flops:            93  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 17    |
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 5.279ns
   Maximum output required time after clock: 13.234ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0053> created at line 413.
    Found 8-bit comparator equal for signal <$n0054> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 11
 8-bit register                    : 8
 1-bit register                    : 1
 14-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      72  out of   1920     3%  
 Number of Slice Flip Flops:            93  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 17    |
CLK                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.945ns (Maximum Frequency: 100.553MHz)
   Minimum input arrival time before clock: 5.279ns
   Maximum output required time after clock: 13.234ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd
in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting __projnav/tb.rsp
deleting ctrl_9p6_50mhz_vhdl.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting ctrl_byte_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_byte_check.lso
deleting ctrl_byte_check.syr
deleting ctrl_byte_check.prj
deleting ctrl_byte_check.sprj
deleting ctrl_byte_check.ana
deleting ctrl_byte_check.stx
deleting ctrl_byte_check.cmd_log
deleting ctrl_byte_check.ngc
deleting ctrl_byte_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_byte_check.prj
deleting ctrl_byte_check.prj
deleting __projnav/ctrl_byte_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE.gfl
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:164 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 38. parse error, unexpected END, expecting IDENTIFIER
WARNING:HDLParsers:3465 - Library as no units. Did not save reference file xst/work/hdllib.ref for it.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1492. Undefined symbol 'CHOSE_VALUE'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1492. CHOSE_VALUE: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1492. No sensitivity list and no wait in the process
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
WARNING:HDLParsers:1406 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1492. No sensitivity list and no wait in the process
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
ERROR:Xst:849 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd line 1492: No sensitivity list and no wait in the process.
--> 

Total memory usage is 53992 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 684.
    Found 16-bit adder for signal <$n0067> created at line 684.
    Found 8-bit adder for signal <$n0140> created at line 381.
    Found 1-bit xor9 for signal <$n0157> created at line 1419.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     132  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               196  out of   3840     5%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 5.368ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1513. Undefined symbol 'short_CNTS30'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1513. short_CNTS30: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1514. Undefined symbol 'short_CNTT01'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1514. short_CNTT01: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1515. Undefined symbol 'short_CNTT02'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1515. short_CNTT02: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1516. Undefined symbol 'short_CNTT03'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1516. short_CNTT03: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1517. Undefined symbol 'short_CNTT04'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1517. short_CNTT04: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1518. Undefined symbol 'short_CNTT05'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1518. short_CNTT05: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1519. Undefined symbol 'short_CNTT06'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1519. short_CNTT06: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1520. Undefined symbol 'short_CNTT07'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1520. short_CNTT07: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1521. Undefined symbol 'short_CNTT08'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1521. short_CNTT08: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1522. Undefined symbol 'short_CNTT09'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1522. short_CNTT09: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1523. Undefined symbol 'short_CNTT10'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1523. short_CNTT10: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1524. Undefined symbol 'short_CNTT11'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1524. short_CNTT11: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1525. Undefined symbol 'short_CNTT12'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1525. short_CNTT12: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1526. Undefined symbol 'short_CNTT13'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1526. short_CNTT13: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 684.
    Found 16-bit adder for signal <$n0067> created at line 684.
    Found 16-bit comparator equal for signal <$n0077> created at line 885.
    Found 16-bit comparator equal for signal <$n0078> created at line 921.
    Found 16-bit comparator equal for signal <$n0079> created at line 957.
    Found 16-bit comparator equal for signal <$n0080> created at line 993.
    Found 16-bit comparator equal for signal <$n0081> created at line 1029.
    Found 16-bit comparator equal for signal <$n0082> created at line 1065.
    Found 16-bit comparator equal for signal <$n0083> created at line 1101.
    Found 16-bit comparator equal for signal <$n0084> created at line 1137.
    Found 16-bit comparator equal for signal <$n0085> created at line 1173.
    Found 20-bit comparator equal for signal <$n0136> created at line 722.
    Found 16-bit comparator equal for signal <$n0137> created at line 796.
    Found 16-bit comparator equal for signal <$n0138> created at line 1209.
    Found 16-bit comparator equal for signal <$n0139> created at line 1281.
    Found 16-bit comparator equal for signal <$n0140> created at line 1353.
    Found 8-bit adder for signal <$n0141> created at line 381.
    Found 1-bit xor9 for signal <$n0158> created at line 1419.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     170  out of   1920     8%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               239  out of   3840     6%  
 Number of bonded IOBs:                 22  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.537ns (Maximum Frequency: 86.678MHz)
   Minimum input arrival time before clock: 7.106ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:164 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 32. parse error, unexpected IDENTIFIER, expecting END
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Found 20-bit adder for signal <$n0074> created at line 684.
    Found 16-bit adder for signal <$n0075> created at line 684.
    Found 16-bit comparator equal for signal <$n0086> created at line 885.
    Found 16-bit comparator equal for signal <$n0088> created at line 921.
    Found 16-bit comparator equal for signal <$n0090> created at line 957.
    Found 16-bit comparator equal for signal <$n0092> created at line 993.
    Found 16-bit comparator equal for signal <$n0094> created at line 1029.
    Found 16-bit comparator equal for signal <$n0096> created at line 1065.
    Found 16-bit comparator equal for signal <$n0098> created at line 1101.
    Found 16-bit comparator equal for signal <$n0100> created at line 1137.
    Found 16-bit comparator equal for signal <$n0102> created at line 1173.
    Found 20-bit comparator equal for signal <$n0174> created at line 722.
    Found 16-bit comparator equal for signal <$n0177> created at line 796.
    Found 16-bit comparator equal for signal <$n0180> created at line 1209.
    Found 16-bit comparator equal for signal <$n0182> created at line 1281.
    Found 16-bit comparator equal for signal <$n0185> created at line 1353.
    Found 8-bit adder for signal <$n0190> created at line 381.
    Found 1-bit xor9 for signal <$n0215> created at line 1419.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred 117 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 19
 5-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     174  out of   1920     9%  
 Number of Slice Flip Flops:           129  out of   3840     3%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 40  out of    173    23%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 128   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.162ns
   Maximum combinational path delay: 12.499ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in
Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Found 20-bit adder for signal <$n0074> created at line 684.
    Found 16-bit adder for signal <$n0075> created at line 684.
    Found 16-bit comparator equal for signal <$n0086> created at line 885.
    Found 16-bit comparator equal for signal <$n0088> created at line 921.
    Found 16-bit comparator equal for signal <$n0090> created at line 957.
    Found 16-bit comparator equal for signal <$n0092> created at line 993.
    Found 16-bit comparator equal for signal <$n0094> created at line 1029.
    Found 16-bit comparator equal for signal <$n0096> created at line 1065.
    Found 16-bit comparator equal for signal <$n0098> created at line 1101.
    Found 16-bit comparator equal for signal <$n0100> created at line 1137.
    Found 16-bit comparator equal for signal <$n0102> created at line 1173.
    Found 20-bit comparator equal for signal <$n0174> created at line 722.
    Found 16-bit comparator equal for signal <$n0177> created at line 796.
    Found 16-bit comparator equal for signal <$n0180> created at line 1209.
    Found 16-bit comparator equal for signal <$n0182> created at line 1281.
    Found 16-bit comparator equal for signal <$n0185> created at line 1353.
    Found 8-bit adder for signal <$n0190> created at line 381.
    Found 1-bit xor9 for signal <$n0215> created at line 1419.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred 117 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 19
 5-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     174  out of   1920     9%  
 Number of Slice Flip Flops:           129  out of   3840     3%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 40  out of    173    23%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 128   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.162ns
   Maximum combinational path delay: 12.499ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in
Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3.03i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf in Library work.
ERROR:HDLParsers:856 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf Line 92. No default value for unconnected port <NEXT_TELEGRAM>.
--> 

Total memory usage is 48872 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf in Library work.
Entity <profi_9p6_50mhz_rec_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <profi_9p6_50mhz_rec_byte> (Architecture <BEHAVIORAL>).
Entity <profi_9p6_50mhz_rec_byte> analyzed. Unit <profi_9p6_50mhz_rec_byte> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Found 20-bit adder for signal <$n0074> created at line 684.
    Found 16-bit adder for signal <$n0075> created at line 684.
    Found 16-bit comparator equal for signal <$n0086> created at line 885.
    Found 16-bit comparator equal for signal <$n0088> created at line 921.
    Found 16-bit comparator equal for signal <$n0090> created at line 957.
    Found 16-bit comparator equal for signal <$n0092> created at line 993.
    Found 16-bit comparator equal for signal <$n0094> created at line 1029.
    Found 16-bit comparator equal for signal <$n0096> created at line 1065.
    Found 16-bit comparator equal for signal <$n0098> created at line 1101.
    Found 16-bit comparator equal for signal <$n0100> created at line 1137.
    Found 16-bit comparator equal for signal <$n0102> created at line 1173.
    Found 20-bit comparator equal for signal <$n0174> created at line 722.
    Found 16-bit comparator equal for signal <$n0177> created at line 796.
    Found 16-bit comparator equal for signal <$n0180> created at line 1209.
    Found 16-bit comparator equal for signal <$n0182> created at line 1281.
    Found 16-bit comparator equal for signal <$n0185> created at line 1353.
    Found 8-bit adder for signal <$n0190> created at line 381.
    Found 1-bit xor9 for signal <$n0215> created at line 1419.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred 117 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0053> created at line 413.
    Found 8-bit comparator equal for signal <$n0054> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <profi_9p6_50mhz_rec_byte>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf.
Unit <profi_9p6_50mhz_rec_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 8-bit adder                       : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 40
 8-bit register                    : 10
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 20
 5-bit register                    : 2
 14-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 16
 8-bit comparator equal            : 2
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <profi_9p6_50mhz_rec_byte> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block profi_9p6_50mhz_rec_byte, actual ratio is 13.
FlipFlop XLXI_4_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_4_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_4_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_4_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_4_SV_4 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     247  out of   1920    12%  
 Number of Slice Flip Flops:           222  out of   3840     5%  
 Number of 4 input LUTs:               401  out of   3840    10%  
 Number of bonded IOBs:                 54  out of    173    31%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_CKL_IO                         | BUFGP                  | 222   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 12.298ns
   Maximum combinational path delay: 12.499ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting __projnav/tb.rsp
deleting ctrl_9p6_50mhz_vhdl.spl
deleting __projnav/vhd2spl.err
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting __projnav/tb.rsp
deleting ctrl_9p6_50mhz_vhdl.spl
deleting __projnav/vhd2spl.err
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting profi_9p6_50mhz_rec_byte.vhf
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.lso
deleting profi_9p6_50mhz_rec_byte.syr
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.sprj
deleting profi_9p6_50mhz_rec_byte.ana
deleting profi_9p6_50mhz_rec_byte.stx
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting profi_9p6_50mhz_rec_byte.vhf
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.lso
deleting profi_9p6_50mhz_rec_byte.syr
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.sprj
deleting profi_9p6_50mhz_rec_byte.ana
deleting profi_9p6_50mhz_rec_byte.stx
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting profi_9p6_50mhz_rec_byte.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting profi_9p6_50mhz_rec_byte.ngr
deleting profi_9p6_50mhz_rec_byte.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.prj
deleting __projnav/profi_9p6_50mhz_rec_byte.xst
deleting ./xst
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.prj
deleting __projnav/profi_9p6_50mhz_rec_byte.xst
deleting ./xst
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE.gfl
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTS30' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT01' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT02' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT03' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT04' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT05' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT06' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT07' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT08' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT09' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT10' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT11' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT12' is not a signal name.
ERROR:HDLParsers:3267 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 641. Constant 'CNTT13' is not a signal name.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 643.
    Found 16-bit adder for signal <$n0067> created at line 643.
    Found 8-bit adder for signal <$n0140> created at line 340.
    Found 1-bit xor9 for signal <$n0157> created at line 1378.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     132  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               196  out of   3840     5%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 5.368ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE.gfl
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 643.
    Found 16-bit adder for signal <$n0067> created at line 643.
    Found 8-bit adder for signal <$n0140> created at line 340.
    Found 1-bit xor9 for signal <$n0157> created at line 1378.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     132  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               196  out of   3840     5%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 5.368ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE.gfl
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 644.
    Found 16-bit adder for signal <$n0067> created at line 644.
    Found 8-bit adder for signal <$n0140> created at line 341.
    Found 1-bit xor9 for signal <$n0157> created at line 1379.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 16-bit register                   : 2
 20-bit register                   : 4
 8-bit register                    : 2
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     132  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               196  out of   3840     5%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 5.376ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_L> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <COUNT_S> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Using one-hot encoding for signal <COUNT_S>.
    Using one-hot encoding for signal <COUNT_L>.
    Found 1-bit xor9 for signal <$n0139> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 3-bit register for signal <COUNT_L>.
    Found 3-bit register for signal <COUNT_L_M>.
    Found 15-bit register for signal <COUNT_S>.
    Found 15-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 27
 1-bit register                    : 19
 15-bit register                   : 2
 3-bit register                    : 4
 20-bit register                   : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <COUNT_S_M_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_L_M_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <COUNT_S>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <COUNT_S>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <COUNT_L>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <COUNT_L>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_S_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_L_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

ERROR:Xst:528 - Multi-source in Unit <ctrl_9p6_50mhz_vhdl> on signal <n_COUNT_S<2>>
Sources are: 
   Signal <COUNT_L<2>> in Unit <ctrl_9p6_50mhz_vhdl> is assigned to GND
ERROR:Xst:415 - Synthesis failed
CPU : 2.06 / 2.61 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 56104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <BYTE_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 647.
    Found 16-bit adder for signal <$n0067> created at line 647.
    Found 1-bit xor9 for signal <$n0156> created at line 1382.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 27
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           135  out of   3840     3%  
 Number of 4 input LUTs:               179  out of   3840     4%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 134   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 5.360ns
   Maximum output required time after clock: 7.600ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_L> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <COUNT_S> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Using one-hot encoding for signal <COUNT_S>.
    Using one-hot encoding for signal <COUNT_L>.
    Found 1-bit xor9 for signal <$n0139> created at line 1383.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 3-bit register for signal <COUNT_L>.
    Found 3-bit register for signal <COUNT_L_M>.
    Found 15-bit register for signal <COUNT_S>.
    Found 15-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 27
 15-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 19
 20-bit register                   : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <COUNT_S_M_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_L_M_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_M_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_L_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <COUNT_S_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_S_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <COUNT_L_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

ERROR:Xst:528 - Multi-source in Unit <ctrl_9p6_50mhz_vhdl> on signal <n_COUNT_S<2>>
Sources are: 
   Signal <COUNT_S<13>> in Unit <ctrl_9p6_50mhz_vhdl> is assigned to GND
ERROR:Xst:415 - Synthesis failed
CPU : 2.50 / 3.08 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 56040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <BYTE_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0066> created at line 648.
    Found 16-bit adder for signal <$n0067> created at line 648.
    Found 1-bit xor9 for signal <$n0156> created at line 1383.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 27
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     116  out of   1920     6%  
 Number of Slice Flip Flops:           135  out of   3840     3%  
 Number of 4 input LUTs:               178  out of   3840     4%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 134   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 5.395ns
   Maximum output required time after clock: 7.600ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0065> created at line 649.
    Found 16-bit adder for signal <$n0066> created at line 649.
    Found 8-bit adder for signal <$n0139> created at line 346.
    Found 1-bit xor9 for signal <$n0156> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 4
 1-bit register                    : 19
 3-bit register                    : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     132  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               194  out of   3840     5%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 4.137ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1226. Undefined symbol 'ST_CTRL_05'.
ERROR:HDLParsers:1209 - G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd Line 1226. ST_CTRL_05: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0065> created at line 649.
    Found 16-bit adder for signal <$n0066> created at line 649.
    Found 8-bit adder for signal <$n0139> created at line 346.
    Found 1-bit xor9 for signal <$n0155> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 19
 3-bit register                    : 2
 19-bit register                   : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     129  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 4.137ns
   Maximum output required time after clock: 7.997ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0065> created at line 649.
    Found 16-bit adder for signal <$n0066> created at line 649.
    Found 8-bit adder for signal <$n0139> created at line 346.
    Found 1-bit xor9 for signal <$n0155> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 29
 8-bit register                    : 2
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 19
 3-bit register                    : 2
 19-bit register                   : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     129  out of   1920     6%  
 Number of Slice Flip Flops:           151  out of   3840     3%  
 Number of 4 input LUTs:               188  out of   3840     4%  
 Number of bonded IOBs:                 21  out of    173    12%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 150   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.650ns (Maximum Frequency: 93.897MHz)
   Minimum input arrival time before clock: 4.137ns
   Maximum output required time after clock: 7.997ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in
Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting __projnav/tb.rsp
deleting ctrl_9p6_50mhz_vhdl.spl
deleting __projnav/vhd2spl.err
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE.gfl
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf in Library work.
Entity <profi_9p6_50mhz_rec_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <profi_9p6_50mhz_rec_byte> (Architecture <BEHAVIORAL>).
Entity <profi_9p6_50mhz_rec_byte> analyzed. Unit <profi_9p6_50mhz_rec_byte> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0065> created at line 649.
    Found 16-bit adder for signal <$n0066> created at line 649.
    Found 8-bit adder for signal <$n0139> created at line 346.
    Found 1-bit xor9 for signal <$n0155> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0053> created at line 413.
    Found 8-bit comparator equal for signal <$n0054> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <profi_9p6_50mhz_rec_byte>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf.
Unit <profi_9p6_50mhz_rec_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 8-bit adder                       : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 40
 8-bit register                    : 10
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 20
 14-bit register                   : 2
 3-bit register                    : 2
 19-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <profi_9p6_50mhz_rec_byte> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block profi_9p6_50mhz_rec_byte, actual ratio is 11.
FlipFlop XLXI_4_InAB_S has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop XLXI_4_InAB_S connected to a primary input has been replicated

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     204  out of   1920    10%  
 Number of Slice Flip Flops:           245  out of   3840     6%  
 Number of 4 input LUTs:               299  out of   3840     7%  
 Number of bonded IOBs:                 35  out of    173    20%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_CKL_IO                         | BUFGP                  | 245   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.816ns (Maximum Frequency: 92.456MHz)
   Minimum input arrival time before clock: 5.369ns
   Maximum output required time after clock: 12.298ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf in Library work.
Entity <profi_9p6_50mhz_rec_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <profi_9p6_50mhz_rec_byte> (Architecture <behavioral>).
Entity <profi_9p6_50mhz_rec_byte> analyzed. Unit <profi_9p6_50mhz_rec_byte> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0065> created at line 649.
    Found 16-bit adder for signal <$n0066> created at line 649.
    Found 8-bit adder for signal <$n0139> created at line 346.
    Found 1-bit xor9 for signal <$n0155> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0053> created at line 413.
    Found 8-bit comparator equal for signal <$n0054> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <profi_9p6_50mhz_rec_byte>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf.
Unit <profi_9p6_50mhz_rec_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 8-bit adder                       : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 40
 8-bit register                    : 10
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 20
 14-bit register                   : 2
 3-bit register                    : 2
 19-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <profi_9p6_50mhz_rec_byte> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block profi_9p6_50mhz_rec_byte, actual ratio is 11.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     201  out of   1920    10%  
 Number of Slice Flip Flops:           244  out of   3840     6%  
 Number of 4 input LUTs:               295  out of   3840     7%  
 Number of bonded IOBs:                 35  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 18    |
CLK                                | BUFGP                  | 226   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.163ns (Maximum Frequency: 89.582MHz)
   Minimum input arrival time before clock: 5.369ns
   Maximum output required time after clock: 13.264ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.
Compiling vhdl file G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf in Library work.
Entity <profi_9p6_50mhz_rec_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <profi_9p6_50mhz_rec_byte> (Architecture <behavioral>).
Entity <profi_9p6_50mhz_rec_byte> analyzed. Unit <profi_9p6_50mhz_rec_byte> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BYTE_CHECK>.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0065> created at line 649.
    Found 16-bit adder for signal <$n0066> created at line 649.
    Found 8-bit adder for signal <$n0139> created at line 346.
    Found 1-bit xor9 for signal <$n0155> created at line 1384.
    Found 8-bit register for signal <BYTE_COUNT>.
    Found 8-bit register for signal <BYTE_COUNT_M>.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 3-bit register for signal <SV_BYTE_CHECK>.
    Found 3-bit register for signal <SV_BYTE_CHECK_M>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/CTRL_TELEGRAM_CHECK.vhd.
    Using one-hot encoding for signal <SV>.
    Found 8-bit adder for signal <$n0044> created at line 147.
    Found 8-bit comparator equal for signal <$n0053> created at line 413.
    Found 8-bit comparator equal for signal <$n0054> created at line 435.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 1-bit register for signal <NEXT_TELEGRAM_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <profi_9p6_50mhz_rec_byte>.
    Related source file is G:/Profibus/PROFI_9P6_50MHZ_REC_BYTE/PROFI_9P6_50MHZ_REC_BYTE.vhf.
Unit <profi_9p6_50mhz_rec_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 8-bit adder                       : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 40
 8-bit register                    : 10
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 20
 14-bit register                   : 2
 3-bit register                    : 2
 19-bit register                   : 2
# Comparators                      : 2
 8-bit comparator equal            : 2
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3.03i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting profi_9p6_50mhz_rec_byte.vhf
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.lso
deleting profi_9p6_50mhz_rec_byte.syr
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.sprj
deleting profi_9p6_50mhz_rec_byte.ana
deleting profi_9p6_50mhz_rec_byte.stx
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.ngc
deleting profi_9p6_50mhz_rec_byte.ngr
deleting profi_9p6_50mhz_rec_byte.ngr
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_jhdparse_tcl.rsp
deleting profi_9p6_50mhz_rec_byte.vhf
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.lso
deleting profi_9p6_50mhz_rec_byte.syr
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.sprj
deleting profi_9p6_50mhz_rec_byte.ana
deleting profi_9p6_50mhz_rec_byte.stx
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.ngc
deleting profi_9p6_50mhz_rec_byte.ngr
deleting profi_9p6_50mhz_rec_byte.vhf
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.lso
deleting profi_9p6_50mhz_rec_byte.syr
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.sprj
deleting profi_9p6_50mhz_rec_byte.ana
deleting profi_9p6_50mhz_rec_byte.stx
deleting profi_9p6_50mhz_rec_byte.cmd_log
deleting profi_9p6_50mhz_rec_byte.ngc
deleting profi_9p6_50mhz_rec_byte.ngr
deleting profi_9p6_50mhz_rec_byte.ngr
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.prj
deleting __projnav/profi_9p6_50mhz_rec_byte.xst
deleting ./xst
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.prj
deleting __projnav/profi_9p6_50mhz_rec_byte.xst
deleting ./xst
deleting profi_9p6_50mhz_rec_byte.prj
deleting profi_9p6_50mhz_rec_byte.prj
deleting __projnav/profi_9p6_50mhz_rec_byte.xst
deleting ./xst
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE.gfl
deleting __projnav/PROFI_9P6_50MHZ_REC_BYTE_flowplus.gfl
Finished cleaning up project

