{"vcs1":{"timestamp_begin":1747989968.963657516, "rt":6.95, "ut":7.08, "st":0.27}}
{"vcselab":{"timestamp_begin":1747989975.969281017, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747989976.199735641, "rt":0.66, "ut":0.55, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747989968.591109630}
{"VCS_COMP_START_TIME": 1747989968.591109630}
{"VCS_COMP_END_TIME": 1747989976.953446068}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 456412}}
{"vcselab": {"peak_mem": 161904}}
