{
    "srcs": [
        "third_party/vexriscv-verilog/VexRiscv_Linux.v",
        "src/baselitex/baselitex_arty.v"
    ],
    "top": "top",
    "name": "baselitex",
    "data": [
        "src/baselitex/mem.init",
        "src/baselitex/mem_1.init",
        "src/baselitex/mem_2.init"
    ],
    "clocks": {
        "clk100": 10.0
    },
    "vendors": {
        "xilinx": ["arty-a35t", "arty-a100t"]
    },
    "required_toolchains": ["vivado", "yosys-vivado", "nextpnr-xilinx", "vpr", "vpr-fasm2bels"]
}
