
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a2  00800200  00000dfe  00000e92  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000dfe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  008002a2  008002a2  00000f34  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f34  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000220  00000000  00000000  00000f90  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016c1  00000000  00000000  000011b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c63  00000000  00000000  00002871  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001120  00000000  00000000  000034d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004f0  00000000  00000000  000045f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000577  00000000  00000000  00004ae4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b58  00000000  00000000  0000505b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001c0  00000000  00000000  00005bb3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	cd c1       	rjmp	.+922    	; 0x438 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	37 02       	muls	r19, r23
  e6:	89 02       	muls	r24, r25
  e8:	89 02       	muls	r24, r25
  ea:	89 02       	muls	r24, r25
  ec:	89 02       	muls	r24, r25
  ee:	89 02       	muls	r24, r25
  f0:	89 02       	muls	r24, r25
  f2:	89 02       	muls	r24, r25
  f4:	37 02       	muls	r19, r23
  f6:	89 02       	muls	r24, r25
  f8:	89 02       	muls	r24, r25
  fa:	89 02       	muls	r24, r25
  fc:	89 02       	muls	r24, r25
  fe:	89 02       	muls	r24, r25
 100:	89 02       	muls	r24, r25
 102:	89 02       	muls	r24, r25
 104:	39 02       	muls	r19, r25
 106:	89 02       	muls	r24, r25
 108:	89 02       	muls	r24, r25
 10a:	89 02       	muls	r24, r25
 10c:	89 02       	muls	r24, r25
 10e:	89 02       	muls	r24, r25
 110:	89 02       	muls	r24, r25
 112:	89 02       	muls	r24, r25
 114:	89 02       	muls	r24, r25
 116:	89 02       	muls	r24, r25
 118:	89 02       	muls	r24, r25
 11a:	89 02       	muls	r24, r25
 11c:	89 02       	muls	r24, r25
 11e:	89 02       	muls	r24, r25
 120:	89 02       	muls	r24, r25
 122:	89 02       	muls	r24, r25
 124:	39 02       	muls	r19, r25
 126:	89 02       	muls	r24, r25
 128:	89 02       	muls	r24, r25
 12a:	89 02       	muls	r24, r25
 12c:	89 02       	muls	r24, r25
 12e:	89 02       	muls	r24, r25
 130:	89 02       	muls	r24, r25
 132:	89 02       	muls	r24, r25
 134:	89 02       	muls	r24, r25
 136:	89 02       	muls	r24, r25
 138:	89 02       	muls	r24, r25
 13a:	89 02       	muls	r24, r25
 13c:	89 02       	muls	r24, r25
 13e:	89 02       	muls	r24, r25
 140:	89 02       	muls	r24, r25
 142:	89 02       	muls	r24, r25
 144:	85 02       	muls	r24, r21
 146:	89 02       	muls	r24, r25
 148:	89 02       	muls	r24, r25
 14a:	89 02       	muls	r24, r25
 14c:	89 02       	muls	r24, r25
 14e:	89 02       	muls	r24, r25
 150:	89 02       	muls	r24, r25
 152:	89 02       	muls	r24, r25
 154:	62 02       	muls	r22, r18
 156:	89 02       	muls	r24, r25
 158:	89 02       	muls	r24, r25
 15a:	89 02       	muls	r24, r25
 15c:	89 02       	muls	r24, r25
 15e:	89 02       	muls	r24, r25
 160:	89 02       	muls	r24, r25
 162:	89 02       	muls	r24, r25
 164:	89 02       	muls	r24, r25
 166:	89 02       	muls	r24, r25
 168:	89 02       	muls	r24, r25
 16a:	89 02       	muls	r24, r25
 16c:	89 02       	muls	r24, r25
 16e:	89 02       	muls	r24, r25
 170:	89 02       	muls	r24, r25
 172:	89 02       	muls	r24, r25
 174:	56 02       	muls	r21, r22
 176:	89 02       	muls	r24, r25
 178:	89 02       	muls	r24, r25
 17a:	89 02       	muls	r24, r25
 17c:	89 02       	muls	r24, r25
 17e:	89 02       	muls	r24, r25
 180:	89 02       	muls	r24, r25
 182:	89 02       	muls	r24, r25
 184:	74 02       	muls	r23, r20

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	ee ef       	ldi	r30, 0xFE	; 254
 19e:	fd e0       	ldi	r31, 0x0D	; 13
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a2 3a       	cpi	r26, 0xA2	; 162
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a2 ea       	ldi	r26, 0xA2	; 162
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a5 3b       	cpi	r26, 0xB5	; 181
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	d0 d0       	rcall	.+416    	; 0x362 <main>
 1c2:	1b c6       	rjmp	.+3126   	; 0xdfa <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <ADC_init>:
#include "define2.h"
#include "ADC_driver.h"

void ADC_init(void)
{
	ADMUX = (1 << REFS0);
 1c6:	80 e4       	ldi	r24, 0x40	; 64
 1c8:	80 93 7c 00 	sts	0x007C, r24
	ADCSRB = (1 << MUX5);
 1cc:	88 e0       	ldi	r24, 0x08	; 8
 1ce:	80 93 7b 00 	sts	0x007B, r24
	
	ADCSRA = (1 << ADEN);
 1d2:	80 e8       	ldi	r24, 0x80	; 128
 1d4:	80 93 7a 00 	sts	0x007A, r24
 1d8:	08 95       	ret

000001da <CAN_init>:

void CAN_init(void)
{
		/*SPI_MasterInit();
		SPI_SlaveInit();*/
		MCP_init();
 1da:	24 d0       	rcall	.+72     	; 0x224 <MCP_init>


		MCP_write(MCP_CANCTRL, MODE_CONFIG);		
 1dc:	60 e8       	ldi	r22, 0x80	; 128
 1de:	8f e0       	ldi	r24, 0x0F	; 15
 1e0:	26 d0       	rcall	.+76     	; 0x22e <MCP_write>

		/*MCP_write(MCP_CNF1, 0x20); // Write config 1
		MCP_write(MCP_CNF2, 0x92); // Write config 2
		MCP_write(MCP_CNF3, 0xC2); // Write config 3*/
		
		MCP_write(MCP_CANINTE, 0x03);	//
 1e2:	63 e0       	ldi	r22, 0x03	; 3
 1e4:	8b e2       	ldi	r24, 0x2B	; 43
 1e6:	23 d0       	rcall	.+70     	; 0x22e <MCP_write>
		MCP_write(MCP_CANINTF, 0x00);	//
 1e8:	60 e0       	ldi	r22, 0x00	; 0
 1ea:	8c e2       	ldi	r24, 0x2C	; 44
 1ec:	20 d0       	rcall	.+64     	; 0x22e <MCP_write>
		MCP_write(MCP_EFLG, 0x00);		//
 1ee:	60 e0       	ldi	r22, 0x00	; 0
 1f0:	8d e2       	ldi	r24, 0x2D	; 45
 1f2:	1d d0       	rcall	.+58     	; 0x22e <MCP_write>
		
		MCP_write(0x0C, 0x00);			 // Disable all interrupts
 1f4:	60 e0       	ldi	r22, 0x00	; 0
 1f6:	8c e0       	ldi	r24, 0x0C	; 12
 1f8:	1a d0       	rcall	.+52     	; 0x22e <MCP_write>
		MCP_write(0x0D, 0x00);			// Clear TXRTSCTRL
 1fa:	60 e0       	ldi	r22, 0x00	; 0
 1fc:	8d e0       	ldi	r24, 0x0D	; 13
 1fe:	17 d0       	rcall	.+46     	; 0x22e <MCP_write>
		
		
		MCP_write(MCP_RXB0CTRL, 0x60);		// Receive buffer 0 control (turn mask/filters off, receive any message) 
 200:	60 e6       	ldi	r22, 0x60	; 96
 202:	80 e6       	ldi	r24, 0x60	; 96
 204:	14 d0       	rcall	.+40     	; 0x22e <MCP_write>
		MCP_write(MCP_RXB1CTRL, 0x60);		// Receive buffer 1 control (turn mask/filters off, receive any message)
 206:	60 e6       	ldi	r22, 0x60	; 96
 208:	80 e7       	ldi	r24, 0x70	; 112
 20a:	11 d0       	rcall	.+34     	; 0x22e <MCP_write>

		//MCP_write(MCP_CANCTRL, 0x44);		// Enable can controller
		MCP_bit_mod(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
 20c:	40 e0       	ldi	r20, 0x00	; 0
 20e:	60 ee       	ldi	r22, 0xE0	; 224
 210:	8f e0       	ldi	r24, 0x0F	; 15
 212:	1c c0       	rjmp	.+56     	; 0x24c <MCP_bit_mod>
 214:	08 95       	ret

00000216 <MCP_reset>:
	char status = SPI_SlaveReceive();
	
	PORTB |= (1 << SS);
	
	return status;
}
 216:	2f 98       	cbi	0x05, 7	; 5
 218:	80 ec       	ldi	r24, 0xC0	; 192
 21a:	dd d0       	rcall	.+442    	; 0x3d6 <SPI_MasterTransmit>
 21c:	2f 9a       	sbi	0x05, 7	; 5
 21e:	80 e0       	ldi	r24, 0x00	; 0
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	08 95       	ret

00000224 <MCP_init>:
 224:	cf d0       	rcall	.+414    	; 0x3c4 <SPI_MasterInit>
 226:	f7 df       	rcall	.-18     	; 0x216 <MCP_reset>
 228:	80 e0       	ldi	r24, 0x00	; 0
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	08 95       	ret

0000022e <MCP_write>:
 22e:	cf 93       	push	r28
 230:	df 93       	push	r29
 232:	d8 2f       	mov	r29, r24
 234:	c6 2f       	mov	r28, r22
 236:	2f 98       	cbi	0x05, 7	; 5
 238:	82 e0       	ldi	r24, 0x02	; 2
 23a:	cd d0       	rcall	.+410    	; 0x3d6 <SPI_MasterTransmit>
 23c:	8d 2f       	mov	r24, r29
 23e:	cb d0       	rcall	.+406    	; 0x3d6 <SPI_MasterTransmit>
 240:	8c 2f       	mov	r24, r28
 242:	c9 d0       	rcall	.+402    	; 0x3d6 <SPI_MasterTransmit>
 244:	2f 9a       	sbi	0x05, 7	; 5
 246:	df 91       	pop	r29
 248:	cf 91       	pop	r28
 24a:	08 95       	ret

0000024c <MCP_bit_mod>:

void MCP_bit_mod(char address, char mask, char data)
{
 24c:	1f 93       	push	r17
 24e:	cf 93       	push	r28
 250:	df 93       	push	r29
 252:	18 2f       	mov	r17, r24
 254:	d6 2f       	mov	r29, r22
 256:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << SS);
 258:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_MasterTransmit(MCP_BITMOD);
 25a:	85 e0       	ldi	r24, 0x05	; 5
 25c:	bc d0       	rcall	.+376    	; 0x3d6 <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
 25e:	81 2f       	mov	r24, r17
 260:	ba d0       	rcall	.+372    	; 0x3d6 <SPI_MasterTransmit>
	SPI_MasterTransmit(mask);
 262:	8d 2f       	mov	r24, r29
 264:	b8 d0       	rcall	.+368    	; 0x3d6 <SPI_MasterTransmit>
	SPI_MasterTransmit(data);
 266:	8c 2f       	mov	r24, r28
 268:	b6 d0       	rcall	.+364    	; 0x3d6 <SPI_MasterTransmit>
	
	PORTB |= ~(1 << SS);
 26a:	85 b1       	in	r24, 0x05	; 5
 26c:	8f 67       	ori	r24, 0x7F	; 127
 26e:	85 b9       	out	0x05, r24	; 5
 270:	df 91       	pop	r29
 272:	cf 91       	pop	r28
 274:	1f 91       	pop	r17
 276:	08 95       	ret

00000278 <motor_disable>:

void motor_reset_encoder() {
	// Pulse !reset pin
	PORTH &= ~(1 << ENCODER_RST_PIN);
	_delay_us(10);
	PORTH |= (1 << ENCODER_RST_PIN);
 278:	e2 e0       	ldi	r30, 0x02	; 2
 27a:	f1 e0       	ldi	r31, 0x01	; 1
 27c:	80 81       	ld	r24, Z
 27e:	8f 7e       	andi	r24, 0xEF	; 239
 280:	80 83       	st	Z, r24
 282:	08 95       	ret

00000284 <motor_init>:
 284:	cf 93       	push	r28
 286:	df 93       	push	r29
 288:	c1 e0       	ldi	r28, 0x01	; 1
 28a:	d1 e0       	ldi	r29, 0x01	; 1
 28c:	88 81       	ld	r24, Y
 28e:	88 66       	ori	r24, 0x68	; 104
 290:	88 83       	st	Y, r24
 292:	e2 e0       	ldi	r30, 0x02	; 2
 294:	f1 e0       	ldi	r31, 0x01	; 1
 296:	80 81       	ld	r24, Z
 298:	80 66       	ori	r24, 0x60	; 96
 29a:	80 83       	st	Z, r24
 29c:	80 81       	ld	r24, Z
 29e:	87 7f       	andi	r24, 0xF7	; 247
 2a0:	80 83       	st	Z, r24
 2a2:	9e d0       	rcall	.+316    	; 0x3e0 <TWI_Master_Initialise>
 2a4:	88 81       	ld	r24, Y
 2a6:	82 61       	ori	r24, 0x12	; 18
 2a8:	88 83       	st	Y, r24
 2aa:	e6 df       	rcall	.-52     	; 0x278 <motor_disable>
 2ac:	df 91       	pop	r29
 2ae:	cf 91       	pop	r28
 2b0:	08 95       	ret

000002b2 <motor_enable>:
 2b2:	e2 e0       	ldi	r30, 0x02	; 2
 2b4:	f1 e0       	ldi	r31, 0x01	; 1
 2b6:	80 81       	ld	r24, Z
 2b8:	80 61       	ori	r24, 0x10	; 16
 2ba:	80 83       	st	Z, r24
 2bc:	08 95       	ret

000002be <motor_set>:
 2be:	cf 93       	push	r28
 2c0:	df 93       	push	r29
 2c2:	cd b7       	in	r28, 0x3d	; 61
 2c4:	de b7       	in	r29, 0x3e	; 62
 2c6:	29 97       	sbiw	r28, 0x09	; 9
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	f8 94       	cli
 2cc:	de bf       	out	0x3e, r29	; 62
 2ce:	0f be       	out	0x3f, r0	; 63
 2d0:	cd bf       	out	0x3d, r28	; 61
 2d2:	61 30       	cpi	r22, 0x01	; 1
 2d4:	31 f4       	brne	.+12     	; 0x2e2 <motor_set+0x24>
 2d6:	e2 e0       	ldi	r30, 0x02	; 2
 2d8:	f1 e0       	ldi	r31, 0x01	; 1
 2da:	90 81       	ld	r25, Z
 2dc:	92 60       	ori	r25, 0x02	; 2
 2de:	90 83       	st	Z, r25
 2e0:	05 c0       	rjmp	.+10     	; 0x2ec <motor_set+0x2e>
 2e2:	e2 e0       	ldi	r30, 0x02	; 2
 2e4:	f1 e0       	ldi	r31, 0x01	; 1
 2e6:	90 81       	ld	r25, Z
 2e8:	9d 7f       	andi	r25, 0xFD	; 253
 2ea:	90 83       	st	Z, r25
 2ec:	90 e5       	ldi	r25, 0x50	; 80
 2ee:	99 83       	std	Y+1, r25	; 0x01
 2f0:	1a 82       	std	Y+2, r1	; 0x02
 2f2:	8b 83       	std	Y+3, r24	; 0x03
 2f4:	81 e0       	ldi	r24, 0x01	; 1
 2f6:	8c 83       	std	Y+4, r24	; 0x04
 2f8:	1d 82       	std	Y+5, r1	; 0x05
 2fa:	82 e0       	ldi	r24, 0x02	; 2
 2fc:	8e 83       	std	Y+6, r24	; 0x06
 2fe:	1f 82       	std	Y+7, r1	; 0x07
 300:	83 e0       	ldi	r24, 0x03	; 3
 302:	88 87       	std	Y+8, r24	; 0x08
 304:	19 86       	std	Y+9, r1	; 0x09
 306:	69 e0       	ldi	r22, 0x09	; 9
 308:	ce 01       	movw	r24, r28
 30a:	01 96       	adiw	r24, 0x01	; 1
 30c:	73 d0       	rcall	.+230    	; 0x3f4 <TWI_Start_Transceiver_With_Data>
 30e:	29 96       	adiw	r28, 0x09	; 9
 310:	0f b6       	in	r0, 0x3f	; 63
 312:	f8 94       	cli
 314:	de bf       	out	0x3e, r29	; 62
 316:	0f be       	out	0x3f, r0	; 63
 318:	cd bf       	out	0x3d, r28	; 61
 31a:	df 91       	pop	r29
 31c:	cf 91       	pop	r28
 31e:	08 95       	ret

00000320 <motor_read_encoder>:
}

int16_t motor_read_encoder() {
	// Enable output
	PORTH &= ~(1 << ENCODER_NOE_PIN);
 320:	e2 e0       	ldi	r30, 0x02	; 2
 322:	f1 e0       	ldi	r31, 0x01	; 1
 324:	80 81       	ld	r24, Z
 326:	8f 7d       	andi	r24, 0xDF	; 223
 328:	80 83       	st	Z, r24
	
	// Select MSB
	PORTH &= ~(1 << ENCODER_SEL_PIN);
 32a:	80 81       	ld	r24, Z
 32c:	87 7f       	andi	r24, 0xF7	; 247
 32e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 330:	8a e6       	ldi	r24, 0x6A	; 106
 332:	8a 95       	dec	r24
 334:	f1 f7       	brne	.-4      	; 0x332 <motor_read_encoder+0x12>
 336:	00 c0       	rjmp	.+0      	; 0x338 <motor_read_encoder+0x18>

	_delay_us(20);

	int8_t msb = PINK;
 338:	80 91 06 01 	lds	r24, 0x0106
	
	// Select LSB
	PORTH |= (1 << ENCODER_SEL_PIN);
 33c:	90 81       	ld	r25, Z
 33e:	98 60       	ori	r25, 0x08	; 8
 340:	90 83       	st	Z, r25
 342:	9a e6       	ldi	r25, 0x6A	; 106
 344:	9a 95       	dec	r25
 346:	f1 f7       	brne	.-4      	; 0x344 <motor_read_encoder+0x24>
 348:	00 c0       	rjmp	.+0      	; 0x34a <motor_read_encoder+0x2a>
	
	_delay_us(20);

	uint8_t lsb = PINK;
 34a:	20 91 06 01 	lds	r18, 0x0106

	// Disable output
	PORTH |= (1 << ENCODER_NOE_PIN);
 34e:	90 81       	ld	r25, Z
 350:	90 62       	ori	r25, 0x20	; 32
 352:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
 354:	99 27       	eor	r25, r25
 356:	87 fd       	sbrc	r24, 7
 358:	90 95       	com	r25
 35a:	98 2f       	mov	r25, r24
 35c:	88 27       	eor	r24, r24
 35e:	82 2b       	or	r24, r18
 360:	08 95       	ret

00000362 <main>:
	return life;
}

int main(void)
{
	MCP_init();
 362:	60 df       	rcall	.-320    	; 0x224 <MCP_init>
	CAN_init();
 364:	3a df       	rcall	.-396    	; 0x1da <CAN_init>
	PWM_init();	
 366:	16 d0       	rcall	.+44     	; 0x394 <PWM_init>
	ADC_init();
 368:	2e df       	rcall	.-420    	; 0x1c6 <ADC_init>
	USART_Init(MYUBRR);
 36a:	87 e6       	ldi	r24, 0x67	; 103
 36c:	90 e0       	ldi	r25, 0x00	; 0
 36e:	f7 d0       	rcall	.+494    	; 0x55e <USART_Init>
	
	motor_init();
 370:	89 df       	rcall	.-238    	; 0x284 <motor_init>
	motor_enable();
 372:	9f df       	rcall	.-194    	; 0x2b2 <motor_enable>
	
	while(1){
		motor_set(100,1);
		printf("stuff %d \n",motor_read_encoder());
 374:	c7 e9       	ldi	r28, 0x97	; 151
 376:	d2 e0       	ldi	r29, 0x02	; 2
	
	motor_init();
	motor_enable();
	
	while(1){
		motor_set(100,1);
 378:	61 e0       	ldi	r22, 0x01	; 1
 37a:	84 e6       	ldi	r24, 0x64	; 100
 37c:	a0 df       	rcall	.-192    	; 0x2be <motor_set>
		printf("stuff %d \n",motor_read_encoder());
 37e:	d0 df       	rcall	.-96     	; 0x320 <motor_read_encoder>
 380:	9f 93       	push	r25
 382:	8f 93       	push	r24
 384:	df 93       	push	r29
 386:	cf 93       	push	r28
 388:	72 d2       	rcall	.+1252   	; 0x86e <printf>
 38a:	0f 90       	pop	r0
 38c:	0f 90       	pop	r0
 38e:	0f 90       	pop	r0
 390:	0f 90       	pop	r0
 392:	f2 cf       	rjmp	.-28     	; 0x378 <main+0x16>

00000394 <PWM_init>:
#include "define2.h"

#define  TC_TOP 1249

void PWM_init(void){
	ICR1 = TC_TOP;
 394:	81 ee       	ldi	r24, 0xE1	; 225
 396:	94 e0       	ldi	r25, 0x04	; 4
 398:	90 93 87 00 	sts	0x0087, r25
 39c:	80 93 86 00 	sts	0x0086, r24
	
	DDRB |= (1 << PB6);
 3a0:	26 9a       	sbi	0x04, 6	; 4
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS12);
												
}

void PWM_duty(uint8_t duty_cycle){
	OCR1B = (uint16_t)((uint32_t)duty_cycle* TC_TOP / 1000);		//dividing by 10 for duty_cycle 75
 3a2:	8e e3       	ldi	r24, 0x3E	; 62
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	90 93 8b 00 	sts	0x008B, r25
 3aa:	80 93 8a 00 	sts	0x008A, r24
	ICR1 = TC_TOP;
	
	DDRB |= (1 << PB6);
	PWM_duty(50);
	
	TCCR1A |= (1 << WGM11) | (1 << COM1B1)	| (0 << COM1B0); //Kanskje A eller B istedet
 3ae:	e0 e8       	ldi	r30, 0x80	; 128
 3b0:	f0 e0       	ldi	r31, 0x00	; 0
 3b2:	80 81       	ld	r24, Z
 3b4:	82 62       	ori	r24, 0x22	; 34
 3b6:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS12);
 3b8:	e1 e8       	ldi	r30, 0x81	; 129
 3ba:	f0 e0       	ldi	r31, 0x00	; 0
 3bc:	80 81       	ld	r24, Z
 3be:	8c 61       	ori	r24, 0x1C	; 28
 3c0:	80 83       	st	Z, r24
 3c2:	08 95       	ret

000003c4 <SPI_MasterInit>:
#define MISO PB3
#define SS	PB7

void SPI_MasterInit(void)
{
	DDRB |= (1 << MOSI) | (1 << SS) | (1 << SCK) | (1 << SS_init);
 3c4:	84 b1       	in	r24, 0x04	; 4
 3c6:	87 68       	ori	r24, 0x87	; 135
 3c8:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << MISO);
 3ca:	23 98       	cbi	0x04, 3	; 4
	PORTB |= (1<<SS_init);
 3cc:	28 9a       	sbi	0x05, 0	; 5
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
 3ce:	8c b5       	in	r24, 0x2c	; 44
 3d0:	81 65       	ori	r24, 0x51	; 81
 3d2:	8c bd       	out	0x2c, r24	; 44
 3d4:	08 95       	ret

000003d6 <SPI_MasterTransmit>:
}


void SPI_MasterTransmit(char cdata)
{
	SPDR = cdata;
 3d6:	8e bd       	out	0x2e, r24	; 46
	
	while(!(SPSR & (1 << SPIF)));
 3d8:	0d b4       	in	r0, 0x2d	; 45
 3da:	07 fe       	sbrs	r0, 7
 3dc:	fd cf       	rjmp	.-6      	; 0x3d8 <SPI_MasterTransmit+0x2>
}
 3de:	08 95       	ret

000003e0 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
 3e0:	8c e0       	ldi	r24, 0x0C	; 12
 3e2:	80 93 b8 00 	sts	0x00B8, r24
 3e6:	8f ef       	ldi	r24, 0xFF	; 255
 3e8:	80 93 bb 00 	sts	0x00BB, r24
 3ec:	84 e0       	ldi	r24, 0x04	; 4
 3ee:	80 93 bc 00 	sts	0x00BC, r24
 3f2:	08 95       	ret

000003f4 <TWI_Start_Transceiver_With_Data>:
 3f4:	ec eb       	ldi	r30, 0xBC	; 188
 3f6:	f0 e0       	ldi	r31, 0x00	; 0
 3f8:	20 81       	ld	r18, Z
 3fa:	20 fd       	sbrc	r18, 0
 3fc:	fd cf       	rjmp	.-6      	; 0x3f8 <TWI_Start_Transceiver_With_Data+0x4>
 3fe:	60 93 a4 02 	sts	0x02A4, r22
 402:	fc 01       	movw	r30, r24
 404:	20 81       	ld	r18, Z
 406:	20 93 a5 02 	sts	0x02A5, r18
 40a:	20 fd       	sbrc	r18, 0
 40c:	0c c0       	rjmp	.+24     	; 0x426 <TWI_Start_Transceiver_With_Data+0x32>
 40e:	62 30       	cpi	r22, 0x02	; 2
 410:	50 f0       	brcs	.+20     	; 0x426 <TWI_Start_Transceiver_With_Data+0x32>
 412:	dc 01       	movw	r26, r24
 414:	11 96       	adiw	r26, 0x01	; 1
 416:	e6 ea       	ldi	r30, 0xA6	; 166
 418:	f2 e0       	ldi	r31, 0x02	; 2
 41a:	81 e0       	ldi	r24, 0x01	; 1
 41c:	9d 91       	ld	r25, X+
 41e:	91 93       	st	Z+, r25
 420:	8f 5f       	subi	r24, 0xFF	; 255
 422:	86 13       	cpse	r24, r22
 424:	fb cf       	rjmp	.-10     	; 0x41c <TWI_Start_Transceiver_With_Data+0x28>
 426:	10 92 a3 02 	sts	0x02A3, r1
 42a:	88 ef       	ldi	r24, 0xF8	; 248
 42c:	80 93 06 02 	sts	0x0206, r24
 430:	85 ea       	ldi	r24, 0xA5	; 165
 432:	80 93 bc 00 	sts	0x00BC, r24
 436:	08 95       	ret

00000438 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 438:	1f 92       	push	r1
 43a:	0f 92       	push	r0
 43c:	0f b6       	in	r0, 0x3f	; 63
 43e:	0f 92       	push	r0
 440:	11 24       	eor	r1, r1
 442:	0b b6       	in	r0, 0x3b	; 59
 444:	0f 92       	push	r0
 446:	2f 93       	push	r18
 448:	3f 93       	push	r19
 44a:	8f 93       	push	r24
 44c:	9f 93       	push	r25
 44e:	af 93       	push	r26
 450:	bf 93       	push	r27
 452:	ef 93       	push	r30
 454:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
 456:	80 91 b9 00 	lds	r24, 0x00B9
 45a:	90 e0       	ldi	r25, 0x00	; 0
 45c:	fc 01       	movw	r30, r24
 45e:	38 97       	sbiw	r30, 0x08	; 8
 460:	e1 35       	cpi	r30, 0x51	; 81
 462:	f1 05       	cpc	r31, r1
 464:	08 f0       	brcs	.+2      	; 0x468 <__vector_39+0x30>
 466:	55 c0       	rjmp	.+170    	; 0x512 <__vector_39+0xda>
 468:	ee 58       	subi	r30, 0x8E	; 142
 46a:	ff 4f       	sbci	r31, 0xFF	; 255
 46c:	89 c0       	rjmp	.+274    	; 0x580 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 46e:	10 92 a2 02 	sts	0x02A2, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
 472:	e0 91 a2 02 	lds	r30, 0x02A2
 476:	80 91 a4 02 	lds	r24, 0x02A4
 47a:	e8 17       	cp	r30, r24
 47c:	70 f4       	brcc	.+28     	; 0x49a <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
 47e:	81 e0       	ldi	r24, 0x01	; 1
 480:	8e 0f       	add	r24, r30
 482:	80 93 a2 02 	sts	0x02A2, r24
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	eb 55       	subi	r30, 0x5B	; 91
 48a:	fd 4f       	sbci	r31, 0xFD	; 253
 48c:	80 81       	ld	r24, Z
 48e:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 492:	85 e8       	ldi	r24, 0x85	; 133
 494:	80 93 bc 00 	sts	0x00BC, r24
 498:	43 c0       	rjmp	.+134    	; 0x520 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
 49a:	80 91 a3 02 	lds	r24, 0x02A3
 49e:	81 60       	ori	r24, 0x01	; 1
 4a0:	80 93 a3 02 	sts	0x02A3, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4a4:	84 e9       	ldi	r24, 0x94	; 148
 4a6:	80 93 bc 00 	sts	0x00BC, r24
 4aa:	3a c0       	rjmp	.+116    	; 0x520 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
 4ac:	e0 91 a2 02 	lds	r30, 0x02A2
 4b0:	81 e0       	ldi	r24, 0x01	; 1
 4b2:	8e 0f       	add	r24, r30
 4b4:	80 93 a2 02 	sts	0x02A2, r24
 4b8:	80 91 bb 00 	lds	r24, 0x00BB
 4bc:	f0 e0       	ldi	r31, 0x00	; 0
 4be:	eb 55       	subi	r30, 0x5B	; 91
 4c0:	fd 4f       	sbci	r31, 0xFD	; 253
 4c2:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 4c4:	20 91 a2 02 	lds	r18, 0x02A2
 4c8:	30 e0       	ldi	r19, 0x00	; 0
 4ca:	80 91 a4 02 	lds	r24, 0x02A4
 4ce:	90 e0       	ldi	r25, 0x00	; 0
 4d0:	01 97       	sbiw	r24, 0x01	; 1
 4d2:	28 17       	cp	r18, r24
 4d4:	39 07       	cpc	r19, r25
 4d6:	24 f4       	brge	.+8      	; 0x4e0 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4d8:	85 ec       	ldi	r24, 0xC5	; 197
 4da:	80 93 bc 00 	sts	0x00BC, r24
 4de:	20 c0       	rjmp	.+64     	; 0x520 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4e0:	85 e8       	ldi	r24, 0x85	; 133
 4e2:	80 93 bc 00 	sts	0x00BC, r24
 4e6:	1c c0       	rjmp	.+56     	; 0x520 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
 4e8:	80 91 bb 00 	lds	r24, 0x00BB
 4ec:	e0 91 a2 02 	lds	r30, 0x02A2
 4f0:	f0 e0       	ldi	r31, 0x00	; 0
 4f2:	eb 55       	subi	r30, 0x5B	; 91
 4f4:	fd 4f       	sbci	r31, 0xFD	; 253
 4f6:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
 4f8:	80 91 a3 02 	lds	r24, 0x02A3
 4fc:	81 60       	ori	r24, 0x01	; 1
 4fe:	80 93 a3 02 	sts	0x02A3, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 502:	84 e9       	ldi	r24, 0x94	; 148
 504:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
 508:	0b c0       	rjmp	.+22     	; 0x520 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 50a:	85 ea       	ldi	r24, 0xA5	; 165
 50c:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
 510:	07 c0       	rjmp	.+14     	; 0x520 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 512:	80 91 b9 00 	lds	r24, 0x00B9
 516:	80 93 06 02 	sts	0x0206, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 51a:	84 e0       	ldi	r24, 0x04	; 4
 51c:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
 520:	ff 91       	pop	r31
 522:	ef 91       	pop	r30
 524:	bf 91       	pop	r27
 526:	af 91       	pop	r26
 528:	9f 91       	pop	r25
 52a:	8f 91       	pop	r24
 52c:	3f 91       	pop	r19
 52e:	2f 91       	pop	r18
 530:	0f 90       	pop	r0
 532:	0b be       	out	0x3b, r0	; 59
 534:	0f 90       	pop	r0
 536:	0f be       	out	0x3f, r0	; 63
 538:	0f 90       	pop	r0
 53a:	1f 90       	pop	r1
 53c:	18 95       	reti

0000053e <USART_Transmit>:
}

void USART_Transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while ( !(UCSR0A & (1 << UDRE0)) );
 53e:	e0 ec       	ldi	r30, 0xC0	; 192
 540:	f0 e0       	ldi	r31, 0x00	; 0
 542:	90 81       	ld	r25, Z
 544:	95 ff       	sbrs	r25, 5
 546:	fd cf       	rjmp	.-6      	; 0x542 <USART_Transmit+0x4>
	
	/* Put data into buffer, sends the data */
	UDR0 = data;
 548:	80 93 c6 00 	sts	0x00C6, r24
 54c:	08 95       	ret

0000054e <USART_Receive>:
}

unsigned char USART_Receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1 << RXC0)) );
 54e:	e0 ec       	ldi	r30, 0xC0	; 192
 550:	f0 e0       	ldi	r31, 0x00	; 0
 552:	80 81       	ld	r24, Z
 554:	88 23       	and	r24, r24
 556:	ec f7       	brge	.-6      	; 0x552 <USART_Receive+0x4>
	
	/* Get and return received data from buffer */
	return UDR0;
 558:	80 91 c6 00 	lds	r24, 0x00C6
}
 55c:	08 95       	ret

0000055e <USART_Init>:

FILE *uart;

void USART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr >> 8);
 55e:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 562:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
 566:	88 e1       	ldi	r24, 0x18	; 24
 568:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&USART_Transmit, &USART_Receive);
 56c:	67 ea       	ldi	r22, 0xA7	; 167
 56e:	72 e0       	ldi	r23, 0x02	; 2
 570:	8f e9       	ldi	r24, 0x9F	; 159
 572:	92 e0       	ldi	r25, 0x02	; 2
 574:	32 d1       	rcall	.+612    	; 0x7da <fdevopen>
 576:	90 93 aa 02 	sts	0x02AA, r25
 57a:	80 93 a9 02 	sts	0x02A9, r24
 57e:	08 95       	ret

00000580 <__tablejump2__>:
 580:	ee 0f       	add	r30, r30
 582:	ff 1f       	adc	r31, r31

00000584 <__tablejump__>:
 584:	05 90       	lpm	r0, Z+
 586:	f4 91       	lpm	r31, Z
 588:	e0 2d       	mov	r30, r0
 58a:	19 94       	eijmp

0000058c <malloc>:
 58c:	cf 93       	push	r28
 58e:	df 93       	push	r29
 590:	82 30       	cpi	r24, 0x02	; 2
 592:	91 05       	cpc	r25, r1
 594:	10 f4       	brcc	.+4      	; 0x59a <malloc+0xe>
 596:	82 e0       	ldi	r24, 0x02	; 2
 598:	90 e0       	ldi	r25, 0x00	; 0
 59a:	e0 91 ad 02 	lds	r30, 0x02AD
 59e:	f0 91 ae 02 	lds	r31, 0x02AE
 5a2:	20 e0       	ldi	r18, 0x00	; 0
 5a4:	30 e0       	ldi	r19, 0x00	; 0
 5a6:	a0 e0       	ldi	r26, 0x00	; 0
 5a8:	b0 e0       	ldi	r27, 0x00	; 0
 5aa:	30 97       	sbiw	r30, 0x00	; 0
 5ac:	39 f1       	breq	.+78     	; 0x5fc <malloc+0x70>
 5ae:	40 81       	ld	r20, Z
 5b0:	51 81       	ldd	r21, Z+1	; 0x01
 5b2:	48 17       	cp	r20, r24
 5b4:	59 07       	cpc	r21, r25
 5b6:	b8 f0       	brcs	.+46     	; 0x5e6 <malloc+0x5a>
 5b8:	48 17       	cp	r20, r24
 5ba:	59 07       	cpc	r21, r25
 5bc:	71 f4       	brne	.+28     	; 0x5da <malloc+0x4e>
 5be:	82 81       	ldd	r24, Z+2	; 0x02
 5c0:	93 81       	ldd	r25, Z+3	; 0x03
 5c2:	10 97       	sbiw	r26, 0x00	; 0
 5c4:	29 f0       	breq	.+10     	; 0x5d0 <malloc+0x44>
 5c6:	13 96       	adiw	r26, 0x03	; 3
 5c8:	9c 93       	st	X, r25
 5ca:	8e 93       	st	-X, r24
 5cc:	12 97       	sbiw	r26, 0x02	; 2
 5ce:	2c c0       	rjmp	.+88     	; 0x628 <malloc+0x9c>
 5d0:	90 93 ae 02 	sts	0x02AE, r25
 5d4:	80 93 ad 02 	sts	0x02AD, r24
 5d8:	27 c0       	rjmp	.+78     	; 0x628 <malloc+0x9c>
 5da:	21 15       	cp	r18, r1
 5dc:	31 05       	cpc	r19, r1
 5de:	31 f0       	breq	.+12     	; 0x5ec <malloc+0x60>
 5e0:	42 17       	cp	r20, r18
 5e2:	53 07       	cpc	r21, r19
 5e4:	18 f0       	brcs	.+6      	; 0x5ec <malloc+0x60>
 5e6:	a9 01       	movw	r20, r18
 5e8:	db 01       	movw	r26, r22
 5ea:	01 c0       	rjmp	.+2      	; 0x5ee <malloc+0x62>
 5ec:	ef 01       	movw	r28, r30
 5ee:	9a 01       	movw	r18, r20
 5f0:	bd 01       	movw	r22, r26
 5f2:	df 01       	movw	r26, r30
 5f4:	02 80       	ldd	r0, Z+2	; 0x02
 5f6:	f3 81       	ldd	r31, Z+3	; 0x03
 5f8:	e0 2d       	mov	r30, r0
 5fa:	d7 cf       	rjmp	.-82     	; 0x5aa <malloc+0x1e>
 5fc:	21 15       	cp	r18, r1
 5fe:	31 05       	cpc	r19, r1
 600:	f9 f0       	breq	.+62     	; 0x640 <malloc+0xb4>
 602:	28 1b       	sub	r18, r24
 604:	39 0b       	sbc	r19, r25
 606:	24 30       	cpi	r18, 0x04	; 4
 608:	31 05       	cpc	r19, r1
 60a:	80 f4       	brcc	.+32     	; 0x62c <malloc+0xa0>
 60c:	8a 81       	ldd	r24, Y+2	; 0x02
 60e:	9b 81       	ldd	r25, Y+3	; 0x03
 610:	61 15       	cp	r22, r1
 612:	71 05       	cpc	r23, r1
 614:	21 f0       	breq	.+8      	; 0x61e <malloc+0x92>
 616:	fb 01       	movw	r30, r22
 618:	93 83       	std	Z+3, r25	; 0x03
 61a:	82 83       	std	Z+2, r24	; 0x02
 61c:	04 c0       	rjmp	.+8      	; 0x626 <malloc+0x9a>
 61e:	90 93 ae 02 	sts	0x02AE, r25
 622:	80 93 ad 02 	sts	0x02AD, r24
 626:	fe 01       	movw	r30, r28
 628:	32 96       	adiw	r30, 0x02	; 2
 62a:	44 c0       	rjmp	.+136    	; 0x6b4 <malloc+0x128>
 62c:	fe 01       	movw	r30, r28
 62e:	e2 0f       	add	r30, r18
 630:	f3 1f       	adc	r31, r19
 632:	81 93       	st	Z+, r24
 634:	91 93       	st	Z+, r25
 636:	22 50       	subi	r18, 0x02	; 2
 638:	31 09       	sbc	r19, r1
 63a:	39 83       	std	Y+1, r19	; 0x01
 63c:	28 83       	st	Y, r18
 63e:	3a c0       	rjmp	.+116    	; 0x6b4 <malloc+0x128>
 640:	20 91 ab 02 	lds	r18, 0x02AB
 644:	30 91 ac 02 	lds	r19, 0x02AC
 648:	23 2b       	or	r18, r19
 64a:	41 f4       	brne	.+16     	; 0x65c <malloc+0xd0>
 64c:	20 91 02 02 	lds	r18, 0x0202
 650:	30 91 03 02 	lds	r19, 0x0203
 654:	30 93 ac 02 	sts	0x02AC, r19
 658:	20 93 ab 02 	sts	0x02AB, r18
 65c:	20 91 00 02 	lds	r18, 0x0200
 660:	30 91 01 02 	lds	r19, 0x0201
 664:	21 15       	cp	r18, r1
 666:	31 05       	cpc	r19, r1
 668:	41 f4       	brne	.+16     	; 0x67a <malloc+0xee>
 66a:	2d b7       	in	r18, 0x3d	; 61
 66c:	3e b7       	in	r19, 0x3e	; 62
 66e:	40 91 04 02 	lds	r20, 0x0204
 672:	50 91 05 02 	lds	r21, 0x0205
 676:	24 1b       	sub	r18, r20
 678:	35 0b       	sbc	r19, r21
 67a:	e0 91 ab 02 	lds	r30, 0x02AB
 67e:	f0 91 ac 02 	lds	r31, 0x02AC
 682:	e2 17       	cp	r30, r18
 684:	f3 07       	cpc	r31, r19
 686:	a0 f4       	brcc	.+40     	; 0x6b0 <malloc+0x124>
 688:	2e 1b       	sub	r18, r30
 68a:	3f 0b       	sbc	r19, r31
 68c:	28 17       	cp	r18, r24
 68e:	39 07       	cpc	r19, r25
 690:	78 f0       	brcs	.+30     	; 0x6b0 <malloc+0x124>
 692:	ac 01       	movw	r20, r24
 694:	4e 5f       	subi	r20, 0xFE	; 254
 696:	5f 4f       	sbci	r21, 0xFF	; 255
 698:	24 17       	cp	r18, r20
 69a:	35 07       	cpc	r19, r21
 69c:	48 f0       	brcs	.+18     	; 0x6b0 <malloc+0x124>
 69e:	4e 0f       	add	r20, r30
 6a0:	5f 1f       	adc	r21, r31
 6a2:	50 93 ac 02 	sts	0x02AC, r21
 6a6:	40 93 ab 02 	sts	0x02AB, r20
 6aa:	81 93       	st	Z+, r24
 6ac:	91 93       	st	Z+, r25
 6ae:	02 c0       	rjmp	.+4      	; 0x6b4 <malloc+0x128>
 6b0:	e0 e0       	ldi	r30, 0x00	; 0
 6b2:	f0 e0       	ldi	r31, 0x00	; 0
 6b4:	cf 01       	movw	r24, r30
 6b6:	df 91       	pop	r29
 6b8:	cf 91       	pop	r28
 6ba:	08 95       	ret

000006bc <free>:
 6bc:	cf 93       	push	r28
 6be:	df 93       	push	r29
 6c0:	00 97       	sbiw	r24, 0x00	; 0
 6c2:	09 f4       	brne	.+2      	; 0x6c6 <free+0xa>
 6c4:	87 c0       	rjmp	.+270    	; 0x7d4 <free+0x118>
 6c6:	fc 01       	movw	r30, r24
 6c8:	32 97       	sbiw	r30, 0x02	; 2
 6ca:	13 82       	std	Z+3, r1	; 0x03
 6cc:	12 82       	std	Z+2, r1	; 0x02
 6ce:	c0 91 ad 02 	lds	r28, 0x02AD
 6d2:	d0 91 ae 02 	lds	r29, 0x02AE
 6d6:	20 97       	sbiw	r28, 0x00	; 0
 6d8:	81 f4       	brne	.+32     	; 0x6fa <free+0x3e>
 6da:	20 81       	ld	r18, Z
 6dc:	31 81       	ldd	r19, Z+1	; 0x01
 6de:	28 0f       	add	r18, r24
 6e0:	39 1f       	adc	r19, r25
 6e2:	80 91 ab 02 	lds	r24, 0x02AB
 6e6:	90 91 ac 02 	lds	r25, 0x02AC
 6ea:	82 17       	cp	r24, r18
 6ec:	93 07       	cpc	r25, r19
 6ee:	79 f5       	brne	.+94     	; 0x74e <free+0x92>
 6f0:	f0 93 ac 02 	sts	0x02AC, r31
 6f4:	e0 93 ab 02 	sts	0x02AB, r30
 6f8:	6d c0       	rjmp	.+218    	; 0x7d4 <free+0x118>
 6fa:	de 01       	movw	r26, r28
 6fc:	20 e0       	ldi	r18, 0x00	; 0
 6fe:	30 e0       	ldi	r19, 0x00	; 0
 700:	ae 17       	cp	r26, r30
 702:	bf 07       	cpc	r27, r31
 704:	50 f4       	brcc	.+20     	; 0x71a <free+0x5e>
 706:	12 96       	adiw	r26, 0x02	; 2
 708:	4d 91       	ld	r20, X+
 70a:	5c 91       	ld	r21, X
 70c:	13 97       	sbiw	r26, 0x03	; 3
 70e:	9d 01       	movw	r18, r26
 710:	41 15       	cp	r20, r1
 712:	51 05       	cpc	r21, r1
 714:	09 f1       	breq	.+66     	; 0x758 <free+0x9c>
 716:	da 01       	movw	r26, r20
 718:	f3 cf       	rjmp	.-26     	; 0x700 <free+0x44>
 71a:	b3 83       	std	Z+3, r27	; 0x03
 71c:	a2 83       	std	Z+2, r26	; 0x02
 71e:	40 81       	ld	r20, Z
 720:	51 81       	ldd	r21, Z+1	; 0x01
 722:	84 0f       	add	r24, r20
 724:	95 1f       	adc	r25, r21
 726:	8a 17       	cp	r24, r26
 728:	9b 07       	cpc	r25, r27
 72a:	71 f4       	brne	.+28     	; 0x748 <free+0x8c>
 72c:	8d 91       	ld	r24, X+
 72e:	9c 91       	ld	r25, X
 730:	11 97       	sbiw	r26, 0x01	; 1
 732:	84 0f       	add	r24, r20
 734:	95 1f       	adc	r25, r21
 736:	02 96       	adiw	r24, 0x02	; 2
 738:	91 83       	std	Z+1, r25	; 0x01
 73a:	80 83       	st	Z, r24
 73c:	12 96       	adiw	r26, 0x02	; 2
 73e:	8d 91       	ld	r24, X+
 740:	9c 91       	ld	r25, X
 742:	13 97       	sbiw	r26, 0x03	; 3
 744:	93 83       	std	Z+3, r25	; 0x03
 746:	82 83       	std	Z+2, r24	; 0x02
 748:	21 15       	cp	r18, r1
 74a:	31 05       	cpc	r19, r1
 74c:	29 f4       	brne	.+10     	; 0x758 <free+0x9c>
 74e:	f0 93 ae 02 	sts	0x02AE, r31
 752:	e0 93 ad 02 	sts	0x02AD, r30
 756:	3e c0       	rjmp	.+124    	; 0x7d4 <free+0x118>
 758:	d9 01       	movw	r26, r18
 75a:	13 96       	adiw	r26, 0x03	; 3
 75c:	fc 93       	st	X, r31
 75e:	ee 93       	st	-X, r30
 760:	12 97       	sbiw	r26, 0x02	; 2
 762:	4d 91       	ld	r20, X+
 764:	5d 91       	ld	r21, X+
 766:	a4 0f       	add	r26, r20
 768:	b5 1f       	adc	r27, r21
 76a:	ea 17       	cp	r30, r26
 76c:	fb 07       	cpc	r31, r27
 76e:	79 f4       	brne	.+30     	; 0x78e <free+0xd2>
 770:	80 81       	ld	r24, Z
 772:	91 81       	ldd	r25, Z+1	; 0x01
 774:	84 0f       	add	r24, r20
 776:	95 1f       	adc	r25, r21
 778:	02 96       	adiw	r24, 0x02	; 2
 77a:	d9 01       	movw	r26, r18
 77c:	11 96       	adiw	r26, 0x01	; 1
 77e:	9c 93       	st	X, r25
 780:	8e 93       	st	-X, r24
 782:	82 81       	ldd	r24, Z+2	; 0x02
 784:	93 81       	ldd	r25, Z+3	; 0x03
 786:	13 96       	adiw	r26, 0x03	; 3
 788:	9c 93       	st	X, r25
 78a:	8e 93       	st	-X, r24
 78c:	12 97       	sbiw	r26, 0x02	; 2
 78e:	e0 e0       	ldi	r30, 0x00	; 0
 790:	f0 e0       	ldi	r31, 0x00	; 0
 792:	8a 81       	ldd	r24, Y+2	; 0x02
 794:	9b 81       	ldd	r25, Y+3	; 0x03
 796:	00 97       	sbiw	r24, 0x00	; 0
 798:	19 f0       	breq	.+6      	; 0x7a0 <free+0xe4>
 79a:	fe 01       	movw	r30, r28
 79c:	ec 01       	movw	r28, r24
 79e:	f9 cf       	rjmp	.-14     	; 0x792 <free+0xd6>
 7a0:	ce 01       	movw	r24, r28
 7a2:	02 96       	adiw	r24, 0x02	; 2
 7a4:	28 81       	ld	r18, Y
 7a6:	39 81       	ldd	r19, Y+1	; 0x01
 7a8:	82 0f       	add	r24, r18
 7aa:	93 1f       	adc	r25, r19
 7ac:	20 91 ab 02 	lds	r18, 0x02AB
 7b0:	30 91 ac 02 	lds	r19, 0x02AC
 7b4:	28 17       	cp	r18, r24
 7b6:	39 07       	cpc	r19, r25
 7b8:	69 f4       	brne	.+26     	; 0x7d4 <free+0x118>
 7ba:	30 97       	sbiw	r30, 0x00	; 0
 7bc:	29 f4       	brne	.+10     	; 0x7c8 <free+0x10c>
 7be:	10 92 ae 02 	sts	0x02AE, r1
 7c2:	10 92 ad 02 	sts	0x02AD, r1
 7c6:	02 c0       	rjmp	.+4      	; 0x7cc <free+0x110>
 7c8:	13 82       	std	Z+3, r1	; 0x03
 7ca:	12 82       	std	Z+2, r1	; 0x02
 7cc:	d0 93 ac 02 	sts	0x02AC, r29
 7d0:	c0 93 ab 02 	sts	0x02AB, r28
 7d4:	df 91       	pop	r29
 7d6:	cf 91       	pop	r28
 7d8:	08 95       	ret

000007da <fdevopen>:
 7da:	0f 93       	push	r16
 7dc:	1f 93       	push	r17
 7de:	cf 93       	push	r28
 7e0:	df 93       	push	r29
 7e2:	ec 01       	movw	r28, r24
 7e4:	8b 01       	movw	r16, r22
 7e6:	00 97       	sbiw	r24, 0x00	; 0
 7e8:	31 f4       	brne	.+12     	; 0x7f6 <fdevopen+0x1c>
 7ea:	61 15       	cp	r22, r1
 7ec:	71 05       	cpc	r23, r1
 7ee:	19 f4       	brne	.+6      	; 0x7f6 <fdevopen+0x1c>
 7f0:	80 e0       	ldi	r24, 0x00	; 0
 7f2:	90 e0       	ldi	r25, 0x00	; 0
 7f4:	37 c0       	rjmp	.+110    	; 0x864 <fdevopen+0x8a>
 7f6:	6e e0       	ldi	r22, 0x0E	; 14
 7f8:	70 e0       	ldi	r23, 0x00	; 0
 7fa:	81 e0       	ldi	r24, 0x01	; 1
 7fc:	90 e0       	ldi	r25, 0x00	; 0
 7fe:	36 d2       	rcall	.+1132   	; 0xc6c <calloc>
 800:	fc 01       	movw	r30, r24
 802:	00 97       	sbiw	r24, 0x00	; 0
 804:	a9 f3       	breq	.-22     	; 0x7f0 <fdevopen+0x16>
 806:	80 e8       	ldi	r24, 0x80	; 128
 808:	83 83       	std	Z+3, r24	; 0x03
 80a:	01 15       	cp	r16, r1
 80c:	11 05       	cpc	r17, r1
 80e:	71 f0       	breq	.+28     	; 0x82c <fdevopen+0x52>
 810:	13 87       	std	Z+11, r17	; 0x0b
 812:	02 87       	std	Z+10, r16	; 0x0a
 814:	81 e8       	ldi	r24, 0x81	; 129
 816:	83 83       	std	Z+3, r24	; 0x03
 818:	80 91 af 02 	lds	r24, 0x02AF
 81c:	90 91 b0 02 	lds	r25, 0x02B0
 820:	89 2b       	or	r24, r25
 822:	21 f4       	brne	.+8      	; 0x82c <fdevopen+0x52>
 824:	f0 93 b0 02 	sts	0x02B0, r31
 828:	e0 93 af 02 	sts	0x02AF, r30
 82c:	20 97       	sbiw	r28, 0x00	; 0
 82e:	c9 f0       	breq	.+50     	; 0x862 <fdevopen+0x88>
 830:	d1 87       	std	Z+9, r29	; 0x09
 832:	c0 87       	std	Z+8, r28	; 0x08
 834:	83 81       	ldd	r24, Z+3	; 0x03
 836:	82 60       	ori	r24, 0x02	; 2
 838:	83 83       	std	Z+3, r24	; 0x03
 83a:	80 91 b1 02 	lds	r24, 0x02B1
 83e:	90 91 b2 02 	lds	r25, 0x02B2
 842:	89 2b       	or	r24, r25
 844:	71 f4       	brne	.+28     	; 0x862 <fdevopen+0x88>
 846:	f0 93 b2 02 	sts	0x02B2, r31
 84a:	e0 93 b1 02 	sts	0x02B1, r30
 84e:	80 91 b3 02 	lds	r24, 0x02B3
 852:	90 91 b4 02 	lds	r25, 0x02B4
 856:	89 2b       	or	r24, r25
 858:	21 f4       	brne	.+8      	; 0x862 <fdevopen+0x88>
 85a:	f0 93 b4 02 	sts	0x02B4, r31
 85e:	e0 93 b3 02 	sts	0x02B3, r30
 862:	cf 01       	movw	r24, r30
 864:	df 91       	pop	r29
 866:	cf 91       	pop	r28
 868:	1f 91       	pop	r17
 86a:	0f 91       	pop	r16
 86c:	08 95       	ret

0000086e <printf>:
 86e:	cf 93       	push	r28
 870:	df 93       	push	r29
 872:	cd b7       	in	r28, 0x3d	; 61
 874:	de b7       	in	r29, 0x3e	; 62
 876:	fe 01       	movw	r30, r28
 878:	36 96       	adiw	r30, 0x06	; 6
 87a:	61 91       	ld	r22, Z+
 87c:	71 91       	ld	r23, Z+
 87e:	af 01       	movw	r20, r30
 880:	80 91 b1 02 	lds	r24, 0x02B1
 884:	90 91 b2 02 	lds	r25, 0x02B2
 888:	03 d0       	rcall	.+6      	; 0x890 <vfprintf>
 88a:	df 91       	pop	r29
 88c:	cf 91       	pop	r28
 88e:	08 95       	ret

00000890 <vfprintf>:
 890:	2f 92       	push	r2
 892:	3f 92       	push	r3
 894:	4f 92       	push	r4
 896:	5f 92       	push	r5
 898:	6f 92       	push	r6
 89a:	7f 92       	push	r7
 89c:	8f 92       	push	r8
 89e:	9f 92       	push	r9
 8a0:	af 92       	push	r10
 8a2:	bf 92       	push	r11
 8a4:	cf 92       	push	r12
 8a6:	df 92       	push	r13
 8a8:	ef 92       	push	r14
 8aa:	ff 92       	push	r15
 8ac:	0f 93       	push	r16
 8ae:	1f 93       	push	r17
 8b0:	cf 93       	push	r28
 8b2:	df 93       	push	r29
 8b4:	cd b7       	in	r28, 0x3d	; 61
 8b6:	de b7       	in	r29, 0x3e	; 62
 8b8:	2c 97       	sbiw	r28, 0x0c	; 12
 8ba:	0f b6       	in	r0, 0x3f	; 63
 8bc:	f8 94       	cli
 8be:	de bf       	out	0x3e, r29	; 62
 8c0:	0f be       	out	0x3f, r0	; 63
 8c2:	cd bf       	out	0x3d, r28	; 61
 8c4:	7c 01       	movw	r14, r24
 8c6:	6b 01       	movw	r12, r22
 8c8:	8a 01       	movw	r16, r20
 8ca:	fc 01       	movw	r30, r24
 8cc:	17 82       	std	Z+7, r1	; 0x07
 8ce:	16 82       	std	Z+6, r1	; 0x06
 8d0:	83 81       	ldd	r24, Z+3	; 0x03
 8d2:	81 ff       	sbrs	r24, 1
 8d4:	b0 c1       	rjmp	.+864    	; 0xc36 <vfprintf+0x3a6>
 8d6:	ce 01       	movw	r24, r28
 8d8:	01 96       	adiw	r24, 0x01	; 1
 8da:	4c 01       	movw	r8, r24
 8dc:	f7 01       	movw	r30, r14
 8de:	93 81       	ldd	r25, Z+3	; 0x03
 8e0:	f6 01       	movw	r30, r12
 8e2:	93 fd       	sbrc	r25, 3
 8e4:	85 91       	lpm	r24, Z+
 8e6:	93 ff       	sbrs	r25, 3
 8e8:	81 91       	ld	r24, Z+
 8ea:	6f 01       	movw	r12, r30
 8ec:	88 23       	and	r24, r24
 8ee:	09 f4       	brne	.+2      	; 0x8f2 <vfprintf+0x62>
 8f0:	9e c1       	rjmp	.+828    	; 0xc2e <vfprintf+0x39e>
 8f2:	85 32       	cpi	r24, 0x25	; 37
 8f4:	39 f4       	brne	.+14     	; 0x904 <vfprintf+0x74>
 8f6:	93 fd       	sbrc	r25, 3
 8f8:	85 91       	lpm	r24, Z+
 8fa:	93 ff       	sbrs	r25, 3
 8fc:	81 91       	ld	r24, Z+
 8fe:	6f 01       	movw	r12, r30
 900:	85 32       	cpi	r24, 0x25	; 37
 902:	21 f4       	brne	.+8      	; 0x90c <vfprintf+0x7c>
 904:	b7 01       	movw	r22, r14
 906:	90 e0       	ldi	r25, 0x00	; 0
 908:	e8 d1       	rcall	.+976    	; 0xcda <fputc>
 90a:	e8 cf       	rjmp	.-48     	; 0x8dc <vfprintf+0x4c>
 90c:	51 2c       	mov	r5, r1
 90e:	31 2c       	mov	r3, r1
 910:	20 e0       	ldi	r18, 0x00	; 0
 912:	20 32       	cpi	r18, 0x20	; 32
 914:	a0 f4       	brcc	.+40     	; 0x93e <vfprintf+0xae>
 916:	8b 32       	cpi	r24, 0x2B	; 43
 918:	69 f0       	breq	.+26     	; 0x934 <vfprintf+0xa4>
 91a:	30 f4       	brcc	.+12     	; 0x928 <vfprintf+0x98>
 91c:	80 32       	cpi	r24, 0x20	; 32
 91e:	59 f0       	breq	.+22     	; 0x936 <vfprintf+0xa6>
 920:	83 32       	cpi	r24, 0x23	; 35
 922:	69 f4       	brne	.+26     	; 0x93e <vfprintf+0xae>
 924:	20 61       	ori	r18, 0x10	; 16
 926:	2c c0       	rjmp	.+88     	; 0x980 <vfprintf+0xf0>
 928:	8d 32       	cpi	r24, 0x2D	; 45
 92a:	39 f0       	breq	.+14     	; 0x93a <vfprintf+0xaa>
 92c:	80 33       	cpi	r24, 0x30	; 48
 92e:	39 f4       	brne	.+14     	; 0x93e <vfprintf+0xae>
 930:	21 60       	ori	r18, 0x01	; 1
 932:	26 c0       	rjmp	.+76     	; 0x980 <vfprintf+0xf0>
 934:	22 60       	ori	r18, 0x02	; 2
 936:	24 60       	ori	r18, 0x04	; 4
 938:	23 c0       	rjmp	.+70     	; 0x980 <vfprintf+0xf0>
 93a:	28 60       	ori	r18, 0x08	; 8
 93c:	21 c0       	rjmp	.+66     	; 0x980 <vfprintf+0xf0>
 93e:	27 fd       	sbrc	r18, 7
 940:	27 c0       	rjmp	.+78     	; 0x990 <vfprintf+0x100>
 942:	30 ed       	ldi	r19, 0xD0	; 208
 944:	38 0f       	add	r19, r24
 946:	3a 30       	cpi	r19, 0x0A	; 10
 948:	78 f4       	brcc	.+30     	; 0x968 <vfprintf+0xd8>
 94a:	26 ff       	sbrs	r18, 6
 94c:	06 c0       	rjmp	.+12     	; 0x95a <vfprintf+0xca>
 94e:	fa e0       	ldi	r31, 0x0A	; 10
 950:	5f 9e       	mul	r5, r31
 952:	30 0d       	add	r19, r0
 954:	11 24       	eor	r1, r1
 956:	53 2e       	mov	r5, r19
 958:	13 c0       	rjmp	.+38     	; 0x980 <vfprintf+0xf0>
 95a:	8a e0       	ldi	r24, 0x0A	; 10
 95c:	38 9e       	mul	r3, r24
 95e:	30 0d       	add	r19, r0
 960:	11 24       	eor	r1, r1
 962:	33 2e       	mov	r3, r19
 964:	20 62       	ori	r18, 0x20	; 32
 966:	0c c0       	rjmp	.+24     	; 0x980 <vfprintf+0xf0>
 968:	8e 32       	cpi	r24, 0x2E	; 46
 96a:	21 f4       	brne	.+8      	; 0x974 <vfprintf+0xe4>
 96c:	26 fd       	sbrc	r18, 6
 96e:	5f c1       	rjmp	.+702    	; 0xc2e <vfprintf+0x39e>
 970:	20 64       	ori	r18, 0x40	; 64
 972:	06 c0       	rjmp	.+12     	; 0x980 <vfprintf+0xf0>
 974:	8c 36       	cpi	r24, 0x6C	; 108
 976:	11 f4       	brne	.+4      	; 0x97c <vfprintf+0xec>
 978:	20 68       	ori	r18, 0x80	; 128
 97a:	02 c0       	rjmp	.+4      	; 0x980 <vfprintf+0xf0>
 97c:	88 36       	cpi	r24, 0x68	; 104
 97e:	41 f4       	brne	.+16     	; 0x990 <vfprintf+0x100>
 980:	f6 01       	movw	r30, r12
 982:	93 fd       	sbrc	r25, 3
 984:	85 91       	lpm	r24, Z+
 986:	93 ff       	sbrs	r25, 3
 988:	81 91       	ld	r24, Z+
 98a:	6f 01       	movw	r12, r30
 98c:	81 11       	cpse	r24, r1
 98e:	c1 cf       	rjmp	.-126    	; 0x912 <vfprintf+0x82>
 990:	98 2f       	mov	r25, r24
 992:	9f 7d       	andi	r25, 0xDF	; 223
 994:	95 54       	subi	r25, 0x45	; 69
 996:	93 30       	cpi	r25, 0x03	; 3
 998:	28 f4       	brcc	.+10     	; 0x9a4 <vfprintf+0x114>
 99a:	0c 5f       	subi	r16, 0xFC	; 252
 99c:	1f 4f       	sbci	r17, 0xFF	; 255
 99e:	ff e3       	ldi	r31, 0x3F	; 63
 9a0:	f9 83       	std	Y+1, r31	; 0x01
 9a2:	0d c0       	rjmp	.+26     	; 0x9be <vfprintf+0x12e>
 9a4:	83 36       	cpi	r24, 0x63	; 99
 9a6:	31 f0       	breq	.+12     	; 0x9b4 <vfprintf+0x124>
 9a8:	83 37       	cpi	r24, 0x73	; 115
 9aa:	71 f0       	breq	.+28     	; 0x9c8 <vfprintf+0x138>
 9ac:	83 35       	cpi	r24, 0x53	; 83
 9ae:	09 f0       	breq	.+2      	; 0x9b2 <vfprintf+0x122>
 9b0:	57 c0       	rjmp	.+174    	; 0xa60 <vfprintf+0x1d0>
 9b2:	21 c0       	rjmp	.+66     	; 0x9f6 <vfprintf+0x166>
 9b4:	f8 01       	movw	r30, r16
 9b6:	80 81       	ld	r24, Z
 9b8:	89 83       	std	Y+1, r24	; 0x01
 9ba:	0e 5f       	subi	r16, 0xFE	; 254
 9bc:	1f 4f       	sbci	r17, 0xFF	; 255
 9be:	44 24       	eor	r4, r4
 9c0:	43 94       	inc	r4
 9c2:	51 2c       	mov	r5, r1
 9c4:	54 01       	movw	r10, r8
 9c6:	14 c0       	rjmp	.+40     	; 0x9f0 <vfprintf+0x160>
 9c8:	38 01       	movw	r6, r16
 9ca:	f2 e0       	ldi	r31, 0x02	; 2
 9cc:	6f 0e       	add	r6, r31
 9ce:	71 1c       	adc	r7, r1
 9d0:	f8 01       	movw	r30, r16
 9d2:	a0 80       	ld	r10, Z
 9d4:	b1 80       	ldd	r11, Z+1	; 0x01
 9d6:	26 ff       	sbrs	r18, 6
 9d8:	03 c0       	rjmp	.+6      	; 0x9e0 <vfprintf+0x150>
 9da:	65 2d       	mov	r22, r5
 9dc:	70 e0       	ldi	r23, 0x00	; 0
 9de:	02 c0       	rjmp	.+4      	; 0x9e4 <vfprintf+0x154>
 9e0:	6f ef       	ldi	r22, 0xFF	; 255
 9e2:	7f ef       	ldi	r23, 0xFF	; 255
 9e4:	c5 01       	movw	r24, r10
 9e6:	2c 87       	std	Y+12, r18	; 0x0c
 9e8:	6d d1       	rcall	.+730    	; 0xcc4 <strnlen>
 9ea:	2c 01       	movw	r4, r24
 9ec:	83 01       	movw	r16, r6
 9ee:	2c 85       	ldd	r18, Y+12	; 0x0c
 9f0:	2f 77       	andi	r18, 0x7F	; 127
 9f2:	22 2e       	mov	r2, r18
 9f4:	16 c0       	rjmp	.+44     	; 0xa22 <vfprintf+0x192>
 9f6:	38 01       	movw	r6, r16
 9f8:	f2 e0       	ldi	r31, 0x02	; 2
 9fa:	6f 0e       	add	r6, r31
 9fc:	71 1c       	adc	r7, r1
 9fe:	f8 01       	movw	r30, r16
 a00:	a0 80       	ld	r10, Z
 a02:	b1 80       	ldd	r11, Z+1	; 0x01
 a04:	26 ff       	sbrs	r18, 6
 a06:	03 c0       	rjmp	.+6      	; 0xa0e <vfprintf+0x17e>
 a08:	65 2d       	mov	r22, r5
 a0a:	70 e0       	ldi	r23, 0x00	; 0
 a0c:	02 c0       	rjmp	.+4      	; 0xa12 <vfprintf+0x182>
 a0e:	6f ef       	ldi	r22, 0xFF	; 255
 a10:	7f ef       	ldi	r23, 0xFF	; 255
 a12:	c5 01       	movw	r24, r10
 a14:	2c 87       	std	Y+12, r18	; 0x0c
 a16:	44 d1       	rcall	.+648    	; 0xca0 <strnlen_P>
 a18:	2c 01       	movw	r4, r24
 a1a:	2c 85       	ldd	r18, Y+12	; 0x0c
 a1c:	20 68       	ori	r18, 0x80	; 128
 a1e:	22 2e       	mov	r2, r18
 a20:	83 01       	movw	r16, r6
 a22:	23 fc       	sbrc	r2, 3
 a24:	19 c0       	rjmp	.+50     	; 0xa58 <vfprintf+0x1c8>
 a26:	83 2d       	mov	r24, r3
 a28:	90 e0       	ldi	r25, 0x00	; 0
 a2a:	48 16       	cp	r4, r24
 a2c:	59 06       	cpc	r5, r25
 a2e:	a0 f4       	brcc	.+40     	; 0xa58 <vfprintf+0x1c8>
 a30:	b7 01       	movw	r22, r14
 a32:	80 e2       	ldi	r24, 0x20	; 32
 a34:	90 e0       	ldi	r25, 0x00	; 0
 a36:	51 d1       	rcall	.+674    	; 0xcda <fputc>
 a38:	3a 94       	dec	r3
 a3a:	f5 cf       	rjmp	.-22     	; 0xa26 <vfprintf+0x196>
 a3c:	f5 01       	movw	r30, r10
 a3e:	27 fc       	sbrc	r2, 7
 a40:	85 91       	lpm	r24, Z+
 a42:	27 fe       	sbrs	r2, 7
 a44:	81 91       	ld	r24, Z+
 a46:	5f 01       	movw	r10, r30
 a48:	b7 01       	movw	r22, r14
 a4a:	90 e0       	ldi	r25, 0x00	; 0
 a4c:	46 d1       	rcall	.+652    	; 0xcda <fputc>
 a4e:	31 10       	cpse	r3, r1
 a50:	3a 94       	dec	r3
 a52:	f1 e0       	ldi	r31, 0x01	; 1
 a54:	4f 1a       	sub	r4, r31
 a56:	51 08       	sbc	r5, r1
 a58:	41 14       	cp	r4, r1
 a5a:	51 04       	cpc	r5, r1
 a5c:	79 f7       	brne	.-34     	; 0xa3c <vfprintf+0x1ac>
 a5e:	de c0       	rjmp	.+444    	; 0xc1c <vfprintf+0x38c>
 a60:	84 36       	cpi	r24, 0x64	; 100
 a62:	11 f0       	breq	.+4      	; 0xa68 <vfprintf+0x1d8>
 a64:	89 36       	cpi	r24, 0x69	; 105
 a66:	31 f5       	brne	.+76     	; 0xab4 <vfprintf+0x224>
 a68:	f8 01       	movw	r30, r16
 a6a:	27 ff       	sbrs	r18, 7
 a6c:	07 c0       	rjmp	.+14     	; 0xa7c <vfprintf+0x1ec>
 a6e:	60 81       	ld	r22, Z
 a70:	71 81       	ldd	r23, Z+1	; 0x01
 a72:	82 81       	ldd	r24, Z+2	; 0x02
 a74:	93 81       	ldd	r25, Z+3	; 0x03
 a76:	0c 5f       	subi	r16, 0xFC	; 252
 a78:	1f 4f       	sbci	r17, 0xFF	; 255
 a7a:	08 c0       	rjmp	.+16     	; 0xa8c <vfprintf+0x1fc>
 a7c:	60 81       	ld	r22, Z
 a7e:	71 81       	ldd	r23, Z+1	; 0x01
 a80:	88 27       	eor	r24, r24
 a82:	77 fd       	sbrc	r23, 7
 a84:	80 95       	com	r24
 a86:	98 2f       	mov	r25, r24
 a88:	0e 5f       	subi	r16, 0xFE	; 254
 a8a:	1f 4f       	sbci	r17, 0xFF	; 255
 a8c:	2f 76       	andi	r18, 0x6F	; 111
 a8e:	b2 2e       	mov	r11, r18
 a90:	97 ff       	sbrs	r25, 7
 a92:	09 c0       	rjmp	.+18     	; 0xaa6 <vfprintf+0x216>
 a94:	90 95       	com	r25
 a96:	80 95       	com	r24
 a98:	70 95       	com	r23
 a9a:	61 95       	neg	r22
 a9c:	7f 4f       	sbci	r23, 0xFF	; 255
 a9e:	8f 4f       	sbci	r24, 0xFF	; 255
 aa0:	9f 4f       	sbci	r25, 0xFF	; 255
 aa2:	20 68       	ori	r18, 0x80	; 128
 aa4:	b2 2e       	mov	r11, r18
 aa6:	2a e0       	ldi	r18, 0x0A	; 10
 aa8:	30 e0       	ldi	r19, 0x00	; 0
 aaa:	a4 01       	movw	r20, r8
 aac:	48 d1       	rcall	.+656    	; 0xd3e <__ultoa_invert>
 aae:	a8 2e       	mov	r10, r24
 ab0:	a8 18       	sub	r10, r8
 ab2:	43 c0       	rjmp	.+134    	; 0xb3a <vfprintf+0x2aa>
 ab4:	85 37       	cpi	r24, 0x75	; 117
 ab6:	29 f4       	brne	.+10     	; 0xac2 <vfprintf+0x232>
 ab8:	2f 7e       	andi	r18, 0xEF	; 239
 aba:	b2 2e       	mov	r11, r18
 abc:	2a e0       	ldi	r18, 0x0A	; 10
 abe:	30 e0       	ldi	r19, 0x00	; 0
 ac0:	25 c0       	rjmp	.+74     	; 0xb0c <vfprintf+0x27c>
 ac2:	f2 2f       	mov	r31, r18
 ac4:	f9 7f       	andi	r31, 0xF9	; 249
 ac6:	bf 2e       	mov	r11, r31
 ac8:	8f 36       	cpi	r24, 0x6F	; 111
 aca:	c1 f0       	breq	.+48     	; 0xafc <vfprintf+0x26c>
 acc:	18 f4       	brcc	.+6      	; 0xad4 <vfprintf+0x244>
 ace:	88 35       	cpi	r24, 0x58	; 88
 ad0:	79 f0       	breq	.+30     	; 0xaf0 <vfprintf+0x260>
 ad2:	ad c0       	rjmp	.+346    	; 0xc2e <vfprintf+0x39e>
 ad4:	80 37       	cpi	r24, 0x70	; 112
 ad6:	19 f0       	breq	.+6      	; 0xade <vfprintf+0x24e>
 ad8:	88 37       	cpi	r24, 0x78	; 120
 ada:	21 f0       	breq	.+8      	; 0xae4 <vfprintf+0x254>
 adc:	a8 c0       	rjmp	.+336    	; 0xc2e <vfprintf+0x39e>
 ade:	2f 2f       	mov	r18, r31
 ae0:	20 61       	ori	r18, 0x10	; 16
 ae2:	b2 2e       	mov	r11, r18
 ae4:	b4 fe       	sbrs	r11, 4
 ae6:	0d c0       	rjmp	.+26     	; 0xb02 <vfprintf+0x272>
 ae8:	8b 2d       	mov	r24, r11
 aea:	84 60       	ori	r24, 0x04	; 4
 aec:	b8 2e       	mov	r11, r24
 aee:	09 c0       	rjmp	.+18     	; 0xb02 <vfprintf+0x272>
 af0:	24 ff       	sbrs	r18, 4
 af2:	0a c0       	rjmp	.+20     	; 0xb08 <vfprintf+0x278>
 af4:	9f 2f       	mov	r25, r31
 af6:	96 60       	ori	r25, 0x06	; 6
 af8:	b9 2e       	mov	r11, r25
 afa:	06 c0       	rjmp	.+12     	; 0xb08 <vfprintf+0x278>
 afc:	28 e0       	ldi	r18, 0x08	; 8
 afe:	30 e0       	ldi	r19, 0x00	; 0
 b00:	05 c0       	rjmp	.+10     	; 0xb0c <vfprintf+0x27c>
 b02:	20 e1       	ldi	r18, 0x10	; 16
 b04:	30 e0       	ldi	r19, 0x00	; 0
 b06:	02 c0       	rjmp	.+4      	; 0xb0c <vfprintf+0x27c>
 b08:	20 e1       	ldi	r18, 0x10	; 16
 b0a:	32 e0       	ldi	r19, 0x02	; 2
 b0c:	f8 01       	movw	r30, r16
 b0e:	b7 fe       	sbrs	r11, 7
 b10:	07 c0       	rjmp	.+14     	; 0xb20 <vfprintf+0x290>
 b12:	60 81       	ld	r22, Z
 b14:	71 81       	ldd	r23, Z+1	; 0x01
 b16:	82 81       	ldd	r24, Z+2	; 0x02
 b18:	93 81       	ldd	r25, Z+3	; 0x03
 b1a:	0c 5f       	subi	r16, 0xFC	; 252
 b1c:	1f 4f       	sbci	r17, 0xFF	; 255
 b1e:	06 c0       	rjmp	.+12     	; 0xb2c <vfprintf+0x29c>
 b20:	60 81       	ld	r22, Z
 b22:	71 81       	ldd	r23, Z+1	; 0x01
 b24:	80 e0       	ldi	r24, 0x00	; 0
 b26:	90 e0       	ldi	r25, 0x00	; 0
 b28:	0e 5f       	subi	r16, 0xFE	; 254
 b2a:	1f 4f       	sbci	r17, 0xFF	; 255
 b2c:	a4 01       	movw	r20, r8
 b2e:	07 d1       	rcall	.+526    	; 0xd3e <__ultoa_invert>
 b30:	a8 2e       	mov	r10, r24
 b32:	a8 18       	sub	r10, r8
 b34:	fb 2d       	mov	r31, r11
 b36:	ff 77       	andi	r31, 0x7F	; 127
 b38:	bf 2e       	mov	r11, r31
 b3a:	b6 fe       	sbrs	r11, 6
 b3c:	0b c0       	rjmp	.+22     	; 0xb54 <vfprintf+0x2c4>
 b3e:	2b 2d       	mov	r18, r11
 b40:	2e 7f       	andi	r18, 0xFE	; 254
 b42:	a5 14       	cp	r10, r5
 b44:	50 f4       	brcc	.+20     	; 0xb5a <vfprintf+0x2ca>
 b46:	b4 fe       	sbrs	r11, 4
 b48:	0a c0       	rjmp	.+20     	; 0xb5e <vfprintf+0x2ce>
 b4a:	b2 fc       	sbrc	r11, 2
 b4c:	08 c0       	rjmp	.+16     	; 0xb5e <vfprintf+0x2ce>
 b4e:	2b 2d       	mov	r18, r11
 b50:	2e 7e       	andi	r18, 0xEE	; 238
 b52:	05 c0       	rjmp	.+10     	; 0xb5e <vfprintf+0x2ce>
 b54:	7a 2c       	mov	r7, r10
 b56:	2b 2d       	mov	r18, r11
 b58:	03 c0       	rjmp	.+6      	; 0xb60 <vfprintf+0x2d0>
 b5a:	7a 2c       	mov	r7, r10
 b5c:	01 c0       	rjmp	.+2      	; 0xb60 <vfprintf+0x2d0>
 b5e:	75 2c       	mov	r7, r5
 b60:	24 ff       	sbrs	r18, 4
 b62:	0d c0       	rjmp	.+26     	; 0xb7e <vfprintf+0x2ee>
 b64:	fe 01       	movw	r30, r28
 b66:	ea 0d       	add	r30, r10
 b68:	f1 1d       	adc	r31, r1
 b6a:	80 81       	ld	r24, Z
 b6c:	80 33       	cpi	r24, 0x30	; 48
 b6e:	11 f4       	brne	.+4      	; 0xb74 <vfprintf+0x2e4>
 b70:	29 7e       	andi	r18, 0xE9	; 233
 b72:	09 c0       	rjmp	.+18     	; 0xb86 <vfprintf+0x2f6>
 b74:	22 ff       	sbrs	r18, 2
 b76:	06 c0       	rjmp	.+12     	; 0xb84 <vfprintf+0x2f4>
 b78:	73 94       	inc	r7
 b7a:	73 94       	inc	r7
 b7c:	04 c0       	rjmp	.+8      	; 0xb86 <vfprintf+0x2f6>
 b7e:	82 2f       	mov	r24, r18
 b80:	86 78       	andi	r24, 0x86	; 134
 b82:	09 f0       	breq	.+2      	; 0xb86 <vfprintf+0x2f6>
 b84:	73 94       	inc	r7
 b86:	23 fd       	sbrc	r18, 3
 b88:	12 c0       	rjmp	.+36     	; 0xbae <vfprintf+0x31e>
 b8a:	20 ff       	sbrs	r18, 0
 b8c:	06 c0       	rjmp	.+12     	; 0xb9a <vfprintf+0x30a>
 b8e:	5a 2c       	mov	r5, r10
 b90:	73 14       	cp	r7, r3
 b92:	18 f4       	brcc	.+6      	; 0xb9a <vfprintf+0x30a>
 b94:	53 0c       	add	r5, r3
 b96:	57 18       	sub	r5, r7
 b98:	73 2c       	mov	r7, r3
 b9a:	73 14       	cp	r7, r3
 b9c:	60 f4       	brcc	.+24     	; 0xbb6 <vfprintf+0x326>
 b9e:	b7 01       	movw	r22, r14
 ba0:	80 e2       	ldi	r24, 0x20	; 32
 ba2:	90 e0       	ldi	r25, 0x00	; 0
 ba4:	2c 87       	std	Y+12, r18	; 0x0c
 ba6:	99 d0       	rcall	.+306    	; 0xcda <fputc>
 ba8:	73 94       	inc	r7
 baa:	2c 85       	ldd	r18, Y+12	; 0x0c
 bac:	f6 cf       	rjmp	.-20     	; 0xb9a <vfprintf+0x30a>
 bae:	73 14       	cp	r7, r3
 bb0:	10 f4       	brcc	.+4      	; 0xbb6 <vfprintf+0x326>
 bb2:	37 18       	sub	r3, r7
 bb4:	01 c0       	rjmp	.+2      	; 0xbb8 <vfprintf+0x328>
 bb6:	31 2c       	mov	r3, r1
 bb8:	24 ff       	sbrs	r18, 4
 bba:	11 c0       	rjmp	.+34     	; 0xbde <vfprintf+0x34e>
 bbc:	b7 01       	movw	r22, r14
 bbe:	80 e3       	ldi	r24, 0x30	; 48
 bc0:	90 e0       	ldi	r25, 0x00	; 0
 bc2:	2c 87       	std	Y+12, r18	; 0x0c
 bc4:	8a d0       	rcall	.+276    	; 0xcda <fputc>
 bc6:	2c 85       	ldd	r18, Y+12	; 0x0c
 bc8:	22 ff       	sbrs	r18, 2
 bca:	16 c0       	rjmp	.+44     	; 0xbf8 <vfprintf+0x368>
 bcc:	21 ff       	sbrs	r18, 1
 bce:	03 c0       	rjmp	.+6      	; 0xbd6 <vfprintf+0x346>
 bd0:	88 e5       	ldi	r24, 0x58	; 88
 bd2:	90 e0       	ldi	r25, 0x00	; 0
 bd4:	02 c0       	rjmp	.+4      	; 0xbda <vfprintf+0x34a>
 bd6:	88 e7       	ldi	r24, 0x78	; 120
 bd8:	90 e0       	ldi	r25, 0x00	; 0
 bda:	b7 01       	movw	r22, r14
 bdc:	0c c0       	rjmp	.+24     	; 0xbf6 <vfprintf+0x366>
 bde:	82 2f       	mov	r24, r18
 be0:	86 78       	andi	r24, 0x86	; 134
 be2:	51 f0       	breq	.+20     	; 0xbf8 <vfprintf+0x368>
 be4:	21 fd       	sbrc	r18, 1
 be6:	02 c0       	rjmp	.+4      	; 0xbec <vfprintf+0x35c>
 be8:	80 e2       	ldi	r24, 0x20	; 32
 bea:	01 c0       	rjmp	.+2      	; 0xbee <vfprintf+0x35e>
 bec:	8b e2       	ldi	r24, 0x2B	; 43
 bee:	27 fd       	sbrc	r18, 7
 bf0:	8d e2       	ldi	r24, 0x2D	; 45
 bf2:	b7 01       	movw	r22, r14
 bf4:	90 e0       	ldi	r25, 0x00	; 0
 bf6:	71 d0       	rcall	.+226    	; 0xcda <fputc>
 bf8:	a5 14       	cp	r10, r5
 bfa:	30 f4       	brcc	.+12     	; 0xc08 <vfprintf+0x378>
 bfc:	b7 01       	movw	r22, r14
 bfe:	80 e3       	ldi	r24, 0x30	; 48
 c00:	90 e0       	ldi	r25, 0x00	; 0
 c02:	6b d0       	rcall	.+214    	; 0xcda <fputc>
 c04:	5a 94       	dec	r5
 c06:	f8 cf       	rjmp	.-16     	; 0xbf8 <vfprintf+0x368>
 c08:	aa 94       	dec	r10
 c0a:	f4 01       	movw	r30, r8
 c0c:	ea 0d       	add	r30, r10
 c0e:	f1 1d       	adc	r31, r1
 c10:	80 81       	ld	r24, Z
 c12:	b7 01       	movw	r22, r14
 c14:	90 e0       	ldi	r25, 0x00	; 0
 c16:	61 d0       	rcall	.+194    	; 0xcda <fputc>
 c18:	a1 10       	cpse	r10, r1
 c1a:	f6 cf       	rjmp	.-20     	; 0xc08 <vfprintf+0x378>
 c1c:	33 20       	and	r3, r3
 c1e:	09 f4       	brne	.+2      	; 0xc22 <vfprintf+0x392>
 c20:	5d ce       	rjmp	.-838    	; 0x8dc <vfprintf+0x4c>
 c22:	b7 01       	movw	r22, r14
 c24:	80 e2       	ldi	r24, 0x20	; 32
 c26:	90 e0       	ldi	r25, 0x00	; 0
 c28:	58 d0       	rcall	.+176    	; 0xcda <fputc>
 c2a:	3a 94       	dec	r3
 c2c:	f7 cf       	rjmp	.-18     	; 0xc1c <vfprintf+0x38c>
 c2e:	f7 01       	movw	r30, r14
 c30:	86 81       	ldd	r24, Z+6	; 0x06
 c32:	97 81       	ldd	r25, Z+7	; 0x07
 c34:	02 c0       	rjmp	.+4      	; 0xc3a <vfprintf+0x3aa>
 c36:	8f ef       	ldi	r24, 0xFF	; 255
 c38:	9f ef       	ldi	r25, 0xFF	; 255
 c3a:	2c 96       	adiw	r28, 0x0c	; 12
 c3c:	0f b6       	in	r0, 0x3f	; 63
 c3e:	f8 94       	cli
 c40:	de bf       	out	0x3e, r29	; 62
 c42:	0f be       	out	0x3f, r0	; 63
 c44:	cd bf       	out	0x3d, r28	; 61
 c46:	df 91       	pop	r29
 c48:	cf 91       	pop	r28
 c4a:	1f 91       	pop	r17
 c4c:	0f 91       	pop	r16
 c4e:	ff 90       	pop	r15
 c50:	ef 90       	pop	r14
 c52:	df 90       	pop	r13
 c54:	cf 90       	pop	r12
 c56:	bf 90       	pop	r11
 c58:	af 90       	pop	r10
 c5a:	9f 90       	pop	r9
 c5c:	8f 90       	pop	r8
 c5e:	7f 90       	pop	r7
 c60:	6f 90       	pop	r6
 c62:	5f 90       	pop	r5
 c64:	4f 90       	pop	r4
 c66:	3f 90       	pop	r3
 c68:	2f 90       	pop	r2
 c6a:	08 95       	ret

00000c6c <calloc>:
 c6c:	0f 93       	push	r16
 c6e:	1f 93       	push	r17
 c70:	cf 93       	push	r28
 c72:	df 93       	push	r29
 c74:	86 9f       	mul	r24, r22
 c76:	80 01       	movw	r16, r0
 c78:	87 9f       	mul	r24, r23
 c7a:	10 0d       	add	r17, r0
 c7c:	96 9f       	mul	r25, r22
 c7e:	10 0d       	add	r17, r0
 c80:	11 24       	eor	r1, r1
 c82:	c8 01       	movw	r24, r16
 c84:	83 dc       	rcall	.-1786   	; 0x58c <malloc>
 c86:	ec 01       	movw	r28, r24
 c88:	00 97       	sbiw	r24, 0x00	; 0
 c8a:	21 f0       	breq	.+8      	; 0xc94 <calloc+0x28>
 c8c:	a8 01       	movw	r20, r16
 c8e:	60 e0       	ldi	r22, 0x00	; 0
 c90:	70 e0       	ldi	r23, 0x00	; 0
 c92:	11 d0       	rcall	.+34     	; 0xcb6 <memset>
 c94:	ce 01       	movw	r24, r28
 c96:	df 91       	pop	r29
 c98:	cf 91       	pop	r28
 c9a:	1f 91       	pop	r17
 c9c:	0f 91       	pop	r16
 c9e:	08 95       	ret

00000ca0 <strnlen_P>:
 ca0:	fc 01       	movw	r30, r24
 ca2:	05 90       	lpm	r0, Z+
 ca4:	61 50       	subi	r22, 0x01	; 1
 ca6:	70 40       	sbci	r23, 0x00	; 0
 ca8:	01 10       	cpse	r0, r1
 caa:	d8 f7       	brcc	.-10     	; 0xca2 <strnlen_P+0x2>
 cac:	80 95       	com	r24
 cae:	90 95       	com	r25
 cb0:	8e 0f       	add	r24, r30
 cb2:	9f 1f       	adc	r25, r31
 cb4:	08 95       	ret

00000cb6 <memset>:
 cb6:	dc 01       	movw	r26, r24
 cb8:	01 c0       	rjmp	.+2      	; 0xcbc <memset+0x6>
 cba:	6d 93       	st	X+, r22
 cbc:	41 50       	subi	r20, 0x01	; 1
 cbe:	50 40       	sbci	r21, 0x00	; 0
 cc0:	e0 f7       	brcc	.-8      	; 0xcba <memset+0x4>
 cc2:	08 95       	ret

00000cc4 <strnlen>:
 cc4:	fc 01       	movw	r30, r24
 cc6:	61 50       	subi	r22, 0x01	; 1
 cc8:	70 40       	sbci	r23, 0x00	; 0
 cca:	01 90       	ld	r0, Z+
 ccc:	01 10       	cpse	r0, r1
 cce:	d8 f7       	brcc	.-10     	; 0xcc6 <strnlen+0x2>
 cd0:	80 95       	com	r24
 cd2:	90 95       	com	r25
 cd4:	8e 0f       	add	r24, r30
 cd6:	9f 1f       	adc	r25, r31
 cd8:	08 95       	ret

00000cda <fputc>:
 cda:	0f 93       	push	r16
 cdc:	1f 93       	push	r17
 cde:	cf 93       	push	r28
 ce0:	df 93       	push	r29
 ce2:	18 2f       	mov	r17, r24
 ce4:	09 2f       	mov	r16, r25
 ce6:	eb 01       	movw	r28, r22
 ce8:	8b 81       	ldd	r24, Y+3	; 0x03
 cea:	81 fd       	sbrc	r24, 1
 cec:	03 c0       	rjmp	.+6      	; 0xcf4 <fputc+0x1a>
 cee:	8f ef       	ldi	r24, 0xFF	; 255
 cf0:	9f ef       	ldi	r25, 0xFF	; 255
 cf2:	20 c0       	rjmp	.+64     	; 0xd34 <fputc+0x5a>
 cf4:	82 ff       	sbrs	r24, 2
 cf6:	10 c0       	rjmp	.+32     	; 0xd18 <fputc+0x3e>
 cf8:	4e 81       	ldd	r20, Y+6	; 0x06
 cfa:	5f 81       	ldd	r21, Y+7	; 0x07
 cfc:	2c 81       	ldd	r18, Y+4	; 0x04
 cfe:	3d 81       	ldd	r19, Y+5	; 0x05
 d00:	42 17       	cp	r20, r18
 d02:	53 07       	cpc	r21, r19
 d04:	7c f4       	brge	.+30     	; 0xd24 <fputc+0x4a>
 d06:	e8 81       	ld	r30, Y
 d08:	f9 81       	ldd	r31, Y+1	; 0x01
 d0a:	9f 01       	movw	r18, r30
 d0c:	2f 5f       	subi	r18, 0xFF	; 255
 d0e:	3f 4f       	sbci	r19, 0xFF	; 255
 d10:	39 83       	std	Y+1, r19	; 0x01
 d12:	28 83       	st	Y, r18
 d14:	10 83       	st	Z, r17
 d16:	06 c0       	rjmp	.+12     	; 0xd24 <fputc+0x4a>
 d18:	e8 85       	ldd	r30, Y+8	; 0x08
 d1a:	f9 85       	ldd	r31, Y+9	; 0x09
 d1c:	81 2f       	mov	r24, r17
 d1e:	19 95       	eicall
 d20:	89 2b       	or	r24, r25
 d22:	29 f7       	brne	.-54     	; 0xcee <fputc+0x14>
 d24:	2e 81       	ldd	r18, Y+6	; 0x06
 d26:	3f 81       	ldd	r19, Y+7	; 0x07
 d28:	2f 5f       	subi	r18, 0xFF	; 255
 d2a:	3f 4f       	sbci	r19, 0xFF	; 255
 d2c:	3f 83       	std	Y+7, r19	; 0x07
 d2e:	2e 83       	std	Y+6, r18	; 0x06
 d30:	81 2f       	mov	r24, r17
 d32:	90 2f       	mov	r25, r16
 d34:	df 91       	pop	r29
 d36:	cf 91       	pop	r28
 d38:	1f 91       	pop	r17
 d3a:	0f 91       	pop	r16
 d3c:	08 95       	ret

00000d3e <__ultoa_invert>:
 d3e:	fa 01       	movw	r30, r20
 d40:	aa 27       	eor	r26, r26
 d42:	28 30       	cpi	r18, 0x08	; 8
 d44:	51 f1       	breq	.+84     	; 0xd9a <__ultoa_invert+0x5c>
 d46:	20 31       	cpi	r18, 0x10	; 16
 d48:	81 f1       	breq	.+96     	; 0xdaa <__ultoa_invert+0x6c>
 d4a:	e8 94       	clt
 d4c:	6f 93       	push	r22
 d4e:	6e 7f       	andi	r22, 0xFE	; 254
 d50:	6e 5f       	subi	r22, 0xFE	; 254
 d52:	7f 4f       	sbci	r23, 0xFF	; 255
 d54:	8f 4f       	sbci	r24, 0xFF	; 255
 d56:	9f 4f       	sbci	r25, 0xFF	; 255
 d58:	af 4f       	sbci	r26, 0xFF	; 255
 d5a:	b1 e0       	ldi	r27, 0x01	; 1
 d5c:	3e d0       	rcall	.+124    	; 0xdda <__ultoa_invert+0x9c>
 d5e:	b4 e0       	ldi	r27, 0x04	; 4
 d60:	3c d0       	rcall	.+120    	; 0xdda <__ultoa_invert+0x9c>
 d62:	67 0f       	add	r22, r23
 d64:	78 1f       	adc	r23, r24
 d66:	89 1f       	adc	r24, r25
 d68:	9a 1f       	adc	r25, r26
 d6a:	a1 1d       	adc	r26, r1
 d6c:	68 0f       	add	r22, r24
 d6e:	79 1f       	adc	r23, r25
 d70:	8a 1f       	adc	r24, r26
 d72:	91 1d       	adc	r25, r1
 d74:	a1 1d       	adc	r26, r1
 d76:	6a 0f       	add	r22, r26
 d78:	71 1d       	adc	r23, r1
 d7a:	81 1d       	adc	r24, r1
 d7c:	91 1d       	adc	r25, r1
 d7e:	a1 1d       	adc	r26, r1
 d80:	20 d0       	rcall	.+64     	; 0xdc2 <__ultoa_invert+0x84>
 d82:	09 f4       	brne	.+2      	; 0xd86 <__ultoa_invert+0x48>
 d84:	68 94       	set
 d86:	3f 91       	pop	r19
 d88:	2a e0       	ldi	r18, 0x0A	; 10
 d8a:	26 9f       	mul	r18, r22
 d8c:	11 24       	eor	r1, r1
 d8e:	30 19       	sub	r19, r0
 d90:	30 5d       	subi	r19, 0xD0	; 208
 d92:	31 93       	st	Z+, r19
 d94:	de f6       	brtc	.-74     	; 0xd4c <__ultoa_invert+0xe>
 d96:	cf 01       	movw	r24, r30
 d98:	08 95       	ret
 d9a:	46 2f       	mov	r20, r22
 d9c:	47 70       	andi	r20, 0x07	; 7
 d9e:	40 5d       	subi	r20, 0xD0	; 208
 da0:	41 93       	st	Z+, r20
 da2:	b3 e0       	ldi	r27, 0x03	; 3
 da4:	0f d0       	rcall	.+30     	; 0xdc4 <__ultoa_invert+0x86>
 da6:	c9 f7       	brne	.-14     	; 0xd9a <__ultoa_invert+0x5c>
 da8:	f6 cf       	rjmp	.-20     	; 0xd96 <__ultoa_invert+0x58>
 daa:	46 2f       	mov	r20, r22
 dac:	4f 70       	andi	r20, 0x0F	; 15
 dae:	40 5d       	subi	r20, 0xD0	; 208
 db0:	4a 33       	cpi	r20, 0x3A	; 58
 db2:	18 f0       	brcs	.+6      	; 0xdba <__ultoa_invert+0x7c>
 db4:	49 5d       	subi	r20, 0xD9	; 217
 db6:	31 fd       	sbrc	r19, 1
 db8:	40 52       	subi	r20, 0x20	; 32
 dba:	41 93       	st	Z+, r20
 dbc:	02 d0       	rcall	.+4      	; 0xdc2 <__ultoa_invert+0x84>
 dbe:	a9 f7       	brne	.-22     	; 0xdaa <__ultoa_invert+0x6c>
 dc0:	ea cf       	rjmp	.-44     	; 0xd96 <__ultoa_invert+0x58>
 dc2:	b4 e0       	ldi	r27, 0x04	; 4
 dc4:	a6 95       	lsr	r26
 dc6:	97 95       	ror	r25
 dc8:	87 95       	ror	r24
 dca:	77 95       	ror	r23
 dcc:	67 95       	ror	r22
 dce:	ba 95       	dec	r27
 dd0:	c9 f7       	brne	.-14     	; 0xdc4 <__ultoa_invert+0x86>
 dd2:	00 97       	sbiw	r24, 0x00	; 0
 dd4:	61 05       	cpc	r22, r1
 dd6:	71 05       	cpc	r23, r1
 dd8:	08 95       	ret
 dda:	9b 01       	movw	r18, r22
 ddc:	ac 01       	movw	r20, r24
 dde:	0a 2e       	mov	r0, r26
 de0:	06 94       	lsr	r0
 de2:	57 95       	ror	r21
 de4:	47 95       	ror	r20
 de6:	37 95       	ror	r19
 de8:	27 95       	ror	r18
 dea:	ba 95       	dec	r27
 dec:	c9 f7       	brne	.-14     	; 0xde0 <__ultoa_invert+0xa2>
 dee:	62 0f       	add	r22, r18
 df0:	73 1f       	adc	r23, r19
 df2:	84 1f       	adc	r24, r20
 df4:	95 1f       	adc	r25, r21
 df6:	a0 1d       	adc	r26, r0
 df8:	08 95       	ret

00000dfa <_exit>:
 dfa:	f8 94       	cli

00000dfc <__stop_program>:
 dfc:	ff cf       	rjmp	.-2      	; 0xdfc <__stop_program>
