/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [31:0] _00_;
  reg [11:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~celloutsig_0_4z[1];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_13z = ~in_data[20];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 32'd0;
    else _00_ <= { in_data[87:57], celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[23:21] };
  assign celloutsig_0_21z = { in_data[33:32], celloutsig_0_15z } / { 1'h1, _01_[4:3] };
  assign celloutsig_1_9z = { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_5z, _02_, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_8z[4:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_6z = in_data[65:39] || { in_data[38:15], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[9:4] < in_data[95:90];
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_12z } < in_data[86:82];
  assign celloutsig_1_4z = { in_data[136:126], celloutsig_1_1z } < { celloutsig_1_2z, celloutsig_1_0z, _02_ };
  assign celloutsig_1_13z = { _02_[5:0], celloutsig_1_7z } % { 1'h1, celloutsig_1_11z[8:3] };
  assign celloutsig_0_4z = in_data[90:88] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[12:10], celloutsig_1_7z, _02_, celloutsig_1_1z } % { 1'h1, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_12z = _00_[19] ? { celloutsig_0_9z, celloutsig_0_4z } : { _00_[4:2], celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_2z != { celloutsig_0_8z[1], celloutsig_0_8z };
  assign celloutsig_0_22z = | { _00_[31:16], celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_1_1z = | { in_data[181:173], celloutsig_1_0z };
  assign celloutsig_1_10z = | { in_data[156], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_15z = celloutsig_0_0z & celloutsig_0_9z;
  assign celloutsig_0_17z = celloutsig_0_6z & celloutsig_0_13z;
  assign celloutsig_1_0z = in_data[128] & in_data[156];
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_5z;
  assign celloutsig_1_5z = | celloutsig_1_2z;
  assign celloutsig_1_7z = | { _02_, celloutsig_1_0z };
  assign celloutsig_1_8z = { _02_[2], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z } << { in_data[182:178], celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z } <<< celloutsig_0_2z[3:1];
  assign celloutsig_1_18z = { celloutsig_1_11z[9:7], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z } ~^ { celloutsig_1_13z[2:0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_11z[6:4] ~^ _02_[5:3];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ in_data[126:124];
  assign { out_data[138:128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
