verilog xil_defaultlib --include "../../../../ibert_bank_all.srcs/sources_1/ip/ibert_bank_all/hdl/verilog" --include "../../../../ibert_bank_all.srcs/sources_1/ip/ibert_bank_all/synth" \
"/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all.srcs/sources_1/ip/ibert_bank_all/ibert_bank_all_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
