
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238764                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488964                       # Number of bytes of host memory used
host_op_rate                                   276630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17335.65                       # Real time elapsed on the host
host_tick_rate                               59605750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4139126359                       # Number of instructions simulated
sim_ops                                    4795557489                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   119                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5168533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10336868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     91.061546                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       163826569                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    179907520                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1848674                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    311739813                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     13328540                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13511755                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       183215                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       414088255                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        36811648                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         704621994                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        690723109                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1786946                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          399417759                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     148932546                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     17548871                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     94395263                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2139126358                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2477548573                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2465674174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.004816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.198220                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1807589637     73.31%     73.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    207059393      8.40%     81.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    117187668      4.75%     86.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     43773887      1.78%     88.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     68723844      2.79%     91.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22212755      0.90%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     23988444      0.97%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26206000      1.06%     93.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    148932546      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2465674174                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     35163601                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2078979067                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             464824380                       # Number of loads committed
system.switch_cpus.commit.membars            19498416                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1429282781     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     74041906      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     32427389      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     21448717      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      8827471      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     29247990      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     35198279      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4925595      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     30538090      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1949783      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       121860      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    464824380     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    344714332     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2477548573                       # Class of committed instruction
system.switch_cpus.commit.refs              809538712                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         290031834                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2139126358                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2477548573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.158393                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.158393                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1916933623                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         61750                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    163240459                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2589875092                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        151848012                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         333550521                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1826775                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5870                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      73789116                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           414088255                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         282595068                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2192109632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        458844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2262385343                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3777006                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.167109                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    283949865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    213966757                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.913007                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477948050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.053852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.406469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1981246834     79.96%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         55513182      2.24%     82.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         40217218      1.62%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         67786916      2.74%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         50103745      2.02%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         27100381      1.09%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         44397720      1.79%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         22877257      0.92%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        188704797      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477948050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2109528                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        406367069                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.034292                       # Inst execution rate
system.switch_cpus.iew.exec_refs            861233731                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          348169773                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       223736600                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     479868353                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     17611623                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    350921537                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2571910257                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     513063958                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2810543                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2562921603                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1478162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      19192355                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1826775                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      21815709                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1334                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     70809154                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        63568                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     34649485                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15043964                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      6207198                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        63568                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       996386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1113142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2524964416                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2526981964                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594440                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1500939454                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.019788                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2527474045                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2787586188                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1643591503                       # number of integer regfile writes
system.switch_cpus.ipc                       0.863265                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.863265                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1452950593     56.63%     56.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     74077017      2.89%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     34392281      1.34%     60.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     21449636      0.84%     61.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      9294444      0.36%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     30193098      1.18%     63.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     35198288      1.37%     64.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5895396      0.23%     64.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     37764158      1.47%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1949783      0.08%     66.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       121863      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    513113067     20.00%     86.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    349332458     13.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2565732146                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            56615707                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022066                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4893049      8.64%      8.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3868885      6.83%     15.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            79      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3605564      6.37%     21.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2272492      4.01%     25.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             6      0.00%     25.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       963519      1.70%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       20578653     36.35%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20433460     36.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2264517260                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6966280063                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2214212728                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2262548207                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2554298631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2565732146                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     17611626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     94361646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9962                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        62754                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    189496766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477948050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.035426                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.834546                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1615252982     65.19%     65.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    269296996     10.87%     76.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    173416418      7.00%     83.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    122666109      4.95%     88.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    110965178      4.48%     92.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     68115773      2.75%     95.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     57341397      2.31%     97.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     34029548      1.37%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     26863649      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477948050                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.035426                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      357830529                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    699757948                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    312769236                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    403786964                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     27955684                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22567059                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    479868353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    350921537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3611243604                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      202270452                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       264948160                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2690480433                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       60365771                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        186988710                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      253873953                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        192677                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4803457119                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2578607196                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2818404155                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         370897752                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      309201506                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1826775                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     665164562                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        127923689                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2772993579                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    988122088                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     23997300                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         402434712                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     17611684                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    447048343                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4888683917                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5156164805                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        370344837                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       233445399                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          319                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7721972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       499303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15443946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         499306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5147044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2141917                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3026416                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21490                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5147045                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7762050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7743352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15505402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15505402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    466681344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    469056384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    935737728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               935737728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5168535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5168535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5168535                       # Request fanout histogram
system.membus.reqLayer0.occupancy         16045079760                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16240931572                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        49143914706                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7677552                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4843459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           54                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8147805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            55                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7677498                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     23165755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23165917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1334202880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1334216576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5269348                       # Total snoops (count)
system.tol2bus.snoopTraffic                 274165632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12991320                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12491695     96.15%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 499622      3.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12991320                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10946387610                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16100199446                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            114675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    331184640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         331187456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    135493888                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      135493888                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2587380                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2587402                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1058546                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1058546                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    320510149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            320512874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     131126752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           131126752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     131126752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    320510149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           451639626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2117091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5131636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000161709636                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       120561                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       120561                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8971313                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1998104                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2587402                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1058546                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5174804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2117092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 43124                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           275859                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           167874                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           169783                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           158205                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           176737                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           171238                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           560029                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           194351                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           265727                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           514761                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          600300                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          469885                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          420524                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          298724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          325619                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          362064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           106126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            94938                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            94458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            91266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            89992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           104298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            92132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           109670                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           131726                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           349600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          185812                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          157668                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          163850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          101756                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          108720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          135058                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                127854559102                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               25658400000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           224073559102                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24914.76                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43664.76                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2879362                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1126338                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                56.11                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.20                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5174804                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2117092                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2550616                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2549064                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  16058                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  15936                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 87965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 90881                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                119124                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                120053                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                120677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                120672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                120676                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                120669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                120660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                120819                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                121238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                121560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                121758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                122620                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                122031                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                120656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                120572                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                120566                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3243044                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   143.050393                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   134.242507                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    68.266991                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       174272      5.37%      5.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2755292     84.96%     90.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       222245      6.85%     97.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        58013      1.79%     98.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        20796      0.64%     99.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         8042      0.25%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2931      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          997      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          456      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3243044                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       120561                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     42.564826                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.371360                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.694473                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              4      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           481      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         5882      4.88%      5.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        18366     15.23%     20.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        27896     23.14%     43.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        27156     22.52%     66.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        19793     16.42%     82.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        11515      9.55%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         5549      4.60%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2455      2.04%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          955      0.79%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          360      0.30%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           99      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           42      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       120561                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       120561                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.560156                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.532827                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.969928                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           29624     24.57%     24.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2653      2.20%     26.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           82575     68.49%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2707      2.25%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2874      2.38%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              94      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              34      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       120561                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             328427520                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2759936                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              135492480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              331187456                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           135493888                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      317.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      131.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   320.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   131.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.51                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304506152                       # Total gap between requests
system.mem_ctrls0.avgGap                    283411.75                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    328424704                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    135492480                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2725.236831401428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 317839168.921488583088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 131125389.514886841178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5174760                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2117092                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1613190                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 224071945912                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24122047036858                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     36663.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43300.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  11393953.14                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         14316685320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7609491120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        23259292560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6964471800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    431919800520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     33066937440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      598704323880                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       579.407342                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  82246065536                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 916554544740                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8838691680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4697860860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13380902640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4086633600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    419312640270                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     43683598560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      575567972730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       557.016704                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 109878808540                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 888921801736                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    330381056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         330385024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    138671488                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      138671488                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2581102                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2581133                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1083371                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1083371                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    319732465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            319736305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     134201934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           134201934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     134201934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    319732465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           453938240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2166738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5118542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000161438188                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       123299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       123299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8978967                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2045056                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2581133                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1083371                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5162266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2166742                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 43662                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           235196                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           162042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           186222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           185043                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           167195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           166320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           564695                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           187013                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           242331                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           522008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          610877                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          510077                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          398489                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          295826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          314344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          370926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            99342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            89764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           112344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           116586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           117314                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           103296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           109180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            90364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           120956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           342755                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          201492                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          153472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          133060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          110776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          102896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          163122                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                126815586163                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               25593020000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           222789411163                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24775.42                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43525.42                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2884919                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1151351                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                56.36                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.14                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5162266                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2166742                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2551783                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2550108                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   8363                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8257                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 90580                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 93649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                121827                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                122728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                123396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                123393                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                123399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                123405                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                123418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                123609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                124064                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                124473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                124640                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                125360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                124742                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                123395                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                123319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                123306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3977                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3249044                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   143.506385                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   134.484868                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    68.978368                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       177700      5.47%      5.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2747910     84.58%     90.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       229136      7.05%     97.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        60555      1.86%     98.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        21265      0.65%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         8079      0.25%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2959      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1012      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          428      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3249044                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       123299                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     41.513654                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.360896                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.397080                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            79      0.06%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          617      0.50%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2047      1.66%      2.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         4762      3.86%      6.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         8375      6.79%     12.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        11931      9.68%     22.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        14133     11.46%     34.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        15421     12.51%     46.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        14930     12.11%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        12981     10.53%     69.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        10708      8.68%     77.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         8415      6.82%     84.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         6214      5.04%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         4446      3.61%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         2925      2.37%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         2087      1.69%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1248      1.01%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          786      0.64%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          479      0.39%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          311      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          174      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95          100      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           53      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           37      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::124-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       123299                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       123299                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.572884                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.545757                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.966686                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           29598     24.01%     24.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2822      2.29%     26.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           84870     68.83%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2833      2.30%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3051      2.47%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              87      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              34      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       123299                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             327590656                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2794368                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              138670016                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              330385024                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           138671488                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      317.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      134.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   319.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   134.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304602479                       # Total gap between requests
system.mem_ctrls1.avgGap                    281976.66                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    327586688                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    138670016                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3840.106444247467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 317028163.215343832970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 134200509.593119785190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5162204                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2166742                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2452692                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 222786958471                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24110465450543                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39559.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     43157.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  11127520.24                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14207257680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7551317565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        23311228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6934921380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    432339566760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     32713260000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      598625197425                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       579.330766                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  81351653289                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 917448956987                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8990980740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4778804415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13235603640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4375351800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    418261764900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     44568547200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      575778697815                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       557.220637                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 112180150112                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 886620460164                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2553436                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2553436                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2553436                       # number of overall hits
system.l2.overall_hits::total                 2553436                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5168483                       # number of demand (read+write) misses
system.l2.demand_misses::total                5168536                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5168483                       # number of overall misses
system.l2.overall_misses::total               5168536                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4798002                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 489696785523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     489701583525                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4798002                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 489696785523                       # number of overall miss cycles
system.l2.overall_miss_latency::total    489701583525                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7721919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7721972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7721919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7721972                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.669326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.669329                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.669326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.669329                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90528.339623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94746.714950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94746.671693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90528.339623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94746.714950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94746.671693                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2141917                       # number of writebacks
system.l2.writebacks::total                   2141917                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5168482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5168535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5168482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5168535                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4344174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 445520293625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 445524637799                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4344174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 445520293625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 445524637799                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.669326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.669328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.669326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.669328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81965.547170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86199.447657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86199.404241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81965.547170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86199.447657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86199.404241                       # average overall mshr miss latency
system.l2.replacements                        5269346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2701542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2701542                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2701542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2701542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       398175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        398175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        22931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22931                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21490                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2107687719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2107687719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        44421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.483780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98077.604421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98077.604421                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1923982067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1923982067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.483780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.483780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89529.179479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89529.179479                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4798002                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4798002                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90528.339623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90528.339623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4344174                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4344174                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81965.547170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81965.547170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2530505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2530505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5146993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5146993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 487589097804                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 487589097804                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7677498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7677498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.670400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.670400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94732.807642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94732.807642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5146992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5146992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 443596311558                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 443596311558                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.670400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.670400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86185.545180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86185.545180                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    15047371                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5269858                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.855366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.959981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.040997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   500.996079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.978508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 252369250                       # Number of tag accesses
system.l2.tags.data_accesses                252369250                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    282594994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2282799387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204393                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    282594994                       # number of overall hits
system.cpu.icache.overall_hits::total      2282799387                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           73                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            938                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           73                       # number of overall misses
system.cpu.icache.overall_misses::total           938                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6209964                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6209964                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6209964                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6209964                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    282595067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2282800325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    282595067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2282800325                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        85068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6620.430704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        85068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6620.430704                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.icache.writebacks::total               295                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4869726                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4869726                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4869726                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4869726                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88540.472727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88540.472727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88540.472727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88540.472727                       # average overall mshr miss latency
system.cpu.icache.replacements                    295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    282594994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2282799387                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           73                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6209964                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6209964                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    282595067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2282800325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        85068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6620.430704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4869726                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4869726                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88540.472727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88540.472727                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.443176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2282800307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               920                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2481304.681522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   596.755706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.687470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89029213595                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89029213595                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718235994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    694027378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1412263372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718235994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    694027378                       # number of overall hits
system.cpu.dcache.overall_hits::total      1412263372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7282369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     27399441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       34681810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7282369                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     27399441                       # number of overall misses
system.cpu.dcache.overall_misses::total      34681810                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2086692270120                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2086692270120                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2086692270120                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2086692270120                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    721426819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1446945182                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    721426819                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1446945182                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037980                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023969                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76158.205933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60166.763791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76158.205933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60166.763791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        52863                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5578                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.186805                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   126.772727                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5563182                       # number of writebacks
system.cpu.dcache.writebacks::total           5563182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     19677609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     19677609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     19677609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     19677609                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7721832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7721832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7721832                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7721832                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 522547441289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 522547441289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 522547441289                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 522547441289                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67671.433578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67671.433578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67671.433578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67671.433578                       # average overall mshr miss latency
system.cpu.dcache.replacements               15004130                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411987411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    367006316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       778993727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6833275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     27254923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34088198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2074294692600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2074294692600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    394261239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    813081925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.069129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76107.156590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60850.816831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     19577511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     19577511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7677412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7677412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 520181010909                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 520181010909                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67754.734396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67754.734396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306248583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    327021062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      633269645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       449094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       144518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       593612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12397577520                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12397577520                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    327165580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    633863257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000936                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85785.698114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20884.984670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       100098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        44420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2366430380                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2366430380                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53273.984241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53273.984241                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17548748                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33576423                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          186                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14355642                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14355642                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17548934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33576708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 77180.870968                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 50370.673684                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           99                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           87                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4531956                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4531956                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 52091.448276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52091.448276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17548752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33576526                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17548752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33576526                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1494420707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15004386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.598924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.323825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.675494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.555952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.444045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       48466153698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      48466153698                       # Number of data accesses

---------- End Simulation Statistics   ----------
