//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_25,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_26,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_27,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_28,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_29,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_30
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<133>;
	.reg .b32 	%r<160>;
	.reg .f32 	%f<217>;
	.reg .b64 	%rd<402>;
	.loc	1 19 0                          // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd169, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_0];
	ld.param.u64 	%rd170, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_1];
$L__tmp0:
	.loc	1 21 28                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:21:33
	shl.b32 	%r119, %r1, 9;
	ld.param.u64 	%rd171, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_2];
	ld.param.u64 	%rd172, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_3];
	.loc	1 22 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:22:36
	mov.u32 	%r120, %tid.x;
	shl.b32 	%r121, %r120, 2;
	ld.param.u64 	%rd173, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_4];
	and.b32  	%r122, %r121, 508;
	ld.param.u64 	%rd174, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_5];
	.loc	1 22 23                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:22:23
	or.b32  	%r123, %r119, %r122;
	ld.param.u64 	%rd175, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_6];
	or.b32  	%r124, %r123, 2;
	ld.param.u64 	%rd176, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_7];
	.loc	1 25 21                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:25:21
	bfe.s32 	%r125, %r1, 22, 1;
	shr.u32 	%r126, %r125, 24;
	add.s32 	%r127, %r123, %r126;
	shr.s32 	%r128, %r127, 8;
	ld.param.u64 	%rd177, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_8];
	.loc	1 25 28                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:25:28
	mul.hi.s32 	%r129, %r128, 715827883;
	shr.u32 	%r130, %r129, 31;
	shr.u32 	%r131, %r129, 3;
	add.s32 	%r132, %r131, %r130;
	mul.lo.s32 	%r133, %r132, 48;
	sub.s32 	%r134, %r128, %r133;
	ld.param.u64 	%rd178, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_9];
	ld.param.u64 	%rd179, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_10];
	.loc	1 26 21                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:26:21
	shr.s32 	%r136, %r123, 31;
	shr.u32 	%r137, %r136, 28;
	add.s32 	%r138, %r123, %r137;
	shr.s32 	%r139, %r138, 4;
	ld.param.u64 	%rd180, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_11];
	.loc	1 26 27                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:26:27
	shr.u32 	%r140, %r139, 28;
	add.s32 	%r141, %r139, %r140;
	and.b32  	%r142, %r141, -16;
	sub.s32 	%r143, %r139, %r142;
	ld.param.u64 	%rd181, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_12];
	.loc	1 27 19                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:27:19
	and.b32  	%r144, %r138, -16;
	ld.param.u64 	%rd182, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_13];
	sub.s32 	%r145, %r123, %r144;
	ld.param.u64 	%rd183, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_14];
	shr.u32 	%r146, %r125, 28;
	add.s32 	%r147, %r124, %r146;
	and.b32  	%r148, %r147, -16;
	sub.s32 	%r149, %r124, %r148;
	ld.param.u64 	%rd184, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_15];
	.loc	1 29 30                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:29:30
	cvt.s64.s32 	%rd185, %r123;
	ld.param.u64 	%rd186, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_16];
	mul.wide.s32 	%rd187, %r123, 4;
	add.s64 	%rd1, %rd170, %rd187;
	ld.param.u64 	%rd188, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_17];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd189, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_18];
	ld.param.u64 	%rd190, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_19];
	.loc	1 30 30                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:30:30
	mul.wide.s32 	%rd191, %r134, 4;
	add.s64 	%rd2, %rd171, %rd191;
	ld.param.u64 	%rd192, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_20];
	.loc	1 30 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:30:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd193, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_21];
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd194, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_22];
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd195, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_23];
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd196, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_24];
	.loc	1 31 30                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:31:30
	add.s64 	%rd6, %rd172, %rd191;
	ld.param.u64 	%rd197, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_25];
	.loc	1 31 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:31:35
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	ld.param.u64 	%rd198, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_26];
	mov.b32 	%f1, %r10;
	ld.param.u64 	%rd199, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_27];
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd6 + 0 ];
	// end inline asm
	ld.param.u64 	%rd200, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_28];
	mov.b32 	%f2, %r11;
	ld.param.u64 	%rd201, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_47_param_29];
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r13;
	.loc	1 32 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:32:31
	add.s64 	%rd10, %rd173, %rd191;
	.loc	1 32 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:32:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:33:31
	add.s64 	%rd14, %rd174, %rd191;
	.loc	1 33 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:33:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 34 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:34:31
	add.s64 	%rd18, %rd175, %rd187;
	.loc	1 34 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:34:36
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	@%p1 ld.global.v4.b32 { %r22, %r23, %r24, %r25 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:35:31
	mul.wide.s32 	%rd202, %r143, 8;
	add.s64 	%rd20, %rd176, %rd202;
	.loc	1 35 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:35:36
	// begin inline asm
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd21 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd23, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd23 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd25, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd25 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:36:31
	mul.wide.s32 	%rd203, %r145, 8;
	add.s64 	%rd29, %rd177, %rd203;
	mul.wide.s32 	%rd204, %r149, 8;
	add.s64 	%rd32, %rd177, %rd204;
	.loc	1 36 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:36:36
	// begin inline asm
	mov.u64 %rd27, 0x0;
	mov.u64 %rd28, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd27, %rd28 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd30, 0x0;
	mov.u64 %rd31, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd30, %rd31 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:37:31
	add.s64 	%rd35, %rd179, %rd203;
	add.s64 	%rd38, %rd179, %rd204;
	.loc	1 37 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:37:36
	// begin inline asm
	mov.u64 %rd33, 0x0;
	mov.u64 %rd34, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd33, %rd34 }, [ %rd35 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd36, 0x0;
	mov.u64 %rd37, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd36, %rd37 }, [ %rd38 + 0 ];
	// end inline asm
	.loc	1 38 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:38:32
	mul.wide.s32 	%rd205, %r145, 4;
	add.s64 	%rd39, %rd180, %rd205;
	.loc	1 38 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:38:37
	// begin inline asm
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r26, %r27, %r28, %r29 }, [ %rd39 + 0 ];
	// end inline asm
	.loc	1 39 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:39:32
	add.s64 	%rd41, %rd181, %rd202;
	.loc	1 39 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:39:37
	// begin inline asm
	mov.u64 %rd40, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd40 }, [ %rd41 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd42, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd42 }, [ %rd41 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd44, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd44 }, [ %rd41 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd46, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd46 }, [ %rd41 + 0 ];
	// end inline asm
	.loc	1 40 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:40:32
	mul.wide.s32 	%rd206, %r143, 4;
	add.s64 	%rd48, %rd182, %rd206;
	.loc	1 40 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:40:37
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r30 }, [ %rd48 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r31 }, [ %rd48 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r32 }, [ %rd48 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r33 }, [ %rd48 + 0 ];
	// end inline asm
	.loc	1 41 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:41:32
	add.s64 	%rd53, %rd183, %rd202;
	.loc	1 41 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:41:37
	// begin inline asm
	mov.u64 %rd52, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd52 }, [ %rd53 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd54, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd54 }, [ %rd53 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd56, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd56 }, [ %rd53 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd58, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd58 }, [ %rd53 + 0 ];
	// end inline asm
	.loc	1 42 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:42:32
	add.s64 	%rd62, %rd184, %rd203;
	add.s64 	%rd65, %rd184, %rd204;
	.loc	1 42 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:42:37
	// begin inline asm
	mov.u64 %rd60, 0x0;
	mov.u64 %rd61, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd60, %rd61 }, [ %rd62 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd63, 0x0;
	mov.u64 %rd64, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd63, %rd64 }, [ %rd65 + 0 ];
	// end inline asm
	.loc	1 43 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:43:32
	add.s64 	%rd68, %rd188, %rd203;
	add.s64 	%rd71, %rd188, %rd204;
	.loc	1 43 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:43:37
	// begin inline asm
	mov.u64 %rd66, 0x0;
	mov.u64 %rd67, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd66, %rd67 }, [ %rd68 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd69, 0x0;
	mov.u64 %rd70, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd69, %rd70 }, [ %rd71 + 0 ];
	// end inline asm
	.loc	1 44 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:44:32
	add.s64 	%rd72, %rd189, %rd205;
	.loc	1 44 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:44:37
	// begin inline asm
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r34, %r35, %r36, %r37 }, [ %rd72 + 0 ];
	// end inline asm
	.loc	1 45 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:45:32
	add.s64 	%rd74, %rd190, %rd202;
	.loc	1 45 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:45:37
	// begin inline asm
	mov.u64 %rd73, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd73 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd75, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd75 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd77, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd77 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd79, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd79 }, [ %rd74 + 0 ];
	// end inline asm
	.loc	1 46 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:46:32
	add.s64 	%rd81, %rd192, %rd206;
	.loc	1 46 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:46:37
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r38 }, [ %rd81 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r39 }, [ %rd81 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r40 }, [ %rd81 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r41 }, [ %rd81 + 0 ];
	// end inline asm
	.loc	1 47 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:47:32
	add.s64 	%rd86, %rd193, %rd202;
	.loc	1 47 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:47:37
	// begin inline asm
	mov.u64 %rd85, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd85 }, [ %rd86 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd87, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd87 }, [ %rd86 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd89, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd89 }, [ %rd86 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd91, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd91 }, [ %rd86 + 0 ];
	// end inline asm
	.loc	1 48 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:48:32
	add.s64 	%rd95, %rd194, %rd203;
	add.s64 	%rd98, %rd194, %rd204;
	.loc	1 48 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:48:37
	// begin inline asm
	mov.u64 %rd93, 0x0;
	mov.u64 %rd94, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd93, %rd94 }, [ %rd95 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd96, 0x0;
	mov.u64 %rd97, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd96, %rd97 }, [ %rd98 + 0 ];
	// end inline asm
	.loc	1 49 32                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:49:32
	add.s64 	%rd101, %rd196, %rd203;
	add.s64 	%rd104, %rd196, %rd204;
	.loc	1 49 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:49:37
	// begin inline asm
	mov.u64 %rd99, 0x0;
	mov.u64 %rd100, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd99, %rd100 }, [ %rd101 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd102, 0x0;
	mov.u64 %rd103, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd102, %rd103 }, [ %rd104 + 0 ];
	// end inline asm
	.loc	1 50 33                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:50:33
	add.s64 	%rd105, %rd197, %rd205;
	.loc	1 50 38                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:50:38
	// begin inline asm
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r42, %r43, %r44, %r45 }, [ %rd105 + 0 ];
	// end inline asm
	.loc	1 51 33                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:51:33
	add.s64 	%rd107, %rd198, %rd202;
	.loc	1 51 38                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:51:38
	// begin inline asm
	mov.u64 %rd106, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd106 }, [ %rd107 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd108, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd108 }, [ %rd107 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd110, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd110 }, [ %rd107 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd112, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd112 }, [ %rd107 + 0 ];
	// end inline asm
	.loc	1 52 33                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:52:33
	add.s64 	%rd114, %rd199, %rd206;
	.loc	1 52 38                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:52:38
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r46 }, [ %rd114 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r47, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r47 }, [ %rd114 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r48 }, [ %rd114 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r49 }, [ %rd114 + 0 ];
	// end inline asm
	.loc	1 55 18                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:55:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 56 26                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:56:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 30 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:30:35
	mov.b32 	%f13, %r9;
	mov.b32 	%f14, %r8;
	mov.b32 	%f15, %r7;
	mov.b32 	%f16, %r6;
	.loc	1 46 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:46:37
	mov.b32 	%f17, %r41;
	mov.b32 	%f18, %r49;
	mov.b32 	%f19, %r40;
	mov.b32 	%f20, %r48;
	mov.b32 	%f21, %r39;
	mov.b32 	%f22, %r47;
	mov.b32 	%f23, %r38;
	mov.b32 	%f24, %r46;
	.loc	1 40 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:40:37
	mov.b32 	%f25, %r30;
	mov.b32 	%f26, %r31;
	mov.b32 	%f27, %r32;
	mov.b32 	%f28, %r33;
	.loc	1 33 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:33:36
	mov.b32 	%f29, %r21;
	mov.b32 	%f30, %r20;
	mov.b32 	%f31, %r19;
	mov.b32 	%f32, %r18;
	.loc	1 32 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:32:36
	mov.b32 	%f33, %r17;
	mov.b32 	%f34, %r16;
	mov.b32 	%f35, %r15;
	mov.b32 	%f36, %r14;
	.loc	1 58 18                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:58:18
	mov.b32 	%r52, %f9;
	mov.b32 	%r51, 1065353216;
	// begin inline asm
	div.full.f32 %r50, %r51, %r52;
	// end inline asm
	mov.b32 	%f37, %r50;
	mov.b32 	%r55, %f10;
	// begin inline asm
	div.full.f32 %r53, %r51, %r55;
	// end inline asm
	mov.b32 	%f38, %r53;
	mov.b32 	%r58, %f11;
	// begin inline asm
	div.full.f32 %r56, %r51, %r58;
	// end inline asm
	mov.b32 	%f39, %r56;
	mov.b32 	%r61, %f12;
	// begin inline asm
	div.full.f32 %r59, %r51, %r61;
	// end inline asm
	mov.b32 	%f40, %r59;
	.loc	1 29 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:29:35
	mov.b32 	%f41, %r5;
	mov.b32 	%f42, %r4;
	mov.b32 	%f43, %r3;
	mov.b32 	%f44, %r2;
	.loc	1 53 18                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:53:18
	sub.f32 	%f45, %f44, %f16;
	sub.f32 	%f46, %f43, %f15;
	sub.f32 	%f47, %f42, %f14;
	sub.f32 	%f48, %f41, %f13;
	.loc	1 61 19                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:61:19
	mul.f32 	%f49, %f48, %f40;
	mul.f32 	%f50, %f47, %f39;
	mul.f32 	%f51, %f46, %f38;
	mul.f32 	%f52, %f45, %f37;
	.loc	1 70 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:70:35
	shr.u64 	%rd207, %rd19, 60;
	and.b64  	%rd208, %rd207, 8;
	add.s64 	%rd209, %rd208, %rd19;
	.loc	1 74 52                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:74:52
	shl.b32 	%r150, %r128, 6;
	.loc	1 74 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:74:31
	shl.b64 	%rd210, %rd27, 2;
	add.s64 	%rd211, %rd178, %rd210;
	shr.u64 	%rd212, %rd27, 58;
	and.b64  	%rd213, %rd212, 32;
	add.s64 	%rd214, %rd211, %rd213;
	shl.b64 	%rd215, %rd209, 5;
	add.s64 	%rd216, %rd214, %rd215;
	mul.wide.s32 	%rd217, %r150, 4;
	add.s64 	%rd118, %rd216, %rd217;
	shl.b64 	%rd218, %rd28, 2;
	add.s64 	%rd219, %rd178, %rd218;
	shr.u64 	%rd220, %rd28, 58;
	and.b64  	%rd221, %rd220, 32;
	add.s64 	%rd222, %rd219, %rd221;
	add.s64 	%rd223, %rd222, %rd215;
	add.s64 	%rd119, %rd223, %rd217;
	shl.b64 	%rd224, %rd30, 2;
	add.s64 	%rd225, %rd178, %rd224;
	shr.u64 	%rd226, %rd30, 58;
	and.b64  	%rd227, %rd226, 32;
	add.s64 	%rd228, %rd225, %rd227;
	add.s64 	%rd229, %rd228, %rd215;
	add.s64 	%rd120, %rd229, %rd217;
	shl.b64 	%rd230, %rd31, 2;
	add.s64 	%rd231, %rd178, %rd230;
	shr.u64 	%rd232, %rd31, 58;
	and.b64  	%rd233, %rd232, 32;
	add.s64 	%rd234, %rd231, %rd233;
	add.s64 	%rd235, %rd234, %rd215;
	add.s64 	%rd121, %rd235, %rd217;
	.loc	1 74 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:74:57
	// begin inline asm
	mov.u32 %r62, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r62 }, [ %rd118 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r63, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r63 }, [ %rd119 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r64, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r64 }, [ %rd120 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r65, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r65 }, [ %rd121 + 0 ];
	// end inline asm
	.loc	1 78 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:78:31
	shl.b64 	%rd236, %rd33, 2;
	add.s64 	%rd237, %rd178, %rd236;
	shr.u64 	%rd238, %rd33, 58;
	and.b64  	%rd239, %rd238, 32;
	add.s64 	%rd240, %rd237, %rd239;
	add.s64 	%rd241, %rd240, %rd215;
	add.s64 	%rd122, %rd241, %rd217;
	shl.b64 	%rd242, %rd34, 2;
	add.s64 	%rd243, %rd178, %rd242;
	shr.u64 	%rd244, %rd34, 58;
	and.b64  	%rd245, %rd244, 32;
	add.s64 	%rd246, %rd243, %rd245;
	add.s64 	%rd247, %rd246, %rd215;
	add.s64 	%rd123, %rd247, %rd217;
	shl.b64 	%rd248, %rd36, 2;
	add.s64 	%rd249, %rd178, %rd248;
	shr.u64 	%rd250, %rd36, 58;
	and.b64  	%rd251, %rd250, 32;
	add.s64 	%rd252, %rd249, %rd251;
	add.s64 	%rd253, %rd252, %rd215;
	add.s64 	%rd124, %rd253, %rd217;
	shl.b64 	%rd254, %rd37, 2;
	add.s64 	%rd255, %rd178, %rd254;
	shr.u64 	%rd256, %rd37, 58;
	and.b64  	%rd257, %rd256, 32;
	add.s64 	%rd258, %rd255, %rd257;
	add.s64 	%rd259, %rd258, %rd215;
	add.s64 	%rd125, %rd259, %rd217;
	.loc	1 78 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:78:57
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r66 }, [ %rd122 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r67, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r67 }, [ %rd123 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r68 }, [ %rd124 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r69, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r69 }, [ %rd125 + 0 ];
	// end inline asm
	.loc	1 84 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:84:35
	shr.u64 	%rd260, %rd40, 60;
	and.b64  	%rd261, %rd260, 8;
	add.s64 	%rd262, %rd261, %rd40;
	.loc	1 85 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:85:31
	shl.b64 	%rd263, %rd262, 5;
	add.s64 	%rd264, %rd214, %rd263;
	add.s64 	%rd126, %rd264, %rd217;
	add.s64 	%rd265, %rd222, %rd263;
	add.s64 	%rd127, %rd265, %rd217;
	add.s64 	%rd266, %rd228, %rd263;
	add.s64 	%rd128, %rd266, %rd217;
	add.s64 	%rd267, %rd234, %rd263;
	add.s64 	%rd129, %rd267, %rd217;
	.loc	1 85 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:85:57
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r70 }, [ %rd126 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r71, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r71 }, [ %rd127 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r72 }, [ %rd128 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r73, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r73 }, [ %rd129 + 0 ];
	// end inline asm
	.loc	1 86 31                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:86:31
	add.s64 	%rd268, %rd240, %rd263;
	add.s64 	%rd130, %rd268, %rd217;
	add.s64 	%rd269, %rd246, %rd263;
	add.s64 	%rd131, %rd269, %rd217;
	add.s64 	%rd270, %rd252, %rd263;
	add.s64 	%rd132, %rd270, %rd217;
	add.s64 	%rd271, %rd258, %rd263;
	add.s64 	%rd133, %rd271, %rd217;
	.loc	1 86 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:86:57
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r74 }, [ %rd130 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r75, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r75 }, [ %rd131 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r76, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r76 }, [ %rd132 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r77, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r77 }, [ %rd133 + 0 ];
	// end inline asm
	.loc	1 85 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:85:57
	mov.b32 	%f53, %r62;
	mov.b32 	%f54, %r70;
	.loc	1 86 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:86:57
	mov.b32 	%f55, %r66;
	mov.b32 	%f56, %r74;
	.loc	1 87 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:87:20
	sub.f32 	%f57, %f56, %f54;
	sub.f32 	%f58, %f55, %f53;
	.loc	1 88 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:88:20
	mov.b32 	%f59, %r26;
	.loc	1 89 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:89:20
	fma.rn.f32 	%f60, %f58, %f59, %f53;
	fma.rn.f32 	%f61, %f57, %f59, %f54;
	.loc	1 85 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:85:57
	mov.b32 	%f62, %r63;
	mov.b32 	%f63, %r71;
	.loc	1 86 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:86:57
	mov.b32 	%f64, %r67;
	mov.b32 	%f65, %r75;
	.loc	1 87 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:87:20
	sub.f32 	%f66, %f65, %f63;
	sub.f32 	%f67, %f64, %f62;
	.loc	1 88 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:88:20
	mov.b32 	%f68, %r27;
	.loc	1 89 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:89:20
	fma.rn.f32 	%f69, %f67, %f68, %f62;
	fma.rn.f32 	%f70, %f66, %f68, %f63;
	.loc	1 85 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:85:57
	mov.b32 	%f71, %r64;
	mov.b32 	%f72, %r72;
	.loc	1 86 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:86:57
	mov.b32 	%f73, %r68;
	mov.b32 	%f74, %r76;
	.loc	1 87 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:87:20
	sub.f32 	%f75, %f74, %f72;
	sub.f32 	%f76, %f73, %f71;
	.loc	1 88 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:88:20
	mov.b32 	%f77, %r28;
	.loc	1 89 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:89:20
	fma.rn.f32 	%f78, %f76, %f77, %f71;
	fma.rn.f32 	%f79, %f75, %f77, %f72;
	.loc	1 85 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:85:57
	mov.b32 	%f80, %r65;
	mov.b32 	%f81, %r73;
	.loc	1 86 57                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:86:57
	mov.b32 	%f82, %r69;
	mov.b32 	%f83, %r77;
	.loc	1 87 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:87:20
	sub.f32 	%f84, %f83, %f81;
	sub.f32 	%f85, %f82, %f80;
	.loc	1 88 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:88:20
	mov.b32 	%f86, %r29;
	.loc	1 89 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:89:20
	fma.rn.f32 	%f87, %f85, %f86, %f80;
	fma.rn.f32 	%f88, %f84, %f86, %f81;
	.loc	1 97 35                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:97:35
	shr.u64 	%rd272, %rd52, 61;
	and.b64  	%rd273, %rd272, 4;
	add.s64 	%rd274, %rd273, %rd52;
	.loc	1 101 53                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:53
	shl.b32 	%r151, %r128, 4;
	.loc	1 101 32                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:32
	shl.b64 	%rd275, %rd60, 2;
	add.s64 	%rd276, %rd186, %rd275;
	shr.u64 	%rd277, %rd60, 59;
	and.b64  	%rd278, %rd277, 16;
	add.s64 	%rd279, %rd276, %rd278;
	shl.b64 	%rd280, %rd274, 4;
	add.s64 	%rd281, %rd279, %rd280;
	mul.wide.s32 	%rd282, %r151, 4;
	add.s64 	%rd134, %rd281, %rd282;
	shl.b64 	%rd283, %rd61, 2;
	add.s64 	%rd284, %rd186, %rd283;
	shr.u64 	%rd285, %rd61, 59;
	and.b64  	%rd286, %rd285, 16;
	add.s64 	%rd287, %rd284, %rd286;
	add.s64 	%rd288, %rd287, %rd280;
	add.s64 	%rd135, %rd288, %rd282;
	shl.b64 	%rd289, %rd63, 2;
	add.s64 	%rd290, %rd186, %rd289;
	shr.u64 	%rd291, %rd63, 59;
	and.b64  	%rd292, %rd291, 16;
	add.s64 	%rd293, %rd290, %rd292;
	add.s64 	%rd294, %rd293, %rd280;
	add.s64 	%rd136, %rd294, %rd282;
	shl.b64 	%rd295, %rd64, 2;
	add.s64 	%rd296, %rd186, %rd295;
	shr.u64 	%rd297, %rd64, 59;
	and.b64  	%rd298, %rd297, 16;
	add.s64 	%rd299, %rd296, %rd298;
	add.s64 	%rd300, %rd299, %rd280;
	add.s64 	%rd137, %rd300, %rd282;
	.loc	1 101 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:58
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r78 }, [ %rd134 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r79, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r79 }, [ %rd135 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r80 }, [ %rd136 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r81, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r81 }, [ %rd137 + 0 ];
	// end inline asm
	.loc	1 105 32                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:105:32
	shl.b64 	%rd301, %rd66, 2;
	add.s64 	%rd302, %rd186, %rd301;
	shr.u64 	%rd303, %rd66, 59;
	and.b64  	%rd304, %rd303, 16;
	add.s64 	%rd305, %rd302, %rd304;
	add.s64 	%rd306, %rd305, %rd280;
	add.s64 	%rd138, %rd306, %rd282;
	shl.b64 	%rd307, %rd67, 2;
	add.s64 	%rd308, %rd186, %rd307;
	shr.u64 	%rd309, %rd67, 59;
	and.b64  	%rd310, %rd309, 16;
	add.s64 	%rd311, %rd308, %rd310;
	add.s64 	%rd312, %rd311, %rd280;
	add.s64 	%rd139, %rd312, %rd282;
	shl.b64 	%rd313, %rd69, 2;
	add.s64 	%rd314, %rd186, %rd313;
	shr.u64 	%rd315, %rd69, 59;
	and.b64  	%rd316, %rd315, 16;
	add.s64 	%rd317, %rd314, %rd316;
	add.s64 	%rd318, %rd317, %rd280;
	add.s64 	%rd140, %rd318, %rd282;
	shl.b64 	%rd319, %rd70, 2;
	add.s64 	%rd320, %rd186, %rd319;
	shr.u64 	%rd321, %rd70, 59;
	and.b64  	%rd322, %rd321, 16;
	add.s64 	%rd323, %rd320, %rd322;
	add.s64 	%rd324, %rd323, %rd280;
	add.s64 	%rd141, %rd324, %rd282;
	.loc	1 105 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:105:58
	// begin inline asm
	mov.u32 %r82, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r82 }, [ %rd138 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r83, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r83 }, [ %rd139 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r84, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r84 }, [ %rd140 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r85, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r85 }, [ %rd141 + 0 ];
	// end inline asm
	.loc	1 111 35                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:111:35
	shr.u64 	%rd325, %rd73, 61;
	and.b64  	%rd326, %rd325, 4;
	add.s64 	%rd327, %rd326, %rd73;
	.loc	1 112 32                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:112:32
	shl.b64 	%rd328, %rd327, 4;
	add.s64 	%rd329, %rd279, %rd328;
	add.s64 	%rd142, %rd329, %rd282;
	add.s64 	%rd330, %rd287, %rd328;
	add.s64 	%rd143, %rd330, %rd282;
	add.s64 	%rd331, %rd293, %rd328;
	add.s64 	%rd144, %rd331, %rd282;
	add.s64 	%rd332, %rd299, %rd328;
	add.s64 	%rd145, %rd332, %rd282;
	.loc	1 112 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:112:58
	// begin inline asm
	mov.u32 %r86, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r86 }, [ %rd142 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r87, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r87 }, [ %rd143 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r88, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r88 }, [ %rd144 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r89, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r89 }, [ %rd145 + 0 ];
	// end inline asm
	.loc	1 113 32                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:113:32
	add.s64 	%rd333, %rd305, %rd328;
	add.s64 	%rd146, %rd333, %rd282;
	add.s64 	%rd334, %rd311, %rd328;
	add.s64 	%rd147, %rd334, %rd282;
	add.s64 	%rd335, %rd317, %rd328;
	add.s64 	%rd148, %rd335, %rd282;
	add.s64 	%rd336, %rd323, %rd328;
	add.s64 	%rd149, %rd336, %rd282;
	.loc	1 113 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:113:58
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r90 }, [ %rd146 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r91, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r91 }, [ %rd147 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r92, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r92 }, [ %rd148 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r93, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r93 }, [ %rd149 + 0 ];
	// end inline asm
	.loc	1 124 35                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:124:35
	shr.u64 	%rd337, %rd85, 62;
	and.b64  	%rd338, %rd337, 2;
	add.s64 	%rd339, %rd338, %rd85;
	.loc	1 128 52                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:128:52
	shl.b32 	%r152, %r128, 2;
	.loc	1 128 32                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:128:32
	shl.b64 	%rd340, %rd93, 2;
	add.s64 	%rd341, %rd195, %rd340;
	shr.u64 	%rd342, %rd93, 60;
	and.b64  	%rd343, %rd342, 8;
	add.s64 	%rd344, %rd341, %rd343;
	shl.b64 	%rd345, %rd339, 3;
	add.s64 	%rd346, %rd344, %rd345;
	mul.wide.s32 	%rd347, %r152, 4;
	add.s64 	%rd150, %rd346, %rd347;
	shl.b64 	%rd348, %rd94, 2;
	add.s64 	%rd349, %rd195, %rd348;
	shr.u64 	%rd350, %rd94, 60;
	and.b64  	%rd351, %rd350, 8;
	add.s64 	%rd352, %rd349, %rd351;
	add.s64 	%rd353, %rd352, %rd345;
	add.s64 	%rd151, %rd353, %rd347;
	shl.b64 	%rd354, %rd96, 2;
	add.s64 	%rd355, %rd195, %rd354;
	shr.u64 	%rd356, %rd96, 60;
	and.b64  	%rd357, %rd356, 8;
	add.s64 	%rd358, %rd355, %rd357;
	add.s64 	%rd359, %rd358, %rd345;
	add.s64 	%rd152, %rd359, %rd347;
	shl.b64 	%rd360, %rd97, 2;
	add.s64 	%rd361, %rd195, %rd360;
	shr.u64 	%rd362, %rd97, 60;
	and.b64  	%rd363, %rd362, 8;
	add.s64 	%rd364, %rd361, %rd363;
	add.s64 	%rd365, %rd364, %rd345;
	add.s64 	%rd153, %rd365, %rd347;
	.loc	1 128 57                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:128:57
	// begin inline asm
	mov.u32 %r94, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r94 }, [ %rd150 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r95, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r95 }, [ %rd151 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r96, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r96 }, [ %rd152 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r97, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r97 }, [ %rd153 + 0 ];
	// end inline asm
	.loc	1 132 33                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:132:33
	shl.b64 	%rd366, %rd99, 2;
	add.s64 	%rd367, %rd195, %rd366;
	shr.u64 	%rd368, %rd99, 60;
	and.b64  	%rd369, %rd368, 8;
	add.s64 	%rd370, %rd367, %rd369;
	add.s64 	%rd371, %rd370, %rd345;
	add.s64 	%rd154, %rd371, %rd347;
	shl.b64 	%rd372, %rd100, 2;
	add.s64 	%rd373, %rd195, %rd372;
	shr.u64 	%rd374, %rd100, 60;
	and.b64  	%rd375, %rd374, 8;
	add.s64 	%rd376, %rd373, %rd375;
	add.s64 	%rd377, %rd376, %rd345;
	add.s64 	%rd155, %rd377, %rd347;
	shl.b64 	%rd378, %rd102, 2;
	add.s64 	%rd379, %rd195, %rd378;
	shr.u64 	%rd380, %rd102, 60;
	and.b64  	%rd381, %rd380, 8;
	add.s64 	%rd382, %rd379, %rd381;
	add.s64 	%rd383, %rd382, %rd345;
	add.s64 	%rd156, %rd383, %rd347;
	shl.b64 	%rd384, %rd103, 2;
	add.s64 	%rd385, %rd195, %rd384;
	shr.u64 	%rd386, %rd103, 60;
	and.b64  	%rd387, %rd386, 8;
	add.s64 	%rd388, %rd385, %rd387;
	add.s64 	%rd389, %rd388, %rd345;
	add.s64 	%rd157, %rd389, %rd347;
	.loc	1 132 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:132:58
	// begin inline asm
	mov.u32 %r98, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r98 }, [ %rd154 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r99, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r99 }, [ %rd155 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r100, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r100 }, [ %rd156 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r101, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r101 }, [ %rd157 + 0 ];
	// end inline asm
	.loc	1 138 38                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:138:38
	shr.u64 	%rd390, %rd106, 62;
	and.b64  	%rd391, %rd390, 2;
	add.s64 	%rd392, %rd391, %rd106;
	.loc	1 139 33                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:139:33
	shl.b64 	%rd393, %rd392, 3;
	add.s64 	%rd394, %rd344, %rd393;
	add.s64 	%rd158, %rd394, %rd347;
	add.s64 	%rd395, %rd352, %rd393;
	add.s64 	%rd159, %rd395, %rd347;
	add.s64 	%rd396, %rd358, %rd393;
	add.s64 	%rd160, %rd396, %rd347;
	add.s64 	%rd397, %rd364, %rd393;
	add.s64 	%rd161, %rd397, %rd347;
	.loc	1 139 59                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:139:59
	// begin inline asm
	mov.u32 %r102, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r102 }, [ %rd158 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r103, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r103 }, [ %rd159 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r104, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r104 }, [ %rd160 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r105, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r105 }, [ %rd161 + 0 ];
	// end inline asm
	.loc	1 140 33                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:140:33
	add.s64 	%rd398, %rd370, %rd393;
	add.s64 	%rd162, %rd398, %rd347;
	add.s64 	%rd399, %rd376, %rd393;
	add.s64 	%rd163, %rd399, %rd347;
	add.s64 	%rd400, %rd382, %rd393;
	add.s64 	%rd164, %rd400, %rd347;
	add.s64 	%rd401, %rd388, %rd393;
	add.s64 	%rd165, %rd401, %rd347;
	.loc	1 140 59                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:140:59
	// begin inline asm
	mov.u32 %r106, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r106 }, [ %rd162 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r107, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r107 }, [ %rd163 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r108, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r108 }, [ %rd164 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r109, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r109 }, [ %rd165 + 0 ];
	// end inline asm
	.loc	1 44 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:44:37
	mov.b32 	%f89, %r34;
	mov.b32 	%f90, %r42;
	.loc	1 101 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:58
	mov.b32 	%f91, %r94;
	mov.b32 	%f92, %r78;
	.loc	1 105 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:105:58
	mov.b32 	%f93, %r98;
	mov.b32 	%f94, %r82;
	.loc	1 106 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:106:20
	sub.f32 	%f95, %f94, %f92;
	sub.f32 	%f96, %f93, %f91;
	.loc	1 108 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:108:20
	fma.rn.f32 	%f97, %f96, %f90, %f91;
	fma.rn.f32 	%f98, %f95, %f89, %f92;
	.loc	1 112 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:112:58
	mov.b32 	%f99, %r102;
	mov.b32 	%f100, %r86;
	.loc	1 113 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:113:58
	mov.b32 	%f101, %r106;
	mov.b32 	%f102, %r90;
	.loc	1 114 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:114:20
	sub.f32 	%f103, %f102, %f100;
	sub.f32 	%f104, %f101, %f99;
	.loc	1 116 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:116:20
	fma.rn.f32 	%f105, %f104, %f90, %f99;
	fma.rn.f32 	%f106, %f103, %f89, %f100;
	.loc	1 117 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:117:20
	sub.f32 	%f107, %f106, %f98;
	sub.f32 	%f108, %f105, %f97;
	.loc	1 119 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:119:20
	fma.rn.f32 	%f109, %f108, %f24, %f97;
	fma.rn.f32 	%f110, %f107, %f23, %f98;
	.loc	1 44 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:44:37
	mov.b32 	%f111, %r35;
	mov.b32 	%f112, %r43;
	.loc	1 101 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:58
	mov.b32 	%f113, %r95;
	mov.b32 	%f114, %r79;
	.loc	1 105 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:105:58
	mov.b32 	%f115, %r99;
	mov.b32 	%f116, %r83;
	.loc	1 106 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:106:20
	sub.f32 	%f117, %f116, %f114;
	sub.f32 	%f118, %f115, %f113;
	.loc	1 108 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:108:20
	fma.rn.f32 	%f119, %f118, %f112, %f113;
	fma.rn.f32 	%f120, %f117, %f111, %f114;
	.loc	1 112 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:112:58
	mov.b32 	%f121, %r103;
	mov.b32 	%f122, %r87;
	.loc	1 113 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:113:58
	mov.b32 	%f123, %r107;
	mov.b32 	%f124, %r91;
	.loc	1 114 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:114:20
	sub.f32 	%f125, %f124, %f122;
	sub.f32 	%f126, %f123, %f121;
	.loc	1 116 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:116:20
	fma.rn.f32 	%f127, %f126, %f112, %f121;
	fma.rn.f32 	%f128, %f125, %f111, %f122;
	.loc	1 117 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:117:20
	sub.f32 	%f129, %f128, %f120;
	sub.f32 	%f130, %f127, %f119;
	.loc	1 119 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:119:20
	fma.rn.f32 	%f131, %f130, %f22, %f119;
	fma.rn.f32 	%f132, %f129, %f21, %f120;
	.loc	1 44 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:44:37
	mov.b32 	%f133, %r36;
	mov.b32 	%f134, %r44;
	.loc	1 101 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:58
	mov.b32 	%f135, %r96;
	mov.b32 	%f136, %r80;
	.loc	1 105 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:105:58
	mov.b32 	%f137, %r100;
	mov.b32 	%f138, %r84;
	.loc	1 106 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:106:20
	sub.f32 	%f139, %f138, %f136;
	sub.f32 	%f140, %f137, %f135;
	.loc	1 108 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:108:20
	fma.rn.f32 	%f141, %f140, %f134, %f135;
	fma.rn.f32 	%f142, %f139, %f133, %f136;
	.loc	1 112 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:112:58
	mov.b32 	%f143, %r104;
	mov.b32 	%f144, %r88;
	.loc	1 113 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:113:58
	mov.b32 	%f145, %r108;
	mov.b32 	%f146, %r92;
	.loc	1 114 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:114:20
	sub.f32 	%f147, %f146, %f144;
	sub.f32 	%f148, %f145, %f143;
	.loc	1 116 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:116:20
	fma.rn.f32 	%f149, %f148, %f134, %f143;
	fma.rn.f32 	%f150, %f147, %f133, %f144;
	.loc	1 117 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:117:20
	sub.f32 	%f151, %f150, %f142;
	sub.f32 	%f152, %f149, %f141;
	.loc	1 119 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:119:20
	fma.rn.f32 	%f153, %f152, %f20, %f141;
	fma.rn.f32 	%f154, %f151, %f19, %f142;
	.loc	1 44 37                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:44:37
	mov.b32 	%f155, %r37;
	mov.b32 	%f156, %r45;
	.loc	1 101 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:101:58
	mov.b32 	%f157, %r97;
	mov.b32 	%f158, %r81;
	.loc	1 105 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:105:58
	mov.b32 	%f159, %r101;
	mov.b32 	%f160, %r85;
	.loc	1 106 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:106:20
	sub.f32 	%f161, %f160, %f158;
	sub.f32 	%f162, %f159, %f157;
	.loc	1 108 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:108:20
	fma.rn.f32 	%f163, %f162, %f156, %f157;
	fma.rn.f32 	%f164, %f161, %f155, %f158;
	.loc	1 112 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:112:58
	mov.b32 	%f165, %r105;
	mov.b32 	%f166, %r89;
	.loc	1 113 58                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:113:58
	mov.b32 	%f167, %r109;
	mov.b32 	%f168, %r93;
	.loc	1 114 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:114:20
	sub.f32 	%f169, %f168, %f166;
	sub.f32 	%f170, %f167, %f165;
	.loc	1 116 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:116:20
	fma.rn.f32 	%f171, %f170, %f156, %f165;
	fma.rn.f32 	%f172, %f169, %f155, %f166;
	.loc	1 117 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:117:20
	sub.f32 	%f173, %f172, %f164;
	sub.f32 	%f174, %f171, %f163;
	.loc	1 119 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:119:20
	fma.rn.f32 	%f175, %f174, %f18, %f163;
	fma.rn.f32 	%f176, %f173, %f17, %f164;
	.loc	1 151 25                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:151:25
	add.s64 	%rd166, %rd200, %rd187;
	.loc	1 152 28                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:152:28
	add.s64 	%rd167, %rd169, %rd187;
	.loc	1 153 25                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:153:25
	add.s64 	%rd168, %rd201, %rd185;
	.loc	1 34 36                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:34:36
	mov.b32 	%f177, %r22;
	mov.b32 	%f178, %r23;
	mov.b32 	%f179, %r24;
	mov.b32 	%f180, %r25;
	.loc	1 63 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:63:20
	fma.rn.f32 	%f181, %f52, %f36, %f32;
	fma.rn.f32 	%f182, %f51, %f35, %f31;
	fma.rn.f32 	%f183, %f50, %f34, %f30;
	fma.rn.f32 	%f184, %f49, %f33, %f29;
	.loc	1 64 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:64:20
	add.f32 	%f185, %f184, %f180;
	add.f32 	%f186, %f183, %f179;
	add.f32 	%f187, %f182, %f178;
	add.f32 	%f188, %f181, %f177;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p121, %f188, 0f00000000;
	setp.lt.f32 	%p122, %f187, 0f00000000;
	setp.lt.f32 	%p123, %f186, 0f00000000;
	setp.lt.f32 	%p124, %f185, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f189, 0f00000000, %f185, %p124;
	selp.f32 	%f190, 0f00000000, %f186, %p123;
	selp.f32 	%f191, 0f00000000, %f187, %p122;
	selp.f32 	%f192, 0f00000000, %f188, %p121;
$L__tmp2:
	.loc	1 90 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:90:20
	sub.f32 	%f193, %f61, %f60;
	sub.f32 	%f194, %f70, %f69;
	sub.f32 	%f195, %f79, %f78;
	sub.f32 	%f196, %f88, %f87;
	.loc	1 92 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:92:20
	fma.rn.f32 	%f197, %f196, %f28, %f87;
	fma.rn.f32 	%f198, %f195, %f27, %f78;
	fma.rn.f32 	%f199, %f194, %f26, %f69;
	fma.rn.f32 	%f200, %f193, %f25, %f60;
	.loc	1 93 20                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:93:20
	add.f32 	%f201, %f192, %f200;
	add.f32 	%f202, %f191, %f199;
	add.f32 	%f203, %f190, %f198;
	add.f32 	%f204, %f189, %f197;
	.loc	1 120 20                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:120:20
	add.f32 	%f205, %f204, %f176;
	add.f32 	%f206, %f203, %f154;
	add.f32 	%f207, %f202, %f132;
	add.f32 	%f208, %f201, %f110;
	.loc	1 147 21                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:147:21
	add.f32 	%f209, %f208, %f109;
	add.f32 	%f210, %f207, %f131;
	add.f32 	%f211, %f206, %f153;
	add.f32 	%f212, %f205, %f175;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p125, %f212, 0f00000000;
	setp.lt.f32 	%p126, %f211, 0f00000000;
	setp.lt.f32 	%p127, %f210, 0f00000000;
	setp.lt.f32 	%p128, %f209, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f213, 0f00000000, %f209, %p128;
	selp.f32 	%f214, 0f00000000, %f210, %p127;
	selp.f32 	%f215, 0f00000000, %f211, %p126;
	selp.f32 	%f216, 0f00000000, %f212, %p125;
$L__tmp4:
	.loc	1 150 23                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:150:23
	setp.le.f32 	%p129, %f216, 0f00000000;
	setp.le.f32 	%p130, %f215, 0f00000000;
	setp.le.f32 	%p131, %f214, 0f00000000;
	setp.le.f32 	%p132, %f213, 0f00000000;
	.loc	1 151 37                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:151:37
	mov.b32 	%r110, %f192;
	mov.b32 	%r111, %f191;
	mov.b32 	%r112, %f190;
	mov.b32 	%r113, %f189;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd166 + 0 ], { %r110, %r111, %r112, %r113 };
	// end inline asm
	.loc	1 152 41                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:152:41
	mov.b32 	%r114, %f209;
	mov.b32 	%r115, %f210;
	mov.b32 	%r116, %f211;
	mov.b32 	%r117, %f212;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd167 + 0 ], { %r114, %r115, %r116, %r117 };
	// end inline asm
	.loc	1 153 38                        // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:153:38
	selp.u32 	%r153, 1, 0, %p132;
	selp.u32 	%r154, 1, 0, %p131;
	prmt.b32 	%r155, %r153, %r154, 0x3340U;
	selp.u32 	%r156, 1, 0, %p130;
	selp.u32 	%r157, 1, 0, %p129;
	prmt.b32 	%r158, %r156, %r157, 0x3340U;
	prmt.b32 	%r159, %r155, %r158, 0x5410U;
	// begin inline asm
	@%p1 st.global.b32 [ %rd168 + 0 ], { %r159 };
	// end inline asm
	.loc	1 153 4                         // ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py:153:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/cs/ccs4z6ene5u7cgxiosrmu7j7qomy2rn3aipbywofxsxxxoivha6r.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 275                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x10c DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 99
.b8 115
.b8 52
.b8 122
.b8 54
.b8 101
.b8 110
.b8 101
.b8 53
.b8 117
.b8 55
.b8 99
.b8 103
.b8 120
.b8 105
.b8 111
.b8 115
.b8 114
.b8 109
.b8 117
.b8 55
.b8 106
.b8 55
.b8 113
.b8 111
.b8 109
.b8 121
.b8 50
.b8 114
.b8 110
.b8 51
.b8 97
.b8 105
.b8 112
.b8 98
.b8 121
.b8 119
.b8 111
.b8 102
.b8 120
.b8 115
.b8 120
.b8 120
.b8 120
.b8 111
.b8 105
.b8 118
.b8 104
.b8 97
.b8 54
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x6d DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 52
.b8 55
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xd0:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xe5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 66                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xfd:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 148                                 // DW_AT_call_line
.b8 43                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
