// Seed: 1640136212
module module_0;
  parameter id_1 = 1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic id_5;
  ;
endmodule
module module_2 (
    output tri1 id_0,
    input  wand id_1,
    output tri  id_2
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
