// Seed: 4193739254
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_28;
  wire id_29;
  always @(posedge 1) begin : LABEL_0
    $clog2(40);
    ;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output logic id_4,
    output wand id_5,
    output logic id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output logic id_13
);
  logic id_15;
  ;
  always @(posedge ~id_3) begin : LABEL_0
    id_6 <= id_10;
    if (1) begin : LABEL_1
      id_4 = 1;
      id_6 = id_3;
    end
    id_13 <= 1;
  end
  wire id_16;
  ;
  assign id_15 = -1;
  wire  id_17;
  logic id_18;
  wire id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_19,
      id_15,
      id_21,
      id_22,
      id_17,
      id_18,
      id_20,
      id_17,
      id_16,
      id_22,
      id_22,
      id_16,
      id_16,
      id_22,
      id_20,
      id_17,
      id_19,
      id_18,
      id_17,
      id_18,
      id_19,
      id_17,
      id_21,
      id_15
  );
endmodule
