https://scholar.google.com/citations?hl=en&user=rsGmH38AAAAJ
Total Citations = 9528

1. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems
Citations:732
Authors: V Stojanovic, VG Oklobdzija
Publication: IEEE Journal of solid-state circuits 34 (4), 536-548

2. Single-chip microprocessor that communicates directly using light
Citations:560
Authors: C Sun, MT Wade, Y Lee, JS Orcutt, L Alloatti, MS Georgas, AS Waterman, ...
Publication: Nature 528 (7583), 534

3. Building manycore processor to DRAM networks with monolithic silicon photonics
Citations:485
Authors: C Batten, A Joshi, J Orcutt, A Khilo, B Moss, C Holzwarth, M Popović, H Li, ...
Publication: IEEE Symposium on High-Performance Interconnects, 21-30

4. Improved sense-amplifier-based flip-flop: Design and measurements
Citations:483
Authors: B Nikolic, VG Oklobdzija, V Stojanovic, W Jia, JKS Chiu, MMT Leung
Publication: IEEE Journal of Solid-State Circuits 35 (6), 876-884

5. DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling
Citations:435
Authors: C Sun, CHO Chen, G Kurian, L Wei, J Miller, A Agarwal, LS Peh, ...
Publication: 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, 201-210

6. Silicon-photonic clos networks for global on-chip communication
Citations:347
Authors: A Joshi, C Batten, YJ Kwon, S Beamer, I Shamim, K Asanovic, ...
Publication: 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, 124-133

7. Design and analysis of a hardware-efficient compressed sensing architecture for data compression in wireless sensors
Citations:317
Authors: F Chen, AP Chandrakasan, VM Stojanovic
Publication: IEEE Journal of Solid-State Circuits 47 (3), 744-756

8. Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell
Citations:313
Authors: JL Zerbe, CW Werner, V Stojanovic, F Chen, J Wei, G Tsang, D Kim, ...
Publication: IEEE Journal of Solid-State Circuits 38 (12), 2121-2130

9. Modeling and analysis of high-speed links
Citations:245
Authors: V Stojanovic, M Horowitz
Publication: Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003 …

10. Methods for true energy-performance optimization
Citations:223
Authors: D Markovic, V Stojanovic, B Nikolic, MA Horowitz, RW Brodersen
Publication: IEEE Journal of Solid-State Circuits 39 (8), 1282-1293

11. Open foundry platform for high-performance electronic-photonic integration
Citations:209
Authors: JS Orcutt, B Moss, C Sun, J Leu, M Georgas, J Shainline, E Zgraggen, ...
Publication: Optics Express 20 (11), 12222-12232

12. Digital system clocking: high-performance and low-power aspects
Citations:201
Authors: VG Oklobdzija, VM Stojanovic, DM Markovic, NM Nedovic
Publication: John Wiley & Sons

13. Circuits and techniques for high-resolution measurement of on-chip power supply noise
Citations:198
Authors: E Alon, V Stojanovic, MA Horowitz
Publication: Solid-State Circuits, IEEE Journal of 40 (4), 820-828

14. Demonstration of integrated micro-electro-mechanical relay circuits for VLSI applications
Citations:170
Authors: M Spencer, F Chen, CC Wang, R Nathanael, H Fariborzi, A Gupta, H Kam, ...
Publication: IEEE Journal of Solid-State Circuits 46 (1), 308-320

15. Silicon photonics for compact, energy-efficient interconnects
Citations:162
Authors: T Barwicz, H Byun, F Gan, CW Holzwarth, MA Popovic, PT Rakich, ...
Publication: Journal of Optical Networking 6 (1), 63-73

16. Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery
Citations:159
Authors: V Stojanovic, A Ho, BW Garlepp, F Chen, J Wei, G Tsang, E Alon, ...
Publication: IEEE Journal of Solid-State Circuits 40 (4), 1012-1026

17. Integrated circuit design with NEM relays
Citations:154
Authors: F Chen, H Kam, D Markovic, TJK Liu, V Stojanovic, E Alon
Publication: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided …

18. Nanophotonic integration in state-of-the-art CMOS foundries
Citations:142
Authors: JS Orcutt, A Khilo, CW Holzwarth, MA Popović, H Li, J Sun, T Bonifield, ...
Publication: Optics express 19 (3), 2335-2346

19. Methods for true power minimization
Citations:132
Authors: RW Brodersen, MA Horowitz, D Markovic, B Nikolic, V Stojanovic
Publication: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …

20. Addressing link-level design tradeoffs for integrated photonic interconnects
Citations:126
Authors: M Georgas, J Leu, B Moss, C Sun, V Stojanović
Publication: 2011 IEEE Custom Integrated Circuits Conference (CICC), 1-8

21. Re-architecting DRAM memory systems with monolithically integrated silicon photonics
Citations:122
Authors: S Beamer, C Sun, YJ Kwon, A Joshi, C Batten, V Stojanović, K Asanović
Publication: Proceedings of the 37th International Symposium on Computer Architecture 38 …

22. Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip
Citations:118
Authors: AH Atabaki, S Moazeni, F Pavanello, H Gevorgyan, J Notaros, L Alloatti, ...
Publication: Nature 556 (7701), 349

23. A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-m CMOS
Citations:108
Authors: CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz, WF Ellersick
Publication: IEEE J. Solid-State Circuits 36 (11), 1684-1692

24. Channel-limited high-speed links: Modeling, analysis and design
Citations:100
Authors: V Stojanović
Publication: Stanford University

25. Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver
Citations:93
Authors: V Stojanovic, A Ho, B Garlepp, F Chen, J Wei, E Alon, C Werner, J Zerbe, ...
Publication: 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

26. Design, optimization, and scaling of MEM relays for ultra-low-power digital logic
Citations:91
Authors: H Kam, TJK Liu, V Stojanovic, D Markovic, E Alon
Publication: Electron Devices, IEEE Transactions on 58 (1), 236-250

27. A signal-agnostic compressed sensing acquisition system for wireless and implantable sensors
Citations:87
Authors: F Chen, AP Chandrakasan, V Stojanović
Publication: IEEE Custom Integrated Circuits Conference 2010, 1-4

28. Designing Chip-Level Nanophotonic Interconnection Networks
Citations:86
Authors: C Batten, A Joshi, V Stojanovic, K Asanovic
Publication: Emerging and Selected Topics in Circuits and Systems, IEEE Journal on 2 (2 …

29. A 45nm 1.3 GHz 16.7 double-precision GFLOPS/W RISC-V processor with vector accelerators
Citations:83
Authors: Y Lee, A Waterman, R Avizienis, H Cook, C Sun, V Stojanović, K Asanović
Publication: ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC), 199-202

30. Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes
Citations:81
Authors: CW Holzwarth, JS Orcutt, H Li, MA Popovic, V Stojanovic, JL Hoyt, ...
Publication: Lasers and Electro-Optics, 2008 and 2008 Conference on Quantum Electronics …

31. A monolithically-integrated chip-to-chip optical link in bulk CMOS
Citations:79
Authors: C Sun, M Georgas, J Orcutt, B Moss, YH Chen, J Shainline, M Wade, ...
Publication: IEEE Journal of Solid-State Circuits 50 (4), 828-844

32. Sense amplifier-based flip-flop
Citations:79
Authors: B Nikolic, V Stojanovic, VG Oklobdzija, W Jia, J Chiu, M Leung
Publication: 1999 IEEE International Solid-State Circuits Conference. Digest of Technical …

33. A 4Gb/s/ch 356fJ/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm CMOS
Citations:77
Authors: B Kim, V Stojanovic
Publication: 2009 IEEE International Solid-State Circuits Conference-Digest of Technical …

34. Demonstration of Integrated Micro-Electro-Mechanical Switch Circuits for VLSI Applications
Citations:71
Authors: F Chen, M Spencer, R Nathanael, C Wang, H Fariborzi, A Gupta, H Kam, ...
Publication: IEEE International Solid-State Circuits Conference

35. A Monolithically-Integrated Optical Receiver in Standard 45-nm SOI
Citations:70
Authors: M Georgas, J Orcutt, RJ Ram, V Stojanovic
Publication: IEEE Journal of Solid-State Circuits 47 (7), 1693-1702

36. A Monolithically-Integrated Optical Receiver in Standard 45-nm SOI
Citations:70
Authors: M Georgas, J Orcutt, RJ Ram, V Stojanovic
Publication: European Solid-State Circuits Conference, 407-410

37. Demonstration of an electronic photonic integrated circuit in a commercial scaled bulk CMOS process
Citations:64
Authors: JS Orcutt, A Khilo, MA Popovic, CW Holzwarth, B Moss, H Li, MS Dahlem, ...
Publication: Conference on Lasers and Electro-Optics, CTuBB3

38. Compact modeling of nonlinear analog circuits using system identification via semidefinite programming and incremental stability certification
Citations:61
Authors: BN Bond, Z Mahmood, Y Li, R Sredojevic, A Megretski, V Stojanovic, ...
Publication: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions …

39. Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization
Citations:60
Authors: V Stojanovic, D Markovic, B Nikolic, MA Horowitz, RW Brodersen
Publication: Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th …

40. Depletion-mode carrier-plasma optical modulator in zero-change advanced CMOS
Citations:59
Authors: JM Shainline, JS Orcutt, MT Wade, K Nammari, B Moss, M Georgas, ...
Publication: Optics letters 38 (15), 2657-2659

41. Transmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiver
Citations:59
Authors: V Stojanovic, G Ginis, MA Horowitz
Publication: 2002 IEEE International Conference on Communications. Conference Proceedings …

42. A 7.5 Gb/s 10-tap DFE receiver with first tap partial response, spectrally gated adaptation, and 2nd-order data-filtered CDR
Citations:57
Authors: BS Leibowitz, J Kizer, H Lee, F Chen, A Ho, M Jeeradit, A Bansal, T Greer, ...
Publication: 2007 IEEE International Solid-State Circuits Conference. Digest of Technical …

43. A 45 nm CMOS-SOI monolithic photonics platform with bit-statistics-based resonant microring thermal tuning
Citations:55
Authors: C Sun, M Wade, M Georgas, S Lin, L Alloatti, B Moss, R Kumar, ...
Publication: IEEE Journal of Solid-State Circuits 51 (4), 893-907

44. Energy-Aware Design of Compressed Sensing Systems for Wireless Sensors Under Performance and Reliability Constraints
Citations:51
Authors: F Chen, F Lim, O Abari, A Chandrakasan, V Stojanovic
Publication: Circuits and Systems I: Regular Papers, IEEE Transactions on 60 (3), 650-661

45. Low-loss polysilicon waveguides fabricated in an emulated high-volume electronics process
Citations:50
Authors: JS Orcutt, SD Tang, S Kramer, K Mehta, H Li, V Stojanović, RJ Ram
Publication: Optics express 20 (7), 7243-7254

46. An energy-efficient equalized transceiver for RC-dominant channels
Citations:46
Authors: B Kim, V Stojanovic
Publication: IEEE Journal of Solid-State Circuits 45 (6), 1186-1197

47. An ultra low power 3D integrated intra-chip silicon electronic-photonic link
Citations:45
Authors: E Timurdogan, Z Su, K Settaluri, S Lin, S Moazeni, C Sun, G Leake, ...
Publication: Optical Fiber Communication Conference, Th5B. 8

48. Equalized interconnects for on-chip networks: Modeling and optimization framework
Citations:45
Authors: B Kim, V Stojanović
Publication: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided …

49. Why analog-to-information converters suffer in high-bandwidth sparse signal applications
Citations:44
Authors: O Abari, F Lim, F Chen, V Stojanovic
Publication: IEEE Transactions on Circuits and Systems – I 60 (9), 2273-2284

50. 75% efficient wide bandwidth grating couplers in a 45 nm microelectronics CMOS process
Citations:43
Authors: MT Wade, F Pavanello, R Kumar, CM Gentry, A Atabaki, R Ram, ...
Publication: 2015 IEEE Optical Interconnects Conference (OI), 46-47

51. Cross-layer energy and performance evaluation of a nanophotonic manycore processor system using real application workloads
Citations:42
Authors: G Kurian, C Sun, CHO Chen, JE Miller, J Michel, L Wei, DA Antoniadis, ...
Publication: 2012 IEEE 26th International Parallel and Distributed Processing Symposium …

52. Automated wavelength recovery for microring resonators
Citations:42
Authors: E Timurdogan, A Biberman, DC Trotter, C Sun, M Moresco, V Stojanović, ...
Publication: CLEO: Science and Innovations, CM2M. 1

53. A 1.23 pJ/bit 2.5Gb/s Monolithically-Integrated Optical Carrier-Injection Ring Modulator and All-Digital Driver Circuit in Commercial 45nm SOI
Citations:41
Authors: BR Moss, C Sun, M Georgas, J Shainline, JS Orcutt, JC Leu, M Wade, ...
Publication: IEEE International Solid-State Circuits Conference, 126-127

54. The relay reborn
Citations:41
Authors: TJK Liu, D Markovic, V Stojanovic, E Alon
Publication: Spectrum, IEEE 49 (4), 40-43

55. Near-optimal equalizer and timing adaptation for I/O links using a BER-based metric
Citations:40
Authors: EH Chen, J Ren, B Leibowitz, HC Lee, Q Lin, KS Oh, F Lambrecht, ...
Publication: IEEE Journal of Solid-State Circuits 43 (9), 2144-2156

56. Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication
Citations:40
Authors: V Stojanovic, A Amirkhany, MA Horowitz
Publication: 2004 IEEE International Conference on Communications (IEEE Cat. No …

57. Demonstration of an optical chip-to-chip link in a 3D integrated electronic-photonic platform
Citations:39
Authors: KT Settaluri, S Lin, S Moazeni, E Timurdogan, C Sun, M Moresco, Z Su, ...
Publication: ESSCIRC Conference 2015-41st European Solid-State Circuits Conference …

58. Accurate system voltage and timing margin simulation in high-speed I/O system designs
Citations:39
Authors: KS Oh, F Lambrecht, S Chang, Q Lin, J Ren, C Yuan, J Zerbe, ...
Publication: IEEE transactions on advanced packaging 31 (4), 722-730

59. Equalization of modal dispersion in multimode fiber using spatial light modulators
Citations:39
Authors: E Alon, V Stojanovic, JM Kahn, S Boyd, M Horowitz
Publication: IEEE Global Telecommunications Conference, 2004. GLOBECOM'04. 2, 1023-1029

60. A unified approach in the analysis of latches and flip-flops for low-power systems
Citations:39
Authors: V Stojanovic, VG Oklobdzija, R Bajwa
Publication: Proceedings. 1998 International Symposium on Low Power Electronics and …

61. Analysis and demonstration of MEM-relay power gating
Citations:37
Authors: H Fariborzi, M Spencer, V Karkare, J Jeon, R Nathanael, C Wang, F Chen, ...
Publication: IEEE Custom Integrated Circuits Conference 2010, 1-4

62. A 24 Gb/s software programmable analog multi-tone transmitter
Citations:34
Authors: A Amirkhany, A Abbasfar, J Savoj, M Jeeradit, B Garlepp, RT Kollipara, ...
Publication: IEEE Journal of Solid-State Circuits 43 (4), 999-1009

63. A 40-Gb/s PAM-4 transmitter based on a ring-resonator optical DAC in 45-nm SOI CMOS
Citations:32
Authors: S Moazeni, S Lin, M Wade, L Alloatti, RJ Ram, M Popović, V Stojanović
Publication: IEEE Journal of Solid-State Circuits 52 (12), 3503-3516

64. Energy-efficient active photonics in a zero-change, state-of-the-art CMOS process
Citations:32
Authors: MT Wade, JM Shainline, JS Orcutt, C Sun, R Kumar, B Moss, M Georgas, ...
Publication: Optical Fiber Communication Conference, Tu2E. 7

65. Design and demonstration of micro-electro-mechanical relay multipliers
Citations:32
Authors: H Fariborzi, F Chen, R Nathanael, J Jeon, TJ Kin Liu, V Stojanovic
Publication: Solid State Circuits Conference (A-SSCC), 2011 IEEE Asian, 117-120

66. Common-mode backchannel signaling system for differential high-speed links
Citations:32
Authors: A Ho, V Stojanovic, F Chen, C Werner, G Tsang, E Alon, R Kollipara, ...
Publication: 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …

67. A monolithically-integrated optical transmitter and receiver in a zero-change 45nm SOI process
Citations:30
Authors: M Georgas, BR Moss, C Sun, J Shainline, JS Orcutt, M Wade, YH Chen, ...
Publication: 2014 Symposium on VLSI Circuits Digest of Technical Papers, 1-2

68. Reliable Ultra-Low-Voltage Cache Design for Many-Core Systems
Citations:28
Authors: M Zhang, VM Stojanovic, P Ampadu
Publication: Transactions on Circuits and Systems II: Express Briefs 59 (12), 858-862

69. A low-power area-efficient switching scheme for charge-sharing DACs in SAR ADCs
Citations:28
Authors: F Chen, AP Chandrakasan, V Stojanovic
Publication: IEEE Custom Integrated Circuits Conference 2010, 1-4

70. A 45nm SOI monolithic photonics chip-to-chip link with bit-statistics-based resonant microring thermal tuning
Citations:27
Authors: C Sun, M Wade, M Georgas, S Lin, L Alloatti, B Moss, R Kumar, A Atabaki, ...
Publication: 2015 Symposium on VLSI Circuits (VLSI Circuits), C122-C123

71. Optical switching: Excitonic interconnects
Citations:27
Authors: M Baldo, V Stojanović
Publication: Nature Photonics 3 (10), 558

72. Precursor ISI reduction in high-speed I/O
Citations:26
Authors: J Ren, H Lee, Q Lin, B Leibowitz, EH Chen, D Oh, F Lambrecht, ...
Publication: 2007 IEEE Symposium on VLSI Circuits, 134-135

73. Power-centric design of high-speed I/Os
Citations:26
Authors: H Hatamkhani, F Lambrecht, V Stojanovic, CKK Yang
Publication: 2006 43rd ACM/IEEE Design Automation Conference, 867-872

74. Monolithic silicon-photonic platforms in state-of-the-art CMOS SOI processes
Citations:25
Authors: V Stojanović, RJ Ram, M Popović, S Lin, S Moazeni, M Wade, C Sun, ...
Publication: Optics express 26 (10), 13106-13121

75. Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example
Citations:25
Authors: R Sredojević, V Stojanović
Publication: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided …

76. Designing energy-efficient low-diameter on-chip networks with equalized interconnects
Citations:23
Authors: A Joshi, B Kim, V Stojanovic
Publication: 2009 17th IEEE Symposium on High Performance Interconnects, 3-12

77. Multi-tone signaling for high-speed backplane electrical links
Citations:23
Authors: A Amirkhany, V Stojanovic, MA Horowitz
Publication: IEEE Global Telecommunications Conference, 2004. GLOBECOM'04. 2, 1111-1117

78. Comparative analysis of latches and flip-flops for high-performance systems
Citations:23
Authors: V Stojanovic, V Oklobdzija, R Bajwa
Publication: Proceedings International Conference on Computer Design. VLSI in Computers …

79. A 6.25 Gb/s voltage-time conversion based fractionally spaced linear receive equalizer for mesochronous high-speed links
Citations:22
Authors: S Song, V Stojanovic
Publication: IEEE Journal of Solid-State Circuits 46 (5), 1183-1197

80. Scaling and evaluation of carbon nanotube interconnects for VLSI applications
Citations:21
Authors: F Chen, A Joshi, V Stojanović, A Chandrakasan
Publication: Proceedings of the 2nd international conference on Nano-Networks, 24

81. A 24Gb/s software programmable multi-channel transmitter
Citations:21
Authors: A Amirkhany, A Abbasfar, J Savoj, M Jeeradit, B Garlepp, V Stojanovic, ...
Publication: 2007 IEEE Symposium on VLSI Circuits, 38-39

82. Accurate method for analyzing high-speed I/O system performance
Citations:21
Authors: D Oh, F Lambrecht, S Chang, Q Lin, J Ren, J Zerbe, C Yuan, C Madden, ...
Publication: DesignCon

83. Electro-optical co-simulation for integrated CMOS photonic circuits with VerilogA
Citations:20
Authors: C Sorace-Agaskar, J Leu, MR Watts, V Stojanovic
Publication: Optics express 23 (21), 27180-27203

84. High-Throughput Signal Component Separator for Asymmetric Multi-Level Outphasing Power Amplifiers
Citations:20
Authors: Y Li, Z Li, O Uyar, Y Avniel, A Megretski, V Stojanovic
Publication: Solid-State Circuits, IEEE Journal of 48 (2), 369-380

85. A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25/spl mu/m CMOS
Citations:20
Authors: W Ellersick, CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz
Publication: 2001 IEEE International Solid-State Circuits Conference. Digest of Technical …

86. A 0.75-million-point fourier-transform chip for frequency-sparse signals
Citations:19
Authors: O Abari, E Hamed, H Hassanieh, A Agarwal, D Katabi, AP Chandrakasan, ...
Publication: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 …

87. Relays do not leak: CMOS does
Citations:19
Authors: H Fariborzi, F Chen, R Nathanael, IR Chen, L Hutin, R Lee, TJK Liu, ...
Publication: Proceedings of the 50th Annual Design Automation Conference, 127

88. Performance trade-offs and design limitations of analog-to-information converter front-ends
Citations:19
Authors: O Abari, F Chen, F Lim, V Stojanovic
Publication: 2012 IEEE International Conference on Acoustics, Speech and Signal …

89. Designing multi-socket systems using silicon photonics
Citations:19
Authors: S Beamer, K Asanović, C Batten, A Joshi, V Stojanović
Publication: Proceedings of the 23rd international conference on Supercomputing, 521-522

90. Photonics design tool for advanced CMOS nodes
Citations:18
Authors: L Alloatti, M Wade, V Stojanovic, M Popovic, RJ Ram
Publication: IET optoelectronics 9 (4), 163-167

91. Depletion-mode polysilicon optical modulators in a bulk complementary metal-oxide semiconductor process
Citations:18
Authors: JM Shainline, JS Orcutt, MT Wade, K Nammari, O Tehar-Zahav, ...
Publication: Optics letters 38 (15), 2729-2731

92. Injection-locked clock receiver for monolithic optical link in 45nm SOI
Citations:18
Authors: J Leu, V Stojanović
Publication: IEEE Asian Solid-State Circuits Conference 2011, 149-152

93. Integration of Silicon Photonics in Bulk CMOS
Citations:17
Authors: R Meade, JS Orcutt, K Mehta, O Tehar-Zahav, D Miller, M Georgas, ...
Publication: IEEE Symposium on VLSI Technology

94. Characterization of equalized and repeated interconnects for NoC applications
Citations:17
Authors: B Kim, V Stojanović
Publication: IEEE Design & Test of Computers 25 (5), 430-439

95. Fully Digital Transmit Equalizer With Dynamic Impedance Modulation
Citations:16
Authors: R Sredojevic, V Stojanovic
Publication: Solid-State Circuits, IEEE Journal of 46 (8), 1857-1869

96. Prediction of system performance based on component jitter and noise budgets
Citations:16
Authors: D Oh, F Lambrecht, JH Ren, S Chang, B Chia, C Madden, C Yuan
Publication: 2007 IEEE Electrical Performance of Electronic Packaging, 33-36

97. PLL on-chip jitter measurement: Analysis and design
Citations:16
Authors: S Vamvakos, V Stojanovic, J Zerbe, C Werner, D Draper, B Nikolic
Publication: 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 73-74

98. Non-volatile nano-electro-mechanical memory for energy-efficient data searching
Citations:15
Authors: K Kato, V Stojanović, TJK Liu
Publication: IEEE Electron Device Letters 37 (1), 31-34

99. Analog multi-tone signaling for high-speed backplane electrical links
Citations:15
Authors: A Amirkhany, A Abbasfar, V Stojanovic, MA Horowitz
Publication: Global Telecommunications Conference, 2006. GLOBECOM'06. IEEE, 1-6

100. Performance analysis of edge-based dfe
Citations:14
Authors: J Ren, H Lee, D Oh, B Leibowitz, V Stojanovic, J Zerbe, N Nguyen
Publication: 2006 IEEE Electrical Performane of Electronic Packaging, 265-268

101. First principles optimization of opto-electronic communication links
Citations:13
Authors: KT Settaluri, C Lalau-Keraly, E Yablonovitch, V Stojanović
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 64 (5), 1270-1283

102. Integrated microring tuning in deep-trench bulk CMOS
Citations:13
Authors: C Sun, E Timurdogan, MR Watts, V Stojanović
Publication: 2013 Optical Interconnects Conference, 54-55

103. Discrete-time, linear periodically time-variant phase-locked loop model for jitter analysis
Citations:13
Authors: SD Vamvakos, V Stojanovic, B Nikolic
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 58 (6), 1211-1224

104. Digital link pre-emphasis with dynamic driver impedance modulation
Citations:13
Authors: R Sredojević, V Stojanović
Publication: IEEE Custom Integrated Circuits Conference 2010, 1-4

105. Unidirectional chip-to-fiber grating couplers in unmodified 45nm CMOS technology
Citations:12
Authors: MT Wade, R Kumar, K Nammari, CM Gentry, JM Shainline, JS Orcutt, ...
Publication: 2014 Conference on Lasers and Electro-Optics (CLEO)-Laser Science to …

106. Integration of silicon photonics into electronic processes
Citations:11
Authors: JS Orcutt, RJ Ram, V Stojanović
Publication: Silicon Photonics VIII 8629, 86290F

107. Manycore processor networks with monolithic integrated CMOS photonics
Citations:11
Authors: V Stojanovic, A Joshi, C Batten, Y Kwon, K Asanovic
Publication: 2009 Conference on Lasers and Electro-Optics and 2009 Conference on Quantum …

108. Yield-driven iterative robust circuit optimization algorithm
Citations:10
Authors: Y Li, V Stojanovic
Publication: 2009 46th ACM/IEEE Design Automation Conference, 599-604

109. Modeling, simulation, and design of a multi-mode 2-10 Gb/sec fully adaptive serial link system
Citations:10
Authors: C Werner, C Hoyer, A Ho, M Jeeradit, F Chen, B Garlepp, W Stonecypher, ...
Publication: Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005 …

110. Breaking the energy barrier in fault-tolerant caches for multicore systems
Citations:9
Authors: P Ampadu, M Zhang, V Stojanovic
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 731-736

111. Monolithic electronic-photonic integration in state-of-the-art CMOS processes
Citations:9
Authors: JS Orcutt
Publication: Massachusetts Institute of Technology

112. Practical limits of multi-tone signaling over high-speed backplane electrical links
Citations:9
Authors: A Amirkhany, A Abbasfar, V Stojanovic, MA Horowitz
Publication: 2007 IEEE International Conference on Communications, 2693-2698

113. A 1-10 Gbps PAM2, PAM4, PAM2 partial response receiver analog front end with dynamic sampler swapping capability for backplane serial communications
Citations:9
Authors: B Garlepp, A Ho, V Stojanovic, F Chen, C Werner, G Tsang, T Thrush, ...
Publication: Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005., 376-379

114. Electronic–Photonic Co-Optimization of High-Speed Silicon Photonic Transmitters
Citations:8
Authors: S Lin, S Moazeni, KT Settaluri, V Stojanović
Publication: Journal of Lightwave Technology 35 (21), 4766-4780

115. Embedded nano-electro-mechanical memory for energy-efficient reconfigurable logic
Citations:8
Authors: K Kato, V Stojanović, TJK Liu
Publication: IEEE Electron Device Letters 37 (12), 1563-1565

116. Integration of silicon photonics in a bulk CMOS memory flow
Citations:8
Authors: R Meade, O Tehar-Zahav, Z Sternberg, E Megged, G Sandhu, JS Orcutt, ...
Publication: 2013 Optical Interconnects Conference, 114-115

117. Accurate system voltage and timing margin simulation in CDR based high speed designs
Citations:8
Authors: F Lambrecht, Q Lin, S Chang, D Oh, C Yuan, V Stojanovic
Publication: 2006 IEEE Electrical Performane of Electronic Packaging, 171-174

118. A 12Gb/s, 8.6 µApp input sensitivity, monolithic-integrated fully differential optical receiver in CMOS 45nm SOI process
Citations:7
Authors: N Mehta, C Sun, M Wade, S Lin, M Popovic, V Stojanovic
Publication: ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, 491-494

119. Model Predictive Control Equalizers
Citations:7
Authors: A Suleiman, R Sredojevic, V Stojanovic
Publication: IEEE Transactions on Circuits and Systems - I 61 (2), 371-381

120. Scalable electrical-optical thermal simulator for multicores with optical interconnects
Citations:7
Authors: YH Chen, C Sun, V Stojanović
Publication: 2013 Optical Interconnects Conference, 3-4

121. Low-loss polysilicon waveguides suitable for integration within a high-volume electronics process
Citations:7
Authors: JS Orcutt, SD Tang, S Kramer, H Li, V Stojanović, RJ Ram
Publication: CLEO: Science and Innovations, CThHH2

122. Design Requirements for a Spintronic MTJ Logic Device for Pipelined Logic Applications
Citations:6
Authors: Y Kang, J Bokor, V Stojanović
Publication: IEEE Transactions on Electron Devices 63 (4), 1754-1761

123. Scaling zero-change photonics: An active photonics platform in a 32 nm microelectronics SOI CMOS process
Citations:6
Authors: MT Wade, F Pavanello, J Orcutt, R Kumar, JM Shainline, V Stojanović, ...
Publication: CLEO: Science and Innovations, SW4N. 1

124. Multi-modal optical microcavities for loss avoidance
Citations:6
Authors: JM Shainline, J Orcutt, MT Wade, R Meade, O Tehar-Zahav, Z Sternberg, ...
Publication: CLEO: Science and Innovations, CM1F. 2

125. Photonic integration in a commercial scaled bulk-CMOS process
Citations:6
Authors: JS Orcutt, A Khilo, MA Popovic, CW Holzwarth, H Li, J Sun, B Moss, ...
Publication: 2009 International Conference on Photonics in Switching, 1-2

126. Discrete-time, cyclostationary phase-locked loop model for jitter analysis
Citations:6
Authors: SD Vamvakos, V Stojanovic, B Nikolic
Publication: 2009 IEEE Custom Integrated Circuits Conference, 637-640

127. A fractionally spaced linear receive equalizer with voltage-to-time conversion
Citations:6
Authors: S Song, B Kim, V Stojanovic
Publication: VLSI Circuits, 2009 Symposium on, 222-223

128. Monolithic optical transceivers in 65 nm bulk CMOS
Citations:5
Authors: AH Atabaki, S Moazeni, F Pavanello, H Gevorgyan, J Notaros, L Alloatti, ...
Publication: 2018 Optical Fiber Communications Conference and Exposition (OFC), 1-3

129. MEMS switches for low-power logic
Citations:5
Authors: TJK Liu, D Markovic, V Stojanovic, E Alon
Publication: IEEE Spectrum, April

130. CMOS photonic processor-memory networks
Citations:5
Authors: V Stojanović, A Joshi, C Batten, YJ Kwon, S Beamer, S Chen, K Asanović
Publication: 2010 IEEE Photonics Society Winter Topicals Meeting Series (WTM), 118-119

131. Discrete-time models resulting from dynamic continuous-time perturbations in phase-amplitude modulation-demodulation schemes
Citations:4
Authors: O Tanovic, A Megretski, Y Li, VM Stojanovic, M Osqui
Publication: 2016 IEEE 55th Conference on Decision and Control (CDC), 6619-6624

132. Heterogeneous Integration of a 300-mm Silicon Photonics-CMOS Wafer Stack by Direct Oxide Bonding and Via-Last 3-D Interconnection
Citations:4
Authors: C McDonough, D La Tulipe, D Pascual, P Tariello, J Mucci, M Smalley, ...
Publication: Journal of Microelectronics and Electronic Packaging 13 (2), 71-76

133. Spoked-ring microcavities: enabling seamless integration of nanophotonics in unmodified advanced CMOS microelectronics chips
Citations:4
Authors: MT Wade, JM Shainline, JS Orcutt, RJ Ram, V Stojanovic, MA Popovic
Publication: Optical Interconnects XIV 8991, 89910B

134. Designing Processor-Memory Interfaces with Monolithically Integrated Silicon-photonics
Citations:4
Authors: C Sun, YH Chen, V Stojanović
Publication: Conference on Lasers and Electro-Optics/Pacific Rim, TuN4_3

135. On U-Statistics and Compressed Sensing I: Non-Asymptotic Worst-Case Analysis
Citations:4
Authors: F Lim, V Stojanovic
Publication: IEEE Transactions on Signal Processing 61 (10), 2486-2497

136. Low loss waveguide integration within a thin-SOI CMOS foundry
Citations:4
Authors: JS Orcutt, B Moss, C Sun, J Leu, M Georgas, S Urosevic, H Li, J Sun, ...
Publication: Optical Interconnects Conference, 2012 IEEE, 25-26

137. An oscilloscope array for high-impedance device characterization
Citations:4
Authors: F Chen, A Chandrakasan, V Stojanovic
Publication: 2009 Proceedings of ESSCIRC, 112-115

138. Low-complexity Pattern-eliminating Codes for ISI-limited Channels
Citations:4
Authors: N Blitvic, L Zheng, V Stojanovic
Publication: 2008 IEEE International Conference on Communications, 1214-1219

139. Modeling and design framework: Equalized and repeated interconnects for networks-on-chip
Citations:4
Authors: B Kim, V Stojanovic
Publication: IEEE Design & Test of Computers 25 (5), 430-439

140. Statistical simulator for block coded channels with long residual interference
Citations:4
Authors: N Blitvic, V Stojanovic
Publication: 2007 IEEE International Conference on Communications, 6287-6294

141. There's plenty of room at the top
Citations:3
Authors: TJK Liu, U Sikder, K Kato, V Stojanovic
Publication: 2017 IEEE 30th International Conference on Micro Electro Mechanical Systems …

142. Depletion-based optical modulators in a bulk 65 nm CMOS platform
Citations:3
Authors: F Pavanello, A Atabaki, MT Wade, L Alloatti, J Notaros, S Moazeni, ...
Publication: Optical Fiber Communication Conference, Th4H. 3

143. Floating-point unit design with nano-electro-mechanical (NEM) relays
Citations:3
Authors: S Dutta, V Stojanović
Publication: 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH …

144. On U-Statistics and Compressed Sensing II: Non-Asymptotic Average-Case Analysis
Citations:3
Authors: F Lim, V Stojanovic
Publication: IEEE Transactions on Signal Processing 61 (10), 2473-2485

145. Robust RST controller design by convex optimization
Citations:3
Authors: MS Matijević, R Sredojević, VM Stojanović
Publication: Electronics 15 (1), 24-29

146. Design-space exploration for CMOS photonic processor networks
Citations:3
Authors: V Stojanović, A Joshi, C Batten, YJ Kwon, S Beamer, S Chen, K Asanović
Publication: 2010 Conference on Optical Fiber Communication (OFC/NFOEC), collocated …

147. Channel coding for high-speed links: A systematic look at code performance and system simulation
Citations:3
Authors: N Blitvic, M Lee, V Stojanovic
Publication: IEEE Transactions on Advanced Packaging 32 (2), 268-279

148. Building manycore processor-to-DRAM networks using monolithic silicon photonics
Citations:3
Authors: A Joshi, C Batten, V Stojanović, K Asanović
Publication: High Performance Embedded Computing (HPEC) Workshop

149. A 1MW− 101DB THD+ N Class-AB High-Fidelity Headphone Driver in 65NM CMOS
Citations:2
Authors: N Mehta, J Huijsing, V Stojanović
Publication: 2018 IEEE Symposium on VLSI Circuits, 235-236

150. Microsecond Optical Switching Network of Processor SoCs with Optical I/O
Citations:2
Authors: S Moazeni, J Henriksson, TJ Seok, MT Wade, C Sun, MC Wu, ...
Publication: Optical Fiber Communication Conference, Th1G. 1

151. Monolithic Integration of O-band Photonic Transceivers in a “Zero-change” 32nm SOI CMOS
Citations:2
Authors: S Moazeni, A Atabaki, D Cheian, S Lin, RJ Ram, V Stojanovic
Publication: 2017 IEEE International Electron Devices Meeting (IEDM), 24.3. 1-24.3. 4

152. Structured Deep Neural Network Pruning via Matrix Pivoting
Citations:2
Authors: R Sredojevic, S Cheng, L Supic, R Naous, V Stojanovic
Publication: arXiv preprint arXiv:1712.01084

153. Microprocessor chip with photonic I/O
Citations:2
Authors: C Sun, MT Wade, Y Lee, JS Orcutt, L Alloatti, MS Georgas, AS Waterman, ...
Publication: 2017 Optical Fiber Communications Conference and Exhibition (OFC), 1-3

154. Delphi: a framework for rtl-based architecture design evaluation using dsent models
Citations:2
Authors: MK Papamichael, C Cakir, CS Chia-Hsin, O Cheny, JC Ho, K Mai, ...
Publication: 2015 IEEE International Symposium on Performance Analysis of Systems and …

155. Oh, Frank Lambrecht, Vladimir Stojanovic, Jared Zerbe, and Chihkong Ken Yang. Near-Optimal Equalizer and Timing Adaptation for I/O Links Using a BER-Based Metric
Citations:2
Authors: E Chen, J Ren, B Leibowitz, H Lee, Q Lin, K Suk
Publication: IEEE Journal of Solid-State Circuits 43 (9), 2144-2156

156. BER-based adaptation of I/O link equalizers
Citations:2
Authors: EH Chen, J Ren, J Zerbe, B Leibowitz, H Lee, V Stojanovic, CKK Yang
Publication: 2007 IEEE Symposium on VLSI Circuits, 36-37

157. MPDCompress-Matrix Permutation Decomposition Algorithm for Deep Neural Network Compression
Citations:1
Authors: L Supic, R Naous, R Sredojevic, A Faust, V Stojanovic
Publication: arXiv preprint arXiv:1805.12085

158. A model predictive control equalization transmitter for asymmetric interfaces in 28nm FDSOI
Citations:1
Authors: T Kim, P Bhargava, V Stojanović
Publication: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), 237-240

159. Design trade-offs in signal component separators for outphasing power amplifiers
Citations:1
Authors: Z Li, Y Li, Y Avniel, A Megretski, V Stojanović
Publication: 2013 Proceedings of the ESSCIRC (ESSCIRC), 33-36

160. Hardware-Software Codesign for Embedded Numerical Acceleration
Citations:1
Authors: R Sredojevic, A Wright, V Stojanovic
Publication: 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom …

161. Future state-of-the-art electrical interconnect
Citations:1
Authors: B Kim, V Stojanović
Publication: WINDS 2010 Workshop on the Interaction between Nanophotonic Devices and …

162. Silicon photonics and memories
Citations:1
Authors: V Stojanović
Publication: 2010 IEEE Hot Chips 22 Symposium (HCS), 1-50

163. Advantages of Silicon Photonics for Multi-socket Systems
Citations:1
Authors: S Beamer, K Asanović, C Batten, A Joshi, V Stojanović
Publication: Association for Computing Machinery

164. A systems approach to building modern high-speed links
Citations:1
Authors: V Stojanovic, J Zerbe
Publication: IWSOC

165. Fully Integrated Coherent LiDAR in 3D-Integrated Silicon Photonics/65nm CMOS
Citations:
Authors: P Bhargava, T Kim, CV Poulton, J Notaros, A Yaacobi, E Timurdogan, ...
Publication: 2019 Symposium on VLSI Circuits, C262-C263

166. A Laser-forwarded Coherent 10Gb/s BPSK Transceiver using Monolithic Microring Resonators in 45nm SOI CMOS
Citations:
Authors: N Mehta, S Lin, B Yin, S Moazeni, V Stojanović
Publication: 2019 Symposium on VLSI Circuits, C192-C193

167. A Differential Optical Receiver With Monolithic Split-Microring Photodetector
Citations:
Authors: N Mehta, C Sun, M Wade, V Stojanović
Publication: IEEE Journal of Solid-State Circuits 54 (8), 2230-2242

168. Ring Resonator Based Ultrasound Detection in a Zero-Change Advanced CMOS-SOI Process
Citations:
Authors: P Zarkos, O Hsu, V Stojanović
Publication: CLEO: Applications and Technology, JW2A. 78

169. Electronic-Photonic Platform for Label-Free Biophotonic Sensing in Advanced Zero-Change CMOS-SOI Process
Citations:
Authors: C Adamopoulos, A Gharia, A Niknejad, M Anwar, V Stojanović
Publication: CLEO: QELS_Fundamental Science, JW2A. 81

170. A 1-mW Class-AB Amplifier With −101 dB THD+N for High-Fidelity 16 Headphones in 65-nm CMOS
Citations:
Authors: N Mehta, JH Huijsing, V Stojanović
Publication: IEEE Journal of Solid-State Circuits 54 (4), 948-958

171. Demonstration of 50-mV Digital Integrated Circuits with Microelectromechanical Relays
Citations:
Authors: ZA Ye, S Almeida, M Rusch, A Perlas, W Zhang, U Sikder, J Jeon, ...
Publication: 2018 IEEE International Electron Devices Meeting (IEDM), 4.1. 1-4.1. 4

172. A Bandwidth-Dense, Low Power Electronic-Photonic Platform and Architecture for Multi-Tbps Optical I/O
Citations:
Authors: M Wade, M Davenport, MDC Falco, P Bhargava, J Fini, D Van Orden, ...
Publication: 2018 European Conference on Optical Communication (ECOC), 1-3

173. Publisher Correction: Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip.
Citations:
Authors: AH Atabaki, S Moazeni, F Pavanello, H Gevorgyan, J Notaros, L Alloatti, ...
Publication: Nature 560 (7716), E4-E4

174. Overcoming the Coherence Distance Barrier in Long-Range FMCW LIDAR
Citations:
Authors: T Kim, P Bhargava, V Stojanović
Publication: CLEO: Science and Innovations, STh3L. 7

175. Monolithic Optical Interconnects in Zero-Change CMOS
Citations:
Authors: A Atabaki
Publication: Proceedings of the 3rd International Workshop on Advanced Interconnect …

176. Efficient nanoscale photonic devices and monolithic electronic-photonic subsystems in sub-100 nm SOI CMOS
Citations:
Authors: F Pavanello, MT Wade, J Notaros, JM Shainline, CV Poulton, C Sun, ...
Publication: 2015 IEEE Photonics Conference (IPC), 1-2

177. Monolithic silicon photonics in a sub-100nm SOI CMOS microprocessor foundry: progress from devices to systems
Citations:
Authors: MA Popović, MT Wade, JS Orcutt, JM Shainline, C Sun, M Georgas, ...
Publication: Silicon Photonics X 9367, 93670M

178. Optical Fiber Telecommunications VIA: Chapter 11. Integrated and Hybrid Photonics for High-Performance Interconnects
Citations:
Authors: N Bamiedakis, KA Williams, RV Penty, IH White
Publication: Elsevier Inc. Chapters

179. Chip and board-scale integrated Photonic Networks for next-generation computers
Citations:
Authors: V Stojanovic
Publication: Optical Fiber Communication Conference, OTu2C. 1

180. Non-asymptotic analysis of compressed sensing random matrices: An U-statistics approach
Citations:
Authors: F Lim, VM Stojanovic
Publication: 2012 IEEE International Conference on Communications (ICC), 2511-2515

181. Analysis and Design of Manycore Processor-to-DRAM Opto-Electrical Networks with Integrated Silicon Photonics
Citations:
Authors: V Stojanovic, K Asanovic
Publication: MASSACHUSETTS INST OF TECH CAMBRIDGE

182. Designing manycore processor networks using silicon photonics
Citations:
Authors: A Joshi, C Batten, YJ Kwon, S Beamer, I Shamim, K Asanović, ...
Publication: 2009 IEEE LEOS Annual Meeting Conference Proceedings, 16-17

183. A Modeling and exploration framework for interconnect network design in the nanometer era
Citations:
Authors: A Joshi, F Chen, V Stojanovic
Publication: Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on …

184. Performance Estimation of High-Speed Backplane Interconnects
Citations:
Authors: J Kim, VM Stojanović
Publication: 대한전자공학회 ISOCC, 16-18

185. Some experimental aspects of using lungs as biological oxygenator in extracorporal circulation.
Citations:
Authors: V Stojanović, M Popović, R Colović
Publication: Zeitschrift fur experimentelle Chirurgie 13 (1), 38-42

186. HPEC 2009
Citations:
Authors: A Joshi, C Batten, YJ Kwon, S Beamer, I Shamim, K Asanović, ...
Publication: 

187. Transmit Pre-emphasis for High-Speed for High Speed Time-Division-Multiplexed Serial Link Transceiver
Citations:
Authors: V Stojanović, G Ginis, MA Horowitz
Publication: 

188. PLL On-Chip Jitter PLL On Chip Jitter Measurement: Analysis and Design
Citations:
Authors: SD Vamvakos, V Stojanović
Publication: 

189. Towards Front-end CMOS-compatible Photonic Devices for High Bandwidth Density, Ultra-low-power, Core-to-Memory Communications
Citations:
Authors: JS Orcutt, M Popovic, F Gan, A Khilo, N Dilello, JL Hoyt, F Kaertner, ...
Publication: 

190. Localized Substrate-Removal Technique Enabling Optical Intrachip Communication in Bulk-Silicon CMOS
Citations:
Authors: CW Holzwarth, JS Orcutt, J Sun, H Li, MA Popovic, V Stojanović, JL Hoyt, ...
Publication: Deep Submicron CMOS Photonics, 4

191. Design of energy‐efficient on‐chip networks
Citations:
Authors: V Stojanović
Publication: 

