{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672777067003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672777067003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 21:17:46 2023 " "Processing started: Tue Jan  3 21:17:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672777067003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777067003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C -c Rproc_MD_MI_C " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C -c Rproc_MD_MI_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777067003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672777067219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672777067219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_C_pkg " "Found design unit 1: retardos_cntl_seg_C_pkg" {  } { { "../../tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_I_pkg " "Found design unit 1: tipos_constan_memoria_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_pkg " "Found design unit 1: componentes_secuenciamiento_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cam_datos_pkg " "Found design unit 1: componentes_cam_datos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_pkg " "Found design unit 1: Rcomponentes_cam_datos_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_C_pkg " "Found design unit 1: Rcomponentes_cam_datos_C_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_pkg " "Found design unit 1: componentes_decodificador_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_decodificador_pkg " "Found design unit 1: Rcomponentes_decodificador_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MD_pkg " "Found design unit 1: componentes_MD_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_pkg " "Found design unit 1: Rcomponentes_MD_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_C_pkg " "Found design unit 1: Rcomponentes_MD_C_pkg" {  } { { "../../MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_pkg " "Found design unit 1: tipos_constan_memoria_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_even_pkg " "Found design unit 1: retardos_even_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_pkg " "Found design unit 1: componentes_control_seg_C_pkg" {  } { { "../../CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MI_pkg " "Found design unit 1: componentes_MI_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MI_pkg " "Found design unit 1: Rcomponentes_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cortos_pkg " "Found design unit 1: componentes_cortos_pkg" {  } { { "../../CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cortos_pkg " "Found design unit 1: Rcomponentes_cortos_pkg" {  } { { "../../CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_C_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_C_pkg" {  } { { "../../componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_I_pkg " "Found design unit 1: inicializa_mem_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_I_pkg-body " "Found design unit 2: inicializa_mem_I_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_pkg " "Found design unit 1: inicializa_mem_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_pkg-body " "Found design unit 2: inicializa_mem_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rproc_MD_MI_C-estructural " "Found design unit 1: Rproc_MD_MI_C-estructural" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rproc_MD_MI_C " "Found entity 1: Rproc_MD_MI_C" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777074374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rproc_MD_MI_C " "Elaborating entity \"Rproc_MD_MI_C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672777074487 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RregCP-comportamiento " "Found design unit 1: RregCP-comportamiento" {  } { { "RregCP.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074497 ""} { "Info" "ISGN_ENTITY_NAME" "1 RregCP " "Found entity 1: RregCP" {  } { { "RregCP.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RregCP RregCP:regis_CP " "Elaborating entity \"RregCP\" for hierarchy \"RregCP:regis_CP\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "regis_CP" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST_INY_Pcero-estructural " "Found design unit 1: Rcam_MEM_INST_INY_Pcero-estructural" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074508 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST_INY_Pcero " "Found entity 1: Rcam_MEM_INST_INY_Pcero" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074508 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST_INY_Pcero Rcam_MEM_INST_INY_Pcero:Mem_INST " "Elaborating entity \"Rcam_MEM_INST_INY_Pcero\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "Mem_INST" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIns-comportamiento " "Found design unit 1: muxIns-comportamiento" {  } { { "muxIns.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074521 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIns " "Found entity 1: muxIns" {  } { { "muxIns.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIns Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst " "Elaborating entity \"muxIns\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "mux_inst" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST-estruc " "Found design unit 1: Rcam_MEM_INST-estruc" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST " "Found entity 1: Rcam_MEM_INST" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR " "Elaborating entity \"Rcam_MEM_INST\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "Mem_INSTR" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMI-rtl " "Found design unit 1: RMI-rtl" {  } { { "RMI.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074543 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMI " "Found entity 1: RMI" {  } { { "RMI.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMI Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst " "Elaborating entity \"RMI\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst\"" {  } { { "Rcam_MEM_INST.vhd" "mem_inst" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDeco_cam_dat_secu_C-estructural " "Found design unit 1: RDeco_cam_dat_secu_C-estructural" {  } { { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074558 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDeco_cam_dat_secu_C " "Found entity 1: RDeco_cam_dat_secu_C" {  } { { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDeco_cam_dat_secu_C RDeco_cam_dat_secu_C:procesa " "Elaborating entity \"RDeco_cam_dat_secu_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "procesa" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rdecodificador-estructural " "Found design unit 1: Rdecodificador-estructural" {  } { { "Rdecodificador.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rdecodificador " "Found entity 1: Rdecodificador" {  } { { "Rdecodificador.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rdecodificador RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco " "Elaborating entity \"Rdecodificador\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\"" {  } { { "RDeco_cam_dat_secu_C.vhd" "deco" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_DL_N-comportamiento " "Found design unit 1: RDB_DL_N-comportamiento" {  } { { "RDB_DL_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074582 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_DL_N " "Found entity 1: RDB_DL_N" {  } { { "RDB_DL_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_DL_N RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|RDB_DL_N:RDL3_instr " "Elaborating entity \"RDB_DL_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|RDB_DL_N:RDL3_instr\"" {  } { { "Rdecodificador.vhd" "RDL3_instr" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-estructural " "Found design unit 1: decodificador-estructural" {  } { { "decodificador.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074592 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco " "Elaborating entity \"decodificador\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\"" {  } { { "Rdecodificador.vhd" "R_deco" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "decocamino.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074603 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "decocamino.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decocamino:camino\"" {  } { { "decodificador.vhd" "camino" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-comportamiento " "Found design unit 1: decoopALU-comportamiento" {  } { { "decoopALU.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074614 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "decoopALU.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopALU:ALU\"" {  } { { "decodificador.vhd" "ALU" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopMD-comportamiento " "Found design unit 1: decoopMD-comportamiento" {  } { { "decoopMD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074625 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopMD " "Found entity 1: decoopMD" {  } { { "decoopMD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopMD RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopMD:MEMORIA " "Elaborating entity \"decoopMD\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopMD:MEMORIA\"" {  } { { "decodificador.vhd" "MEMORIA" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopSEC-comportamiento " "Found design unit 1: decoopSEC-comportamiento" {  } { { "decoopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074636 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopSEC " "Found entity 1: decoopSEC" {  } { { "decoopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopSEC RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopSEC:SECUEN " "Elaborating entity \"decoopSEC\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopSEC:SECUEN\"" {  } { { "decodificador.vhd" "SECUEN" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_excep-comportamiento " "Found design unit 1: deco_excep-comportamiento" {  } { { "deco_excep.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074647 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_excep " "Found entity 1: deco_excep" {  } { { "deco_excep.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_excep RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|deco_excep:Inst_ERR " "Elaborating entity \"deco_excep\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|deco_excep:Inst_ERR\"" {  } { { "decodificador.vhd" "Inst_ERR" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_datos_C-estructural " "Found design unit 1: Rcamino_datos_C-estructural" {  } { { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_datos_C " "Found entity 1: Rcamino_datos_C" {  } { { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_datos_C RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos " "Elaborating entity \"Rcamino_datos_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\"" {  } { { "RDeco_cam_dat_secu_C.vhd" "cam_datos" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTD-estructural " "Found design unit 1: RFMTD-estructural" {  } { { "RFMTD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074672 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTD " "Found entity 1: RFMTD" {  } { { "RFMTD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTD RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat " "Elaborating entity \"RFMTD\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\"" {  } { { "Rcamino_datos_C.vhd" "form_dat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074684 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD\"" {  } { { "RFMTD.vhd" "RDL3_FMTD" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074685 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTD-compor " "Found design unit 1: FMTD-compor" {  } { { "FMTD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074694 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTD " "Found entity 1: FMTD" {  } { { "FMTD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTD RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD " "Elaborating entity \"FMTD\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD\"" {  } { { "RFMTD.vhd" "R_FMTD" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RBR-compor " "Found design unit 1: RBR-compor" {  } { { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074705 ""} { "Info" "ISGN_ENTITY_NAME" "1 RBR " "Found entity 1: RBR" {  } { { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBR RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros " "Elaborating entity \"RBR\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\"" {  } { { "Rcamino_datos_C.vhd" "banco_registros" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1 " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1\"" {  } { { "RBR.vhd" "RDL3_IDL1" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "RD_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074721 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "RD_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE\"" {  } { { "RBR.vhd" "RA4_IDE" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074734 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE " "Elaborating entity \"RDI_1\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE\"" {  } { { "RBR.vhd" "RA4_PE" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "RD_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074745 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "RD_1.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE " "Elaborating entity \"RD_1\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE\"" {  } { { "RBR.vhd" "RM5_PE" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "BR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074757 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR " "Elaborating entity \"BR\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\"" {  } { { "RBR.vhd" "R_BR" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosDL-estructural " "Found design unit 1: RcortosDL-estructural" {  } { { "RcortosDL.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074768 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosDL " "Found entity 1: RcortosDL" {  } { { "RcortosDL.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosDL RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto " "Elaborating entity \"RcortosDL\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\"" {  } { { "Rcamino_datos_C.vhd" "BR_L1_corto" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES\"" {  } { { "RcortosDL.vhd" "R7_ES" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cortos-estructural " "Found design unit 1: cortos-estructural" {  } { { "cortos.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074781 ""} { "Info" "ISGN_ENTITY_NAME" "1 cortos " "Found entity 1: cortos" {  } { { "cortos.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortos RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU " "Elaborating entity \"cortos\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\"" {  } { { "RcortosDL.vhd" "RcorALU" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamiento " "Found design unit 1: mux2-comportamiento" {  } { { "mux2.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074791 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2 " "Elaborating entity \"mux2\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2\"" {  } { { "cortos.vhd" "mcorto2" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosALU-estructural " "Found design unit 1: RcortosALU-estructural" {  } { { "RcortosALU.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074811 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosALU " "Found entity 1: RcortosALU" {  } { { "RcortosALU.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosALU RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto " "Elaborating entity \"RcortosALU\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto\"" {  } { { "Rcamino_datos_C.vhd" "ALU_L1_corto" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL1_C-estructural " "Found design unit 1: RmL1_C-estructural" {  } { { "RmL1_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL1_C " "Found entity 1: RmL1_C" {  } { { "RmL1_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL1_C RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1 " "Elaborating entity \"RmL1_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\"" {  } { { "Rcamino_datos_C.vhd" "muxL1" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074852 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1 " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1\"" {  } { { "RmL1_C.vhd" "RA4_mL1" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-comportamiento " "Found design unit 1: mux3-comportamiento" {  } { { "mux3.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074862 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1 " "Elaborating entity \"mux3\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1\"" {  } { { "RmL1_C.vhd" "muxRmL1" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL2_C-estructural " "Found design unit 1: RmL2_C-estructural" {  } { { "RmL2_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074872 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL2_C " "Found entity 1: RmL2_C" {  } { { "RmL2_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL2_C RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2 " "Elaborating entity \"RmL2_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2\"" {  } { { "Rcamino_datos_C.vhd" "muxL2" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074874 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ralu-compor " "Found design unit 1: Ralu-compor" {  } { { "Ralu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ralu " "Found entity 1: Ralu" {  } { { "Ralu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ralu RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map " "Elaborating entity \"Ralu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\"" {  } { { "Rcamino_datos_C.vhd" "alu_map" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU\"" {  } { { "Ralu.vhd" "RA4_opALU" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-compor " "Found design unit 1: alu-compor" {  } { { "alu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074899 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu " "Elaborating entity \"alu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu\"" {  } { { "Ralu.vhd" "R_alu" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074901 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmES-estructural " "Found design unit 1: RmES-estructural" {  } { { "RmES.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074912 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmES " "Found entity 1: RmES" {  } { { "RmES.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmES RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES " "Elaborating entity \"RmES\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\"" {  } { { "Rcamino_datos_C.vhd" "muxmES" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES\"" {  } { { "RmES.vhd" "RM5_mES" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_D-comportamiento " "Found design unit 1: RD_D-comportamiento" {  } { { "RD_D.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074929 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_D " "Found entity 1: RD_D" {  } { { "RD_D.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_D RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu " "Elaborating entity \"RD_D\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu\"" {  } { { "RmES.vhd" "RM5_alu" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDECS-estructural " "Found design unit 1: RDECS-estructural" {  } { { "RDECS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074949 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDECS " "Found entity 1: RDECS" {  } { { "RDECS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDECS RDeco_cam_dat_secu_C:procesa\|RDECS:control " "Elaborating entity \"RDECS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|RDECS:control\"" {  } { { "RDeco_cam_dat_secu_C.vhd" "control" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C:procesa\|RDECS:control\|RDI_N:RA4_opSEC " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|RDECS:control\|RDI_N:RA4_opSEC\"" {  } { { "RDECS.vhd" "RA4_opSEC" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECS-comporta " "Found design unit 1: DECS-comporta" {  } { { "DECS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074961 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECS " "Found entity 1: DECS" {  } { { "DECS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECS RDeco_cam_dat_secu_C:procesa\|RDECS:control\|DECS:R_DECS " "Elaborating entity \"DECS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|RDECS:control\|DECS:R_DECS\"" {  } { { "RDECS.vhd" "R_DECS" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_secuen_C-estructural " "Found design unit 1: Rcamino_secuen_C-estructural" {  } { { "Rcamino_secuen_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_secuen_C " "Found entity 1: Rcamino_secuen_C" {  } { { "Rcamino_secuen_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_secuen_C RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen " "Elaborating entity \"Rcamino_secuen_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\"" {  } { { "RDeco_cam_dat_secu_C.vhd" "cam_secuen" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro-comportamiento " "Found design unit 1: cuatro-comportamiento" {  } { { "cuatro.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074985 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro " "Found entity 1: cuatro" {  } { { "cuatro.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|cuatro:ctecuatro " "Elaborating entity \"cuatro\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|cuatro:ctecuatro\"" {  } { { "Rcamino_secuen_C.vhd" "ctecuatro" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comportamiento " "Found design unit 1: sumador-comportamiento" {  } { { "sumador.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074995 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777074995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777074995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|sumador:sumcuatro " "Elaborating entity \"sumador\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|sumador:sumcuatro\"" {  } { { "Rcamino_secuen_C.vhd" "sumcuatro" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777074996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTS-estructural " "Found design unit 1: RFMTS-estructural" {  } { { "RFMTS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075005 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTS " "Found entity 1: RFMTS" {  } { { "RFMTS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTS RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS " "Elaborating entity \"RFMTS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS\"" {  } { { "Rcamino_secuen_C.vhd" "formatearS" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTS-compor " "Found design unit 1: FMTS-compor" {  } { { "FMTS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075019 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTS " "Found entity 1: FMTS" {  } { { "FMTS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075019 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTS RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS " "Elaborating entity \"FMTS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS\"" {  } { { "RFMTS.vhd" "R_FMTS" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmuxdirec_C-comportamiento " "Found design unit 1: Rmuxdirec_C-comportamiento" {  } { { "Rmuxdirec_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmuxdirec_C " "Found entity 1: Rmuxdirec_C" {  } { { "Rmuxdirec_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmuxdirec_C RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex " "Elaborating entity \"Rmuxdirec_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex\"" {  } { { "Rcamino_secuen_C.vhd" "muxrelatindex" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075033 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdirec-comportamiento " "Found design unit 1: muxdirec-comportamiento" {  } { { "muxdirec.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075046 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxdirec " "Found entity 1: muxdirec" {  } { { "muxdirec.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdirec RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex\|muxdirec:R_mSI " "Elaborating entity \"muxdirec\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex\|muxdirec:R_mSI\"" {  } { { "Rmuxdirec_C.vhd" "R_mSI" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu-estructural " "Found design unit 1: Rsum_secu-estructural" {  } { { "Rsum_secu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu " "Found entity 1: Rsum_secu" {  } { { "Rsum_secu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex " "Elaborating entity \"Rsum_secu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex\"" {  } { { "Rcamino_secuen_C.vhd" "sumrelatindex" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_secu-comportamiento " "Found design unit 1: sum_secu-comportamiento" {  } { { "sum_secu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075071 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_secu " "Found entity 1: sum_secu" {  } { { "sum_secu.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_secu RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex\|sum_secu:R_sum_secu " "Elaborating entity \"sum_secu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex\|sum_secu:R_sum_secu\"" {  } { { "Rsum_secu.vhd" "R_sum_secu" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eval-comport " "Found design unit 1: eval-comport" {  } { { "eval.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075084 ""} { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eval RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|eval:evaluar " "Elaborating entity \"eval\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|eval:evaluar\"" {  } { { "Rcamino_secuen_C.vhd" "evaluar" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075086 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmuxmSIC-estructural " "Found design unit 1: RmuxmSIC-estructural" {  } { { "RmuxmSIC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075096 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmuxmSIC " "Found entity 1: RmuxmSIC" {  } { { "RmuxmSIC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmuxmSIC RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RmuxmSIC:nuxSIC " "Elaborating entity \"RmuxmSIC\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RmuxmSIC:nuxSIC\"" {  } { { "Rcamino_secuen_C.vhd" "nuxSIC" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075098 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmxsecseg-estructural " "Found design unit 1: Rmxsecseg-estructural" {  } { { "Rmxsecseg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmxsecseg " "Found entity 1: Rmxsecseg" {  } { { "Rmxsecseg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmxsecseg RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmxsecseg:mxsecseg " "Elaborating entity \"Rmxsecseg\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmxsecseg:mxsecseg\"" {  } { { "Rcamino_secuen_C.vhd" "mxsecseg" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MI-comport " "Found design unit 1: acceso_MI-comport" {  } { { "acceso_MI.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075126 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MI " "Found entity 1: acceso_MI" {  } { { "acceso_MI.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MI RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|acceso_MI:compro_acc " "Elaborating entity \"acceso_MI\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|acceso_MI:compro_acc\"" {  } { { "Rcamino_secuen_C.vhd" "compro_acc" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_DATOS_C-estruc " "Found design unit 1: Rcam_MEM_DATOS_C-estruc" {  } { { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_DATOS_C " "Found entity 1: Rcam_MEM_DATOS_C" {  } { { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_DATOS_C Rcam_MEM_DATOS_C:Mem_DATOS " "Elaborating entity \"Rcam_MEM_DATOS_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "Mem_DATOS" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTE_C-estructura " "Found design unit 1: RFMTE_C-estructura" {  } { { "RFMTE_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075153 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTE_C " "Found entity 1: RFMTE_C" {  } { { "RFMTE_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTE_C Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc " "Elaborating entity \"RFMTE_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rform_esc" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-estructural " "Found design unit 1: FMTE-estructural" {  } { { "FMTE.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075165 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "FMTE.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE " "Elaborating entity \"FMTE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\"" {  } { { "RFMTE_C.vhd" "R_FMTE" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinearE-estructura " "Found design unit 1: alinearE-estructura" {  } { { "alinearE.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075176 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinearE " "Found entity 1: alinearE" {  } { { "alinearE.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinearE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE " "Elaborating entity \"alinearE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\"" {  } { { "FMTE.vhd" "alinaE" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075179 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1672777075180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2M-comportamiento " "Found design unit 1: mux2M-comportamiento" {  } { { "mux2M.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2M " "Found entity 1: mux2M" {  } { { "mux2M.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2M Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma " "Elaborating entity \"mux2M\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma\"" {  } { { "alinearE.vhd" "\\columna:1:iter:1:filab:2:gencoluma" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_byte-estructura " "Found design unit 1: sel_byte-estructura" {  } { { "sel_byte.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075202 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_byte " "Found entity 1: sel_byte" {  } { { "sel_byte.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_byte Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte " "Elaborating entity \"sel_byte\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte\"" {  } { { "FMTE.vhd" "selecE_byte" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMD-rtl " "Found design unit 1: RMD-rtl" {  } { { "RMD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075216 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMD " "Found entity 1: RMD" {  } { { "RMD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMD Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat " "Elaborating entity \"RMD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rmem_dat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075218 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "temp_mem ini_mem_pkg.vhd(30) " "VHDL Variable Declaration warning at ini_mem_pkg.vhd(30): used default initial value for variable \"temp_mem\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 30 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672777075219 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTL-estructural " "Found design unit 1: RFMTL-estructural" {  } { { "RFMTL.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075229 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTL " "Found entity 1: RFMTL" {  } { { "RFMTL.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec " "Elaborating entity \"RFMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rform_lec" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-estructural " "Found design unit 1: FMTL-estructural" {  } { { "FMTL.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075247 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "FMTL.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL " "Elaborating entity \"FMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\"" {  } { { "RFMTL.vhd" "R_FMTL" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinear-estructural " "Found design unit 1: alinear-estructural" {  } { { "alinear.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075259 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinear " "Found entity 1: alinear" {  } { { "alinear.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinear Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina " "Elaborating entity \"alinear\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina\"" {  } { { "FMTL.vhd" "alina" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075261 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1672777075262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_sel_signo-comportamiento " "Found design unit 1: FMTL_sel_signo-comportamiento" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075274 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_sel_signo " "Found entity 1: FMTL_sel_signo" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_sel_signo Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig " "Elaborating entity \"FMTL_sel_signo\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig\"" {  } { { "FMTL.vhd" "sel_sig" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_extsig-estructural " "Found design unit 1: FMTL_extsig-estructural" {  } { { "FMTL_extsig.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075286 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_extsig " "Found entity 1: FMTL_extsig" {  } { { "FMTL_extsig.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_extsig Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig " "Elaborating entity \"FMTL_extsig\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig\"" {  } { { "FMTL.vhd" "ext_sig" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racceso_MD-estructural " "Found design unit 1: Racceso_MD-estructural" {  } { { "Racceso_MD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racceso_MD " "Found entity 1: Racceso_MD" {  } { { "Racceso_MD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Racceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc " "Elaborating entity \"Racceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rcompro_acc" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MD-comport " "Found design unit 1: acceso_MD-comport" {  } { { "acceso_MD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075316 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MD " "Found entity 1: acceso_MD" {  } { { "acceso_MD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso " "Elaborating entity \"acceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso\"" {  } { { "Racceso_MD.vhd" "R_acceso" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_C-estructural " "Found design unit 1: LIB_C-estructural" {  } { { "LIB_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075329 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_C " "Found entity 1: LIB_C" {  } { { "LIB_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_C LIB_C:logica_LIB " "Elaborating entity \"LIB_C\" for hierarchy \"LIB_C:logica_LIB\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "logica_LIB" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC-estructural " "Found design unit 1: RdecoPBRopSEC-estructural" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075342 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC " "Found entity 1: RdecoPBRopSEC" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC\" for hierarchy \"LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\"" {  } { { "LIB_C.vhd" "R_decPBRSEC" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC-comportamiento " "Found design unit 1: decoPBRopSEC-comportamiento" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075356 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC " "Found entity 1: decoPBRopSEC" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC " "Elaborating entity \"decoPBRopSEC\" for hierarchy \"LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC\"" {  } { { "RdecoPBRopSEC.vhd" "decPBRSEC" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD_C-estructural " "Found design unit 1: ensam_RD_C-estructural" {  } { { "ensam_RD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075369 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD_C " "Found entity 1: ensam_RD_C" {  } { { "ensam_RD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD_C LIB_C:logica_LIB\|ensam_RD_C:R_dat " "Elaborating entity \"ensam_RD_C\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\"" {  } { { "LIB_C.vhd" "R_dat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075382 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD LIB_C:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_RD_C.vhd" "senyales_cntl" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075402 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg LIB_C:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg\"" {  } { { "ensam_RD_C.vhd" "genvalreg" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075405 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "LDD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075415 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "LDD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\"" {  } { { "ensam_RD_C.vhd" "LDDat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075417 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero LDD.vhd(95) " "VHDL Signal Declaration warning at LDD.vhd(95): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "LDD.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1672777075418 "|Rproc_MD_MI_C|LIB_C:logica_LIB|ensam_RD_C:R_dat|LDD:LDDat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-compor " "Found design unit 1: cmp-compor" {  } { { "cmp.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075426 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:not_comp1 " "Elaborating entity \"cmp\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:not_comp1\"" {  } { { "LDD.vhd" "not_comp1" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_latproh-compor " "Found design unit 1: inst_latproh-compor" {  } { { "inst_latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075448 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_latproh " "Found entity 1: inst_latproh" {  } { { "inst_latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_latproh LIB_C:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph " "Elaborating entity \"inst_latproh\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph\"" {  } { { "ensam_RD_C.vhd" "ins_laph" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latproh-estruc " "Found design unit 1: latproh-estruc" {  } { { "latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075459 ""} { "Info" "ISGN_ENTITY_NAME" "1 latproh " "Found entity 1: latproh" {  } { { "latproh.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latproh LIB_C:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph " "Elaborating entity \"latproh\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph\"" {  } { { "ensam_RD_C.vhd" "pos_laph" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD_C-comportamiento " "Found design unit 1: LDRD_C-comportamiento" {  } { { "LDRD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075471 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD_C " "Found entity 1: LDRD_C" {  } { { "LDRD_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD_C LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat " "Elaborating entity \"LDRD_C\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat\"" {  } { { "ensam_RD_C.vhd" "R_dat" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075473 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDC-estructural " "Found design unit 1: LDC-estructural" {  } { { "LDC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075481 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDC " "Found entity 1: LDC" {  } { { "LDC.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDC LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos " "Elaborating entity \"LDC\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos\"" {  } { { "ensam_RD_C.vhd" "cortos" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS-estructural " "Found design unit 1: ensam_RS-estructural" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075497 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS " "Found entity 1: ensam_RS" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS LIB_C:logica_LIB\|ensam_RS:R_Sec " "Elaborating entity \"ensam_RS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\"" {  } { { "LIB_C.vhd" "R_Sec" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS-estructural " "Found design unit 1: senya_cntlRS-estructural" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075509 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS " "Found entity 1: senya_cntlRS" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS LIB_C:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl " "Elaborating entity \"senya_cntlRS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\"" {  } { { "ensam_RS.vhd" "senyales_cntl" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS-comportamiento " "Found design unit 1: LDRS-comportamiento" {  } { { "LDRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075523 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS " "Found entity 1: LDRS" {  } { { "LDRS.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec " "Elaborating entity \"LDRS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec\"" {  } { { "ensam_RS.vhd" "R_sec" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 2 1 " "Using design file /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR-comportamiento " "Found design unit 1: LGR-comportamiento" {  } { { "LGR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075535 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR " "Found entity 1: LGR" {  } { { "LGR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777075535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672777075535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR LIB_C:logica_LIB\|LGR:R_lgr " "Elaborating entity \"LGR\" for hierarchy \"LIB_C:logica_LIB\|LGR:R_lgr\"" {  } { { "LIB_C.vhd" "R_lgr" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777075537 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|Banco_R_rtl_0 " "Inferred RAM node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|Banco_R_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1672777076469 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|Banco_R " "RAM logic \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|Banco_R\" is uninferred due to asynchronous read logic" {  } { { "BR.vhd" "Banco_R" { Text "/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1672777076470 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1672777076470 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|Banco_R_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|Banco_R_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_WITH_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672777076574 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1672777076574 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672777076574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0 " "Elaborated megafunction instantiation \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777076638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0 " "Instantiated megafunction \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672777076638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5c1 " "Found entity 1: altsyncram_u5c1" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777076687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777076687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777076694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672777076695 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672777076695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmb1 " "Found entity 1: altsyncram_gmb1" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672777076741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777076741 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a0 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a1 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a2 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a3 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a4 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a5 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a6 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a7 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a8 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a9 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a10 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a11 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a12 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a13 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a14 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a15 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 352 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a16 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a17 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a18 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a19 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a20 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a21 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a22 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a23 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a24 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a25 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a26 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a27 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 604 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a28 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a29 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a30 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a31 " "Synthesized away node \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\|altsyncram:ram_rtl_0\|altsyncram_gmb1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_gmb1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat|altsyncram:ram_rtl_0|altsyncram_gmb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a0 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a1 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a2 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a3 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a4 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a5 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a6 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a7 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a8 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a9 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a10 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a11 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a12 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a13 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a14 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a15 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a16 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a17 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a18 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a19 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a20 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a21 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a22 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a23 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a24 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a25 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a26 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a27 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a28 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a29 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a30 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a31 " "Synthesized away node \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\|altsyncram:Banco_R_rtl_0\|altsyncram_u5c1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/db/altsyncram_u5c1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/eloi/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RBR.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } } { "Rcamino_datos_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } } { "RDeco_cam_dat_secu_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd" 62 0 0 } } { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672777076894 "|Rproc_MD_MI_C|RDeco_cam_dat_secu_C:procesa|Rcamino_datos_C:cam_datos|RBR:banco_registros|BR:R_BR|altsyncram:Banco_R_rtl_0|altsyncram_u5c1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1672777076894 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1672777076894 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RDB_DL_N.vhd" "" { Text "/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1672777077039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1672777077040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672777077110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "428 " "428 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672777077380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672777077543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672777077543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672777077621 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672777077621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672777077621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672777077621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672777077650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 21:17:57 2023 " "Processing ended: Tue Jan  3 21:17:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672777077650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672777077650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672777077650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672777077650 ""}
