Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Jun 12 12:55:54 2017
| Host             : 5CG4363RFZ running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.720 |
| Dynamic (W)              | 1.586 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.019 |        4 |       --- |             --- |
| Slice Logic             |     0.002 |    11087 |       --- |             --- |
|   LUT as Logic          |     0.002 |     4335 |     17600 |           24.63 |
|   CARRY4                |    <0.001 |      875 |      4400 |           19.89 |
|   Register              |    <0.001 |     4086 |     35200 |           11.61 |
|   LUT as Shift Register |    <0.001 |      135 |      6000 |            2.25 |
|   Others                |     0.000 |     1327 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        3 |     17600 |            0.02 |
| Signals                 |     0.003 |     8122 |       --- |             --- |
| Block RAM               |     0.000 |        6 |        60 |           10.00 |
| DSPs                    |     0.001 |       11 |        80 |           13.75 |
| I/O                     |     0.004 |        9 |       100 |            9.00 |
| PS7                     |     1.557 |        1 |       --- |             --- |
| Static Power            |     0.134 |          |           |                 |
| Total                   |     1.720 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.026 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            81.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------+-----------+
| Name                                                        | Power (W) |
+-------------------------------------------------------------+-----------+
| design_1_wrapper                                            |     1.586 |
|   design_1_i                                                |     1.582 |
|     NCO2                                                    |     0.017 |
|       U0                                                    |     0.017 |
|         NCO2_AXILiteS_s_axi_U                               |    <0.001 |
|         NCO2_ddiv_64ns_64cud_U1                             |     0.011 |
|           NCO2_ap_ddiv_29_no_dsp_64_u                       |     0.011 |
|             U0                                              |     0.011 |
|               i_synth                                       |     0.011 |
|                 DIV_OP.SPD.OP                               |     0.011 |
|                   EXP                                       |    <0.001 |
|                     EXP_PRE_RND_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     EXP_SIG_DEL                             |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     FLOW_DEC_DEL                            |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     IP_SIGN_DELAY                           |     0.000 |
|                       i_pipe                                |     0.000 |
|                     STATE_DELAY                             |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     STATE_UP_DELAY                          |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                   MANT_DIV                                  |     0.010 |
|                     Q_MANT_DEL                              |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[0].ADDSUB                            |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[10].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[11].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[11].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[12].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[13].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[13].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[14].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[15].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[15].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[16].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[17].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[17].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[18].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[19].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[19].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[1].ADDSUB                            |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[1].MANT_DEL                          |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[1].Q_DEL                             |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[20].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[21].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[21].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[22].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[23].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[23].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[24].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[25].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[25].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[26].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[27].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[27].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[28].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[29].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[29].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[2].ADDSUB                            |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[30].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[31].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[31].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[32].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[33].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[33].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[34].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[35].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[35].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[36].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[37].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[37].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[38].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[39].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[39].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[3].ADDSUB                            |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[3].MANT_DEL                          |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[40].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[41].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[41].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[42].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[43].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[43].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[44].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[45].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[45].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[46].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[47].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[47].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[48].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[49].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[49].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[4].ADDSUB                            |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[50].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[51].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[51].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[52].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[53].ADDSUB                           |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[53].MANT_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[53].Q_DEL                            |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[54].ADDSUB                           |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[5].ADDSUB                            |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[5].MANT_DEL                          |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[6].ADDSUB                            |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[7].ADDSUB                            |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[7].MANT_DEL                          |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     RT[8].ADDSUB                            |     0.000 |
|                       ADDSUB                                |     0.000 |
|                     RT[9].ADDSUB                            |    <0.001 |
|                       ADDSUB                                |    <0.001 |
|                         Q_DEL                               |    <0.001 |
|                           i_pipe                            |    <0.001 |
|                     RT[9].MANT_DEL                          |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                   OP                                        |    <0.001 |
|                   ROUND                                     |     0.000 |
|                     EXP_ADD.ADD                             |     0.000 |
|                     LOGIC.RND1                              |     0.000 |
|                     LOGIC.RND2                              |     0.000 |
|                     RND_BIT_GEN                             |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1   |     0.000 |
|         NCO2_dmul_64ns_64bkb_U0                             |     0.003 |
|           NCO2_ap_dmul_4_max_dsp_64_u                       |     0.003 |
|             U0                                              |     0.003 |
|               i_synth                                       |     0.003 |
|                 MULT.OP                                     |     0.003 |
|                   EXP                                       |    <0.001 |
|                     COND_DET_A                              |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET          |     0.000 |
|                         CARRY_ZERO_DET                      |     0.000 |
|                     EXP_ADD.C_CHAIN                         |     0.000 |
|                     EXP_PRE_RND_DEL                         |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     SIG_DELAY                               |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     STATE_DELAY                             |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                   MULT                                      |     0.002 |
|                     DSP48E1_SPD_DBL_VARIANT.FIX_MULT        |     0.002 |
|                       DSP0                                  |    <0.001 |
|                       DSP1                                  |    <0.001 |
|                       DSP2                                  |    <0.001 |
|                       DSP3                                  |    <0.001 |
|                       DSP4                                  |    <0.001 |
|                       DSP5                                  |    <0.001 |
|                       DSP6                                  |    <0.001 |
|                       DSP7                                  |    <0.001 |
|                       DSP8                                  |    <0.001 |
|                       FULL_MAX_USAGE.DSP9                   |     0.001 |
|                       P_0_DEL                               |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       P_1_DEL                               |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       ZD0_DEL                               |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       ZD1_DEL                               |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                       ZD2_DEL                               |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                   OP                                        |    <0.001 |
|                   R_AND_R                                   |    <0.001 |
|                     LOGIC.R_AND_R                           |    <0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD      |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_0       |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_1       |    <0.001 |
|                       RND_BIT_GEN                           |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |     0.000 |
|         NCO2_sitodp_32ns_dEe_U2                             |    <0.001 |
|           NCO2_ap_sitodp_3_no_dsp_32_u                      |    <0.001 |
|             U0                                              |    <0.001 |
|               i_synth                                       |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                        |    <0.001 |
|                   EXP                                       |    <0.001 |
|                     ZERO_DELAY                              |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                   |    <0.001 |
|                     Q_DEL                                   |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                   LZE                                       |    <0.001 |
|                     ENCODE[0].DIST_DEL                      |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     ENCODE[1].DIST_DEL                      |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                     ENCODE[1].MUX_0                         |    <0.001 |
|                       OP_DEL                                |    <0.001 |
|                         i_pipe                              |    <0.001 |
|                     ZERO_DET_CC_1                           |     0.000 |
|                     ZERO_DET_CC_2.CC                        |     0.000 |
|                   NORM_SHIFT                                |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                   |    <0.001 |
|                       i_pipe                                |    <0.001 |
|                   OP                                        |    <0.001 |
|                   ROUND                                     |     0.000 |
|                     LOGIC.RND1                              |     0.000 |
|                     LOGIC.RND2                              |     0.000 |
|     axi_gpio_0                                              |    <0.001 |
|       U0                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                |    <0.001 |
|             I_DECODER                                       |    <0.001 |
|         gpio_core_1                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                       |    <0.001 |
|     processing_system7_0                                    |     1.557 |
|       inst                                                  |     1.557 |
|     ps7_0_axi_periph                                        |     0.006 |
|       s00_couplers                                          |     0.005 |
|         auto_pc                                             |     0.005 |
|           inst                                              |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s            |     0.005 |
|               RD.ar_channel_0                               |    <0.001 |
|                 ar_cmd_fsm_0                                |    <0.001 |
|                 cmd_translator_0                            |    <0.001 |
|                   incr_cmd_0                                |    <0.001 |
|                   wrap_cmd_0                                |    <0.001 |
|               RD.r_channel_0                                |     0.001 |
|                 rd_data_fifo_0                              |    <0.001 |
|                 transaction_fifo_0                          |    <0.001 |
|               SI_REG                                        |     0.002 |
|                 ar_pipe                                     |    <0.001 |
|                 aw_pipe                                     |    <0.001 |
|                 b_pipe                                      |    <0.001 |
|                 r_pipe                                      |    <0.001 |
|               WR.aw_channel_0                               |    <0.001 |
|                 aw_cmd_fsm_0                                |    <0.001 |
|                 cmd_translator_0                            |    <0.001 |
|                   incr_cmd_0                                |    <0.001 |
|                   wrap_cmd_0                                |    <0.001 |
|               WR.b_channel_0                                |    <0.001 |
|                 bid_fifo_0                                  |    <0.001 |
|                 bresp_fifo_0                                |    <0.001 |
|       xbar                                                  |    <0.001 |
|         inst                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                          |    <0.001 |
|             addr_arbiter_inst                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                    |    <0.001 |
|             reg_slice_r                                     |    <0.001 |
|             splitter_ar                                     |    <0.001 |
|             splitter_aw                                     |    <0.001 |
|     rst_ps7_0_100M                                          |    <0.001 |
|       U0                                                    |    <0.001 |
|         EXT_LPF                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                         |    <0.001 |
|         SEQ                                                 |    <0.001 |
|           SEQ_COUNTER                                       |    <0.001 |
|     zybo_audio_ctrl_0                                       |     0.002 |
|       U0                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                |    <0.001 |
|             I_DECODER                                       |    <0.001 |
|         USER_LOGIC_I                                        |     0.001 |
|           Inst_iis_deser                                    |    <0.001 |
|           Inst_iis_ser                                      |    <0.001 |
|   gpio_tri_iobuf_0                                          |     0.000 |
|   iic_1_scl_iobuf                                           |    <0.001 |
|   iic_1_sda_iobuf                                           |    <0.001 |
+-------------------------------------------------------------+-----------+


