# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/nios2/nios2.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Nios II Processor Binding

maintainers:
  - Ley Foon Tan <lftan@altera.com>
description: |+
  This binding specifies what properties available in the device tree
  representation of a Nios II Processor Core.

  Users can use sopc2dts tool for generating device tree sources (dts) from a
  Qsys system. See more detail in: http://www.alterawiki.com/wiki/Sopc2dts

             

properties:
  compatible: {}
historical: |+
  * Nios II Processor Binding

  This binding specifies what properties available in the device tree
  representation of a Nios II Processor Core.

  Users can use sopc2dts tool for generating device tree sources (dts) from a
  Qsys system. See more detail in: http://www.alterawiki.com/wiki/Sopc2dts

  Required properties:

  - compatible: Compatible property value should be "altr,nios2-1.0".
  - reg: Contains CPU index.
  - interrupt-controller: Specifies that the node is an interrupt controller
  - #interrupt-cells: Specifies the number of cells needed to encode an
  		interrupt source, should be 1.
  - clock-frequency: Contains the clock frequency for CPU, in Hz.
  - dcache-line-size: Contains data cache line size.
  - icache-line-size: Contains instruction line size.
  - dcache-size: Contains data cache size.
  - icache-size: Contains instruction cache size.
  - altr,pid-num-bits: Specifies the number of bits to use to represent the process
  		identifier (PID).
  - altr,tlb-num-ways: Specifies the number of set-associativity ways in the TLB.
  - altr,tlb-num-entries: Specifies the number of entries in the TLB.
  - altr,tlb-ptr-sz: Specifies size of TLB pointer.
  - altr,has-mul: Specifies CPU hardware multipy support, should be 1.
  - altr,has-mmu: Specifies CPU support MMU support, should be 1.
  - altr,has-initda: Specifies CPU support initda instruction, should be 1.
  - altr,reset-addr: Specifies CPU reset address
  - altr,fast-tlb-miss-addr: Specifies CPU fast TLB miss exception address
  - altr,exception-addr: Specifies CPU exception address

  Optional properties:
  - altr,has-div: Specifies CPU hardware divide support
  - altr,implementation: Nios II core implementation, this should be "fast";

...
