#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 16 07:46:10 2019
# Process ID: 412
# Current directory: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8360 C:\Users\FoersterGame\Documents\GitHub\FPGAintro\1_1_Parallel_c\1_1_Parallel_c.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Parallela
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 840.758 ; gain = 70.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Parallela' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.srcs/sources_1/new/1a_Parallel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Parallela' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.srcs/sources_1/new/1a_Parallel.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 882.582 ; gain = 112.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 882.582 ; gain = 112.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 882.582 ; gain = 112.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.srcs/constrs_1/imports/4_clockTest/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.srcs/constrs_1/imports/4_clockTest/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1106.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.414 ; gain = 450.441
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.414 ; gain = 450.441
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 07:50:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.runs/synth_1/runme.log
[Sat Feb 16 07:50:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.runs/impl_1/Parallela.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.runs/impl_1/Parallela.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.srcs/constrs_1/imports/4_clockTest/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.srcs/constrs_1/imports/4_clockTest/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
create_project 0_1_HelloWorld_b C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld.sv
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: HelloWorld
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HelloWorld' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld_b.srcs/sources_1/imports/0_1_HelloWorld_b/0_1_HelloWorld.sv:3]
ERROR: [Synth 8-523] part-select [0:15] does not match declaration [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld_b.srcs/sources_1/imports/0_1_HelloWorld_b/0_1_HelloWorld.sv:7]
ERROR: [Synth 8-6156] failed synthesizing module 'HelloWorld' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld_b.srcs/sources_1/imports/0_1_HelloWorld_b/0_1_HelloWorld.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.648 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: HelloWorld
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HelloWorld' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld_b.srcs/sources_1/imports/0_1_HelloWorld_b/0_1_HelloWorld.sv:3]
ERROR: [Synth 8-523] part-select [0:15] does not match declaration [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld_b.srcs/sources_1/imports/0_1_HelloWorld_b/0_1_HelloWorld.sv:7]
ERROR: [Synth 8-6156] failed synthesizing module 'HelloWorld' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/0_1_HelloWorld_b/0_1_HelloWorld_b.srcs/sources_1/imports/0_1_HelloWorld_b/0_1_HelloWorld.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.648 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 16 08:04:21 2019...
