Protel Design System Design Rule Check
PCB File : D:\Vending machine\Vending machine\PCB.PcbDoc
Date     : 2018/10/8
Time     : 10:56:06

WARNING: Zero hole size multi-layer pad(s) detected
   Pad PWR1-3(353.78mil,3506.89mil) on Multi-Layer on Net GND
   Pad PWR1-2(550.63mil,3625mil) on Multi-Layer on Net GND
   Pad PWR1-1(550.63mil,3380.906mil) on Multi-Layer on Net NetFUSE_1_2

WARNING: Multilayer Pads with 0 size Hole found
   Pad PWR1-3(353.78mil,3506.89mil) on Multi-Layer
   Pad PWR1-2(550.63mil,3625mil) on Multi-Layer
   Pad PWR1-1(550.63mil,3380.906mil) on Multi-Layer

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (1.733mil < 10mil) Between Text "9" (2230mil,290mil) on Top Overlay And Track (2220mil,260mil)(2220mil,460mil) on Top Overlay Silk Text to Silk Clearance [1.733mil]
   Violation between Silk To Silk Clearance Constraint: (1.733mil < 10mil) Between Text "10" (2230mil,390mil) on Top Overlay And Track (2220mil,260mil)(2220mil,460mil) on Top Overlay Silk Text to Silk Clearance [1.733mil]
   Violation between Silk To Silk Clearance Constraint: (5.072mil < 10mil) Between Text "1" (1690mil,290mil) on Top Overlay And Track (1720mil,260mil)(1720mil,460mil) on Top Overlay Silk Text to Silk Clearance [5.072mil]
   Violation between Silk To Silk Clearance Constraint: (8.411mil < 10mil) Between Text "2" (1670mil,390mil) on Top Overlay And Track (1720mil,260mil)(1720mil,460mil) on Top Overlay Silk Text to Silk Clearance [8.411mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.969mil < 10mil) Between Arc (4308.307mil,2665.827mil) on Top Overlay And Pad U7-1(4340mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4873.937mil,2330mil) on Top Overlay And Pad C54-1(4855.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4873.937mil,2380mil) on Top Overlay And Pad C54-1(4855.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4766.063mil,2380mil) on Top Overlay And Pad C54-2(4784.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4766.063mil,2330mil) on Top Overlay And Pad C54-2(4784.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2338.937mil,2110mil) on Top Overlay And Pad C8-1(2320.04mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2338.937mil,2160mil) on Top Overlay And Pad C8-1(2320.04mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2231.063mil,2160mil) on Top Overlay And Pad C8-2(2249.96mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2231.063mil,2110mil) on Top Overlay And Pad C8-2(2249.96mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2338.937mil,2270mil) on Top Overlay And Pad C7-1(2320.04mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2338.937mil,2320mil) on Top Overlay And Pad C7-1(2320.04mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2231.063mil,2320mil) on Top Overlay And Pad C7-2(2249.96mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2231.063mil,2270mil) on Top Overlay And Pad C7-2(2249.96mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2050mil,2241.063mil) on Top Overlay And Pad C6-1(2075mil,2259.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2100mil,2241.063mil) on Top Overlay And Pad C6-1(2075mil,2259.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2100mil,2348.937mil) on Top Overlay And Pad C6-2(2075mil,2330.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2050mil,2348.937mil) on Top Overlay And Pad C6-2(2075mil,2330.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.144mil < 10mil) Between Arc (3027.835mil,2711.063mil) on Top Overlay And Pad U1-1(3039.646mil,2684.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.144mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2740mil,3131.063mil) on Top Overlay And Pad C50-1(2765mil,3149.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2790mil,3131.063mil) on Top Overlay And Pad C50-1(2765mil,3149.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2790mil,3238.937mil) on Top Overlay And Pad C50-2(2765mil,3220.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2740mil,3238.937mil) on Top Overlay And Pad C50-2(2765mil,3220.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1238.937mil,2460mil) on Top Overlay And Pad C48-1(1220.04mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1238.937mil,2510mil) on Top Overlay And Pad C48-1(1220.04mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1131.063mil,2510mil) on Top Overlay And Pad C48-2(1149.96mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1131.063mil,2460mil) on Top Overlay And Pad C48-2(1149.96mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1428.937mil,3310mil) on Top Overlay And Pad C45-1(1410.04mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1428.937mil,3360mil) on Top Overlay And Pad C45-1(1410.04mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1321.063mil,3360mil) on Top Overlay And Pad C45-2(1339.96mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1321.063mil,3310mil) on Top Overlay And Pad C45-2(1339.96mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2165mil,3206.063mil) on Top Overlay And Pad C44-1(2190mil,3224.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2215mil,3206.063mil) on Top Overlay And Pad C44-1(2190mil,3224.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2215mil,3313.937mil) on Top Overlay And Pad C44-2(2190mil,3295.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2165mil,3313.937mil) on Top Overlay And Pad C44-2(2190mil,3295.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1360mil,3466.063mil) on Top Overlay And Pad C39-1(1385mil,3484.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1410mil,3466.063mil) on Top Overlay And Pad C39-1(1385mil,3484.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1410mil,3573.937mil) on Top Overlay And Pad C39-2(1385mil,3555.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1360mil,3573.937mil) on Top Overlay And Pad C39-2(1385mil,3555.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (3348.268mil,3569.173mil) on Top Overlay And Pad U5-1(3315mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2828.937mil,3330mil) on Top Overlay And Pad C51-1(2810.04mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2828.937mil,3380mil) on Top Overlay And Pad C51-1(2810.04mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2721.063mil,3380mil) on Top Overlay And Pad C51-2(2739.96mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2721.063mil,3330mil) on Top Overlay And Pad C51-2(2739.96mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (2954.173mil,3421.732mil) on Top Overlay And Pad U6-1(2942.362mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4596.063mil,2380mil) on Top Overlay And Pad C53-1(4614.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4596.063mil,2330mil) on Top Overlay And Pad C53-1(4614.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4703.937mil,2330mil) on Top Overlay And Pad C53-2(4685.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4703.937mil,2380mil) on Top Overlay And Pad C53-2(4685.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4460mil,2366.063mil) on Top Overlay And Pad C52-1(4485mil,2384.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4510mil,2366.063mil) on Top Overlay And Pad C52-1(4485mil,2384.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4510mil,2473.937mil) on Top Overlay And Pad C52-2(4485mil,2455.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4460mil,2473.937mil) on Top Overlay And Pad C52-2(4485mil,2455.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (267.542mil,2305mil) on Top Overlay And Pad C4-1(248.645mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (267.542mil,2355mil) on Top Overlay And Pad C4-1(248.645mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (159.668mil,2355mil) on Top Overlay And Pad C4-2(178.565mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (159.668mil,2305mil) on Top Overlay And Pad C4-2(178.565mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (267.542mil,2035mil) on Top Overlay And Pad C2-1(248.645mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (267.542mil,2085mil) on Top Overlay And Pad C2-1(248.645mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (159.668mil,2085mil) on Top Overlay And Pad C2-2(178.565mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (159.668mil,2035mil) on Top Overlay And Pad C2-2(178.565mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (267.542mil,1795mil) on Top Overlay And Pad C1-1(248.645mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (267.542mil,1845mil) on Top Overlay And Pad C1-1(248.645mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (159.668mil,1845mil) on Top Overlay And Pad C1-2(178.565mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (159.668mil,1795mil) on Top Overlay And Pad C1-2(178.565mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7420mil,1783.937mil) on Top Overlay And Pad C27-1(7395mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7370mil,1783.937mil) on Top Overlay And Pad C27-1(7395mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7370mil,1676.063mil) on Top Overlay And Pad C27-2(7395mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7420mil,1676.063mil) on Top Overlay And Pad C27-2(7395mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7085mil,1681.063mil) on Top Overlay And Pad C28-1(7110mil,1699.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7135mil,1681.063mil) on Top Overlay And Pad C28-1(7110mil,1699.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7135mil,1788.937mil) on Top Overlay And Pad C28-2(7110mil,1770.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7085mil,1788.937mil) on Top Overlay And Pad C28-2(7110mil,1770.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7505.069mil,2877.543mil) on Top Overlay And Pad C26-1(7480.07mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7455.069mil,2877.543mil) on Top Overlay And Pad C26-1(7480.07mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7455.069mil,2769.669mil) on Top Overlay And Pad C26-2(7480.07mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (7505.069mil,2769.669mil) on Top Overlay And Pad C26-2(7480.07mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6890mil,1783.937mil) on Top Overlay And Pad C23-1(6865mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6840mil,1783.937mil) on Top Overlay And Pad C23-1(6865mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6840mil,1676.063mil) on Top Overlay And Pad C23-2(6865mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6890mil,1676.063mil) on Top Overlay And Pad C23-2(6865mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6550.133mil,1677.457mil) on Top Overlay And Pad C24-1(6575.134mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6600.134mil,1677.457mil) on Top Overlay And Pad C24-1(6575.134mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (6600.134mil,1785.331mil) on Top Overlay And Pad C24-2(6575.134mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6550.133mil,1785.331mil) on Top Overlay And Pad C24-2(6575.134mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (6641.713mil,2769.669mil) on Top Overlay And Pad C21-1(6666.712mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6691.713mil,2769.669mil) on Top Overlay And Pad C21-1(6666.712mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6691.713mil,2877.543mil) on Top Overlay And Pad C21-2(6666.712mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6641.713mil,2877.543mil) on Top Overlay And Pad C21-2(6666.712mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6962.832mil,2877.543mil) on Top Overlay And Pad C22-1(6937.832mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6912.832mil,2877.543mil) on Top Overlay And Pad C22-1(6937.832mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6912.832mil,2769.669mil) on Top Overlay And Pad C22-2(6937.832mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6962.832mil,2769.669mil) on Top Overlay And Pad C22-2(6937.832mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6334.278mil,1785.331mil) on Top Overlay And Pad C19-1(6309.278mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6284.278mil,1785.331mil) on Top Overlay And Pad C19-1(6309.278mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6284.278mil,1677.457mil) on Top Overlay And Pad C19-2(6309.278mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6334.278mil,1677.457mil) on Top Overlay And Pad C19-2(6309.278mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6018.422mil,1677.457mil) on Top Overlay And Pad C20-1(6043.422mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6068.422mil,1677.457mil) on Top Overlay And Pad C20-1(6043.422mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6068.422mil,1785.331mil) on Top Overlay And Pad C20-2(6043.422mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6018.422mil,1785.331mil) on Top Overlay And Pad C20-2(6043.422mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6099.475mil,2769.669mil) on Top Overlay And Pad C17-1(6124.476mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (6149.475mil,2769.669mil) on Top Overlay And Pad C17-1(6124.476mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (6149.475mil,2877.543mil) on Top Overlay And Pad C17-2(6124.476mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6099.475mil,2877.543mil) on Top Overlay And Pad C17-2(6124.476mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6420.594mil,2877.543mil) on Top Overlay And Pad C18-1(6395.594mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6370.594mil,2877.543mil) on Top Overlay And Pad C18-1(6395.594mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6370.594mil,2769.669mil) on Top Overlay And Pad C18-2(6395.594mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6420.594mil,2769.669mil) on Top Overlay And Pad C18-2(6395.594mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5802.567mil,1785.331mil) on Top Overlay And Pad C15-1(5777.566mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (5752.567mil,1785.331mil) on Top Overlay And Pad C15-1(5777.566mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (5752.567mil,1677.457mil) on Top Overlay And Pad C15-2(5777.566mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5802.567mil,1677.457mil) on Top Overlay And Pad C15-2(5777.566mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5486.711mil,1677.457mil) on Top Overlay And Pad C16-1(5511.712mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (5536.711mil,1677.457mil) on Top Overlay And Pad C16-1(5511.712mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (5536.711mil,1785.331mil) on Top Overlay And Pad C16-2(5511.712mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5486.711mil,1785.331mil) on Top Overlay And Pad C16-2(5511.712mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5557.237mil,2769.669mil) on Top Overlay And Pad C13-1(5582.238mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5607.238mil,2769.669mil) on Top Overlay And Pad C13-1(5582.238mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5607.238mil,2877.543mil) on Top Overlay And Pad C13-2(5582.238mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5557.238mil,2877.543mil) on Top Overlay And Pad C13-2(5582.238mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5878.356mil,2877.543mil) on Top Overlay And Pad C14-1(5853.356mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5828.356mil,2877.543mil) on Top Overlay And Pad C14-1(5853.356mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5828.356mil,2769.669mil) on Top Overlay And Pad C14-2(5853.356mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5878.356mil,2769.669mil) on Top Overlay And Pad C14-2(5853.356mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5270.856mil,1785.331mil) on Top Overlay And Pad C11-1(5245.856mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5220.855mil,1785.331mil) on Top Overlay And Pad C11-1(5245.856mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5220.855mil,1677.457mil) on Top Overlay And Pad C11-2(5245.856mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5270.856mil,1677.457mil) on Top Overlay And Pad C11-2(5245.856mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4955mil,1677.457mil) on Top Overlay And Pad C12-1(4980mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5005mil,1677.457mil) on Top Overlay And Pad C12-1(4980mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5005mil,1785.331mil) on Top Overlay And Pad C12-2(4980mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4955mil,1785.331mil) on Top Overlay And Pad C12-2(4980mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5015mil,2769.669mil) on Top Overlay And Pad C9-1(5040mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5065mil,2769.669mil) on Top Overlay And Pad C9-1(5040mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5065mil,2877.543mil) on Top Overlay And Pad C9-2(5040mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5015mil,2877.543mil) on Top Overlay And Pad C9-2(5040mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5336.119mil,2877.543mil) on Top Overlay And Pad C10-1(5311.118mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (5286.119mil,2877.543mil) on Top Overlay And Pad C10-1(5311.118mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (5286.119mil,2769.669mil) on Top Overlay And Pad C10-2(5311.118mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5336.119mil,2769.669mil) on Top Overlay And Pad C10-2(5311.118mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7183.95mil,2769.669mil) on Top Overlay And Pad C25-1(7208.95mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7233.95mil,2769.669mil) on Top Overlay And Pad C25-1(7208.95mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7233.95mil,2877.543mil) on Top Overlay And Pad C25-2(7208.95mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7183.95mil,2877.543mil) on Top Overlay And Pad C25-2(7208.95mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (4398.937mil,2405mil) on Top Overlay And Pad C46-1(4380.039mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4398.937mil,2455mil) on Top Overlay And Pad C46-1(4380.039mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4291.063mil,2455mil) on Top Overlay And Pad C46-2(4309.961mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4291.063mil,2405mil) on Top Overlay And Pad C46-2(4309.961mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3920mil,3183.937mil) on Top Overlay And Pad C41-1(3895mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3870mil,3183.937mil) on Top Overlay And Pad C41-1(3895mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3870mil,3076.063mil) on Top Overlay And Pad C41-2(3895mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3920mil,3076.063mil) on Top Overlay And Pad C41-2(3895mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (4398.937mil,2190mil) on Top Overlay And Pad C42-1(4380.039mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4398.937mil,2240mil) on Top Overlay And Pad C42-1(4380.039mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4291.063mil,2240mil) on Top Overlay And Pad C42-2(4309.961mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4291.063mil,2190mil) on Top Overlay And Pad C42-2(4309.961mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3385mil,3183.937mil) on Top Overlay And Pad C36-1(3360mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3335mil,3183.937mil) on Top Overlay And Pad C36-1(3360mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3335mil,3076.063mil) on Top Overlay And Pad C36-2(3360mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3385mil,3076.063mil) on Top Overlay And Pad C36-2(3360mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3585mil,3183.937mil) on Top Overlay And Pad C37-1(3560mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3535mil,3183.937mil) on Top Overlay And Pad C37-1(3560mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3535mil,3076.063mil) on Top Overlay And Pad C37-2(3560mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3585mil,3076.063mil) on Top Overlay And Pad C37-2(3560mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3135mil,3183.977mil) on Top Overlay And Pad C35-1(3110mil,3165.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3085mil,3183.976mil) on Top Overlay And Pad C35-1(3110mil,3165.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3085mil,3076.102mil) on Top Overlay And Pad C35-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3135mil,3076.102mil) on Top Overlay And Pad C35-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3365mil,1476.063mil) on Top Overlay And Pad C32-1(3390mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3415mil,1476.063mil) on Top Overlay And Pad C32-1(3390mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3415mil,1583.937mil) on Top Overlay And Pad C32-2(3390mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3365mil,1583.937mil) on Top Overlay And Pad C32-2(3390mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3800mil,1476.063mil) on Top Overlay And Pad C33-1(3825mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3850mil,1476.063mil) on Top Overlay And Pad C33-1(3825mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3850mil,1583.937mil) on Top Overlay And Pad C33-2(3825mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3800mil,1583.937mil) on Top Overlay And Pad C33-2(3825mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3130mil,1476.063mil) on Top Overlay And Pad C30-1(3155mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3180mil,1476.063mil) on Top Overlay And Pad C30-1(3155mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3180mil,1583.937mil) on Top Overlay And Pad C30-2(3155mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3130mil,1583.937mil) on Top Overlay And Pad C30-2(3155mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3605mil,1476.063mil) on Top Overlay And Pad C31-1(3630mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3655mil,1476.063mil) on Top Overlay And Pad C31-1(3630mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3655mil,1583.937mil) on Top Overlay And Pad C31-2(3630mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3605mil,1583.937mil) on Top Overlay And Pad C31-2(3630mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2586.063mil,2395mil) on Top Overlay And Pad C34-1(2604.961mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2586.063mil,2345mil) on Top Overlay And Pad C34-1(2604.961mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2693.937mil,2345mil) on Top Overlay And Pad C34-2(2675.039mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2693.937mil,2395mil) on Top Overlay And Pad C34-2(2675.039mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2255mil,876.063mil) on Top Overlay And Pad C5-1(2280mil,894.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2305mil,876.063mil) on Top Overlay And Pad C5-1(2280mil,894.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2305mil,983.937mil) on Top Overlay And Pad C5-2(2280mil,965.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2255mil,983.937mil) on Top Overlay And Pad C5-2(2280mil,965.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2405mil,913.937mil) on Top Overlay And Pad C3-1(2380mil,895.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2355mil,913.937mil) on Top Overlay And Pad C3-1(2380mil,895.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2355mil,806.063mil) on Top Overlay And Pad C3-2(2380mil,824.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2405mil,806.063mil) on Top Overlay And Pad C3-2(2380mil,824.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (1526.89mil,3184.882mil)(1763.11mil,3184.882mil) on Top Overlay And Pad VR1-1(1554.448mil,3121.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (1526.89mil,3184.882mil)(1763.11mil,3184.882mil) on Top Overlay And Pad VR1-2(1645mil,3121.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (1526.89mil,3184.882mil)(1763.11mil,3184.882mil) on Top Overlay And Pad VR1-3(1735.552mil,3121.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Track (1526.89mil,3295.118mil)(1763.11mil,3295.118mil) on Top Overlay And Pad VR1-2(1645mil,3358.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (61.3mil,2852.048mil)(61.3mil,2952.44mil) on Top Overlay And Pad U3-0(271.93mil,3135.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (482.56mil,2852.048mil)(482.56mil,2952.44mil) on Top Overlay And Pad U3-0(271.93mil,3135.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (390.04mil,2820.552mil)(421.536mil,2820.552mil) on Top Overlay And Pad U3-5(405.788mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (390.04mil,2820.552mil)(390.04mil,2848.11mil) on Top Overlay And Pad U3-5(405.788mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (421.536mil,2820.552mil)(421.536mil,2852.048mil) on Top Overlay And Pad U3-5(405.788mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (323.112mil,2820.552mil)(323.112mil,2848.11mil) on Top Overlay And Pad U3-4(338.86mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (354.608mil,2820.552mil)(354.608mil,2852.048mil) on Top Overlay And Pad U3-4(338.86mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (323.112mil,2820.552mil)(354.608mil,2820.552mil) on Top Overlay And Pad U3-4(338.86mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (256.182mil,2820.552mil)(256.182mil,2848.11mil) on Top Overlay And Pad U3-3(271.93mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (256.182mil,2820.552mil)(287.678mil,2820.552mil) on Top Overlay And Pad U3-3(271.93mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (287.678mil,2820.552mil)(287.678mil,2852.048mil) on Top Overlay And Pad U3-3(271.93mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (189.252mil,2820.552mil)(189.252mil,2848.11mil) on Top Overlay And Pad U3-2(205mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (220.748mil,2820.552mil)(220.748mil,2852.048mil) on Top Overlay And Pad U3-2(205mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (189.252mil,2820.552mil)(220.748mil,2820.552mil) on Top Overlay And Pad U3-2(205mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (153.82mil,2820.552mil)(153.82mil,2852.048mil) on Top Overlay And Pad U3-1(138.072mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (122.324mil,2820.552mil)(153.82mil,2820.552mil) on Top Overlay And Pad U3-1(138.072mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (122.324mil,2820.552mil)(122.324mil,2848.11mil) on Top Overlay And Pad U3-1(138.072mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4319.134mil,2724.882mil)(4319.134mil,2835.118mil) on Top Overlay And Pad U7-1(4340mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-1(4340mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-2(4390mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-3(4440mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-4(4490mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-5(4540mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-6(4590mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-7(4640mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4710.866mil,2724.882mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-8(4690mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2724.882mil)(4710.866mil,2724.882mil) on Top Overlay And Pad U7-8(4690mil,2677.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4319.134mil,2724.882mil)(4319.134mil,2835.118mil) on Top Overlay And Pad U7-16(4340mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-16(4340mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-15(4390mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-14(4440mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-13(4490mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-12(4540mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-11(4590mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-10(4640mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.642mil < 10mil) Between Track (4710.866mil,2724.882mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-9(4690mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.709mil < 10mil) Between Track (4319.134mil,2835.118mil)(4710.866mil,2835.118mil) on Top Overlay And Pad U7-9(4690mil,2882.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.252mil,2245.314mil)(5149.252mil,2297.284mil) on Top Overlay And Pad R8-2(5190mil,2279.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5230.748mil,2245.314mil)(5230.748mil,2297.284mil) on Top Overlay And Pad R8-2(5190mil,2279.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.252mil,2245.314mil)(5230.748mil,2245.314mil) on Top Overlay And Pad R8-2(5190mil,2279.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.252mil,2332.716mil)(5149.252mil,2384.684mil) on Top Overlay And Pad R8-1(5190mil,2350.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5230.748mil,2332.716mil)(5230.748mil,2384.684mil) on Top Overlay And Pad R8-1(5190mil,2350.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5149.252mil,2384.684mil)(5230.748mil,2384.684mil) on Top Overlay And Pad R8-1(5190mil,2350.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4534.252mil,2167.716mil)(4534.252mil,2219.686mil) on Top Overlay And Pad R7-2(4575mil,2185.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4615.748mil,2167.716mil)(4615.748mil,2219.686mil) on Top Overlay And Pad R7-2(4575mil,2185.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4534.252mil,2219.686mil)(4615.748mil,2219.686mil) on Top Overlay And Pad R7-2(4575mil,2185.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4534.252mil,2080.316mil)(4534.252mil,2132.284mil) on Top Overlay And Pad R7-1(4575mil,2114.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4615.748mil,2080.316mil)(4615.748mil,2132.284mil) on Top Overlay And Pad R7-1(4575mil,2114.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4534.252mil,2080.316mil)(4615.748mil,2080.316mil) on Top Overlay And Pad R7-1(4575mil,2114.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5085.314mil,2414.252mil)(5137.284mil,2414.252mil) on Top Overlay And Pad R6-2(5119.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5085.314mil,2495.748mil)(5137.284mil,2495.748mil) on Top Overlay And Pad R6-2(5119.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5085.314mil,2414.252mil)(5085.314mil,2495.748mil) on Top Overlay And Pad R6-2(5119.96mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5172.716mil,2414.252mil)(5224.684mil,2414.252mil) on Top Overlay And Pad R6-1(5190.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5172.716mil,2495.748mil)(5224.684mil,2495.748mil) on Top Overlay And Pad R6-1(5190.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5224.684mil,2414.252mil)(5224.684mil,2495.748mil) on Top Overlay And Pad R6-1(5190.04mil,2455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4429.252mil,2080.314mil)(4429.252mil,2132.284mil) on Top Overlay And Pad R5-2(4470mil,2114.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4510.748mil,2080.314mil)(4510.748mil,2132.284mil) on Top Overlay And Pad R5-2(4470mil,2114.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4429.252mil,2080.314mil)(4510.748mil,2080.314mil) on Top Overlay And Pad R5-2(4470mil,2114.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4429.252mil,2167.716mil)(4429.252mil,2219.684mil) on Top Overlay And Pad R5-1(4470mil,2185.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4510.748mil,2167.716mil)(4510.748mil,2219.684mil) on Top Overlay And Pad R5-1(4470mil,2185.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4429.252mil,2219.684mil)(4510.748mil,2219.684mil) on Top Overlay And Pad R5-1(4470mil,2185.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4834.252mil,2120.314mil)(4834.252mil,2172.284mil) on Top Overlay And Pad R4-2(4875mil,2154.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4915.748mil,2120.314mil)(4915.748mil,2172.284mil) on Top Overlay And Pad R4-2(4875mil,2154.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4834.252mil,2120.314mil)(4915.748mil,2120.314mil) on Top Overlay And Pad R4-2(4875mil,2154.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4834.252mil,2207.716mil)(4834.252mil,2259.684mil) on Top Overlay And Pad R4-1(4875mil,2225.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4915.748mil,2207.716mil)(4915.748mil,2259.684mil) on Top Overlay And Pad R4-1(4875mil,2225.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4834.252mil,2259.684mil)(4915.748mil,2259.684mil) on Top Overlay And Pad R4-1(4875mil,2225.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5094.686mil,2084.252mil)(5094.686mil,2165.748mil) on Top Overlay And Pad R3-2(5060.04mil,2125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5042.716mil,2084.252mil)(5094.686mil,2084.252mil) on Top Overlay And Pad R3-2(5060.04mil,2125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5042.716mil,2165.748mil)(5094.686mil,2165.748mil) on Top Overlay And Pad R3-2(5060.04mil,2125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4955.316mil,2084.252mil)(4955.316mil,2165.748mil) on Top Overlay And Pad R3-1(4989.96mil,2125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4955.316mil,2084.252mil)(5007.284mil,2084.252mil) on Top Overlay And Pad R3-1(4989.96mil,2125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4955.316mil,2165.748mil)(5007.284mil,2165.748mil) on Top Overlay And Pad R3-1(4989.96mil,2125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4689.566mil,2138.188mil)(4689.566mil,2161.81mil) on Top Overlay And Pad Q2-1(4675.788mil,2187.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4718.504mil,2207.48mil)(4750.59mil,2207.48mil) on Top Overlay And Pad Q2-1(4675.788mil,2187.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4689.566mil,2138.188mil)(4689.566mil,2161.81mil) on Top Overlay And Pad Q2-2(4675.788mil,2112.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4718.504mil,2092.52mil)(4750.59mil,2092.52mil) on Top Overlay And Pad Q2-2(4675.788mil,2112.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4750.59mil,2092.52mil)(4750.59mil,2118.504mil) on Top Overlay And Pad Q2-3(4774.212mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4750.59mil,2092.52mil)(4750.59mil,2118.504mil) on Top Overlay And Pad Q2-3(4774.212mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4750.59mil,2092.52mil)(4750.59mil,2118.504mil) on Top Overlay And Pad Q2-3(4774.212mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4750.59mil,2181.496mil)(4750.59mil,2207.48mil) on Top Overlay And Pad Q2-3(4774.212mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5013.19mil,2259.566mil)(5036.812mil,2259.566mil) on Top Overlay And Pad Q1-1(4987.598mil,2245.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4967.52mil,2288.504mil)(4967.52mil,2320.59mil) on Top Overlay And Pad Q1-1(4987.598mil,2245.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5013.19mil,2259.566mil)(5036.812mil,2259.566mil) on Top Overlay And Pad Q1-2(5062.402mil,2245.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5082.48mil,2288.504mil)(5082.48mil,2320.59mil) on Top Overlay And Pad Q1-2(5062.402mil,2245.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5056.496mil,2320.59mil)(5082.48mil,2320.59mil) on Top Overlay And Pad Q1-3(5025mil,2344.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5056.496mil,2320.59mil)(5082.48mil,2320.59mil) on Top Overlay And Pad Q1-3(5025mil,2344.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5056.496mil,2320.59mil)(5082.48mil,2320.59mil) on Top Overlay And Pad Q1-3(5025mil,2344.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4967.52mil,2320.59mil)(4993.504mil,2320.59mil) on Top Overlay And Pad Q1-3(5025mil,2344.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4766.062mil,2314.252mil)(4802.284mil,2314.252mil) on Top Overlay And Pad C54-2(4784.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4766.062mil,2395.748mil)(4802.284mil,2395.748mil) on Top Overlay And Pad C54-2(4784.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4750.314mil,2330mil)(4750.314mil,2380mil) on Top Overlay And Pad C54-2(4784.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4889.686mil,2330mil)(4889.686mil,2380mil) on Top Overlay And Pad C54-1(4855.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4837.716mil,2314.252mil)(4873.938mil,2314.252mil) on Top Overlay And Pad C54-1(4855.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4837.716mil,2395.748mil)(4873.936mil,2395.748mil) on Top Overlay And Pad C54-1(4855.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2134.252mil,1047.716mil)(2134.252mil,1099.686mil) on Top Overlay And Pad R2-2(2175mil,1065.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.748mil,1047.716mil)(2215.748mil,1099.686mil) on Top Overlay And Pad R2-2(2175mil,1065.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2134.252mil,1099.686mil)(2215.748mil,1099.686mil) on Top Overlay And Pad R2-2(2175mil,1065.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2134.252mil,960.316mil)(2134.252mil,1012.284mil) on Top Overlay And Pad R2-1(2175mil,994.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.748mil,960.316mil)(2215.748mil,1012.284mil) on Top Overlay And Pad R2-1(2175mil,994.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2134.252mil,960.316mil)(2215.748mil,960.316mil) on Top Overlay And Pad R2-1(2175mil,994.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2124.252mil,690.314mil)(2124.252mil,742.284mil) on Top Overlay And Pad R1-2(2165mil,724.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.748mil,690.314mil)(2205.748mil,742.284mil) on Top Overlay And Pad R1-2(2165mil,724.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2124.252mil,690.314mil)(2205.748mil,690.314mil) on Top Overlay And Pad R1-2(2165mil,724.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2124.252mil,777.716mil)(2124.252mil,829.684mil) on Top Overlay And Pad R1-1(2165mil,795.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2205.748mil,777.716mil)(2205.748mil,829.684mil) on Top Overlay And Pad R1-1(2165mil,795.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2124.252mil,829.684mil)(2205.748mil,829.684mil) on Top Overlay And Pad R1-1(2165mil,795.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2239.686mil,1184.252mil)(2239.686mil,1265.748mil) on Top Overlay And Pad R29-2(2205.04mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2187.716mil,1184.252mil)(2239.686mil,1184.252mil) on Top Overlay And Pad R29-2(2205.04mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2187.716mil,1265.748mil)(2239.686mil,1265.748mil) on Top Overlay And Pad R29-2(2205.04mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2100.316mil,1184.252mil)(2100.316mil,1265.748mil) on Top Overlay And Pad R29-1(2134.96mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100.316mil,1184.252mil)(2152.284mil,1184.252mil) on Top Overlay And Pad R29-1(2134.96mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100.316mil,1265.748mil)(2152.284mil,1265.748mil) on Top Overlay And Pad R29-1(2134.96mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100.314mil,1289.252mil)(2100.314mil,1370.748mil) on Top Overlay And Pad R28-2(2134.96mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100.314mil,1289.252mil)(2152.284mil,1289.252mil) on Top Overlay And Pad R28-2(2134.96mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2100.314mil,1370.748mil)(2152.284mil,1370.748mil) on Top Overlay And Pad R28-2(2134.96mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2239.684mil,1289.252mil)(2239.684mil,1370.748mil) on Top Overlay And Pad R28-1(2205.04mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2187.716mil,1289.252mil)(2239.684mil,1289.252mil) on Top Overlay And Pad R28-1(2205.04mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2187.716mil,1370.748mil)(2239.684mil,1370.748mil) on Top Overlay And Pad R28-1(2205.04mil,1330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2231.062mil,2094.252mil)(2267.284mil,2094.252mil) on Top Overlay And Pad C8-2(2249.96mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2231.062mil,2175.748mil)(2267.284mil,2175.748mil) on Top Overlay And Pad C8-2(2249.96mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.314mil,2110mil)(2215.314mil,2160mil) on Top Overlay And Pad C8-2(2249.96mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2302.716mil,2094.252mil)(2338.938mil,2094.252mil) on Top Overlay And Pad C8-1(2320.04mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2302.716mil,2175.748mil)(2338.936mil,2175.748mil) on Top Overlay And Pad C8-1(2320.04mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2354.686mil,2110mil)(2354.686mil,2160mil) on Top Overlay And Pad C8-1(2320.04mil,2135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2402.008mil,2084.094mil)(2402.008mil,2345.906mil) on Top Overlay And Pad Y1-1(2465mil,2295.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2402.008mil,2345.906mil)(2437.44mil,2345.906mil) on Top Overlay And Pad Y1-1(2465mil,2295.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2492.56mil,2345.906mil)(2527.992mil,2345.906mil) on Top Overlay And Pad Y1-1(2465mil,2295.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2527.992mil,2084.094mil)(2527.992mil,2345.906mil) on Top Overlay And Pad Y1-1(2465mil,2295.708mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2402.008mil,2084.094mil)(2402.008mil,2345.906mil) on Top Overlay And Pad Y1-2(2465mil,2134.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2402.008mil,2084.094mil)(2437.44mil,2084.094mil) on Top Overlay And Pad Y1-2(2465mil,2134.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Track (2492.56mil,2084.094mil)(2527.992mil,2084.094mil) on Top Overlay And Pad Y1-2(2465mil,2134.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Track (2527.992mil,2084.094mil)(2527.992mil,2345.906mil) on Top Overlay And Pad Y1-2(2465mil,2134.292mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2231.062mil,2254.252mil)(2267.284mil,2254.252mil) on Top Overlay And Pad C7-2(2249.96mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2231.062mil,2335.748mil)(2267.284mil,2335.748mil) on Top Overlay And Pad C7-2(2249.96mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.314mil,2270mil)(2215.314mil,2320mil) on Top Overlay And Pad C7-2(2249.96mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2302.716mil,2254.252mil)(2338.938mil,2254.252mil) on Top Overlay And Pad C7-1(2320.04mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2302.716mil,2335.748mil)(2338.936mil,2335.748mil) on Top Overlay And Pad C7-1(2320.04mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2354.686mil,2270mil)(2354.686mil,2320mil) on Top Overlay And Pad C7-1(2320.04mil,2295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3164.252mil,3147.716mil)(3164.252mil,3199.686mil) on Top Overlay And Pad R10-2(3205mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3245.748mil,3147.716mil)(3245.748mil,3199.686mil) on Top Overlay And Pad R10-2(3205mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3164.252mil,3199.686mil)(3245.748mil,3199.686mil) on Top Overlay And Pad R10-2(3205mil,3165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3164.252mil,3060.316mil)(3164.252mil,3112.284mil) on Top Overlay And Pad R10-1(3205mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3245.748mil,3060.316mil)(3245.748mil,3112.284mil) on Top Overlay And Pad R10-1(3205mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3164.252mil,3060.316mil)(3245.748mil,3060.316mil) on Top Overlay And Pad R10-1(3205mil,3094.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2215.316mil,1974.252mil)(2215.316mil,2055.748mil) on Top Overlay And Pad FB2-1(2249.96mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,1974.252mil)(2354.686mil,1974.252mil) on Top Overlay And Pad FB2-1(2249.96mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,2055.748mil)(2354.686mil,2055.748mil) on Top Overlay And Pad FB2-1(2249.96mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2354.686mil,1974.252mil)(2354.686mil,2055.748mil) on Top Overlay And Pad FB2-2(2320.04mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,1974.252mil)(2354.686mil,1974.252mil) on Top Overlay And Pad FB2-2(2320.04mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,2055.748mil)(2354.686mil,2055.748mil) on Top Overlay And Pad FB2-2(2320.04mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2215.316mil,1849.252mil)(2215.316mil,1930.748mil) on Top Overlay And Pad FB1-1(2249.96mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,1849.252mil)(2354.686mil,1849.252mil) on Top Overlay And Pad FB1-1(2249.96mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,1930.748mil)(2354.686mil,1930.748mil) on Top Overlay And Pad FB1-1(2249.96mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2354.686mil,1849.252mil)(2354.686mil,1930.748mil) on Top Overlay And Pad FB1-2(2320.04mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,1849.252mil)(2354.686mil,1849.252mil) on Top Overlay And Pad FB1-2(2320.04mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2215.316mil,1930.748mil)(2354.686mil,1930.748mil) on Top Overlay And Pad FB1-2(2320.04mil,1890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2034.252mil,1855.314mil)(2034.252mil,1907.284mil) on Top Overlay And Pad R9-2(2075mil,1889.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.748mil,1855.314mil)(2115.748mil,1907.284mil) on Top Overlay And Pad R9-2(2075mil,1889.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2034.252mil,1855.314mil)(2115.748mil,1855.314mil) on Top Overlay And Pad R9-2(2075mil,1889.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2034.252mil,1942.716mil)(2034.252mil,1994.684mil) on Top Overlay And Pad R9-1(2075mil,1960.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.748mil,1942.716mil)(2115.748mil,1994.684mil) on Top Overlay And Pad R9-1(2075mil,1960.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2034.252mil,1994.684mil)(2115.748mil,1994.684mil) on Top Overlay And Pad R9-1(2075mil,1960.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2034.252mil,2312.716mil)(2034.252mil,2348.938mil) on Top Overlay And Pad C6-2(2075mil,2330.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.748mil,2312.716mil)(2115.748mil,2348.938mil) on Top Overlay And Pad C6-2(2075mil,2330.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2050mil,2364.686mil)(2100mil,2364.686mil) on Top Overlay And Pad C6-2(2075mil,2330.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2050mil,2225.314mil)(2100mil,2225.314mil) on Top Overlay And Pad C6-1(2075mil,2259.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2034.252mil,2241.062mil)(2034.252mil,2277.284mil) on Top Overlay And Pad C6-1(2075mil,2259.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.748mil,2241.064mil)(2115.748mil,2277.284mil) on Top Overlay And Pad C6-1(2075mil,2259.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.314mil,2849.252mil)(1620.314mil,2930.748mil) on Top Overlay And Pad R11-2(1654.96mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.314mil,2849.252mil)(1672.284mil,2849.252mil) on Top Overlay And Pad R11-2(1654.96mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.314mil,2930.748mil)(1672.284mil,2930.748mil) on Top Overlay And Pad R11-2(1654.96mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1759.684mil,2849.252mil)(1759.684mil,2930.748mil) on Top Overlay And Pad R11-1(1725.04mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1707.716mil,2849.252mil)(1759.684mil,2849.252mil) on Top Overlay And Pad R11-1(1725.04mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1707.716mil,2930.748mil)(1759.684mil,2930.748mil) on Top Overlay And Pad R11-1(1725.04mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1902.716mil,2849.252mil)(1954.686mil,2849.252mil) on Top Overlay And Pad R12-2(1920.04mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1902.716mil,2930.748mil)(1954.686mil,2930.748mil) on Top Overlay And Pad R12-2(1920.04mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1954.686mil,2849.252mil)(1954.686mil,2930.748mil) on Top Overlay And Pad R12-2(1920.04mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.316mil,2849.252mil)(1867.284mil,2849.252mil) on Top Overlay And Pad R12-1(1849.96mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.316mil,2930.748mil)(1867.284mil,2930.748mil) on Top Overlay And Pad R12-1(1849.96mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1815.316mil,2849.252mil)(1815.316mil,2930.748mil) on Top Overlay And Pad R12-1(1849.96mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.314mil,2944.252mil)(1620.314mil,3025.748mil) on Top Overlay And Pad R13-2(1654.96mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.314mil,2944.252mil)(1672.284mil,2944.252mil) on Top Overlay And Pad R13-2(1654.96mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1620.314mil,3025.748mil)(1672.284mil,3025.748mil) on Top Overlay And Pad R13-2(1654.96mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1759.684mil,2944.252mil)(1759.684mil,3025.748mil) on Top Overlay And Pad R13-1(1725.04mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1707.716mil,2944.252mil)(1759.684mil,2944.252mil) on Top Overlay And Pad R13-1(1725.04mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1707.716mil,3025.748mil)(1759.684mil,3025.748mil) on Top Overlay And Pad R13-1(1725.04mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1902.716mil,2944.252mil)(1954.686mil,2944.252mil) on Top Overlay And Pad R14-2(1920.04mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1902.716mil,3025.748mil)(1954.686mil,3025.748mil) on Top Overlay And Pad R14-2(1920.04mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1954.686mil,2944.252mil)(1954.686mil,3025.748mil) on Top Overlay And Pad R14-2(1920.04mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.316mil,2944.252mil)(1867.284mil,2944.252mil) on Top Overlay And Pad R14-1(1849.96mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.316mil,3025.748mil)(1867.284mil,3025.748mil) on Top Overlay And Pad R14-1(1849.96mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1815.316mil,2944.252mil)(1815.316mil,3025.748mil) on Top Overlay And Pad R14-1(1849.96mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1449.566mil,2853.898mil)(1449.566mil,2916.102mil) on Top Overlay And Pad LED1-A(1479.684mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1449.566mil,2853.898mil)(1494.252mil,2853.898mil) on Top Overlay And Pad LED1-A(1479.684mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1449.566mil,2916.102mil)(1494.252mil,2916.102mil) on Top Overlay And Pad LED1-A(1479.684mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (1569.056mil,2861.496mil)(1569.056mil,2908.504mil) on Top Overlay And Pad LED1-K(1540.314mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (1561.182mil,2853.898mil)(1569.056mil,2861.496mil) on Top Overlay And Pad LED1-K(1540.314mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1525.748mil,2853.898mil)(1561.182mil,2853.898mil) on Top Overlay And Pad LED1-K(1540.314mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (1561.182mil,2916.102mil)(1569.056mil,2908.504mil) on Top Overlay And Pad LED1-K(1540.314mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1525.748mil,2916.102mil)(1561.182mil,2916.102mil) on Top Overlay And Pad LED1-K(1540.314mil,2885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2130.434mil,2858.898mil)(2130.434mil,2921.102mil) on Top Overlay And Pad LED2-A(2100.316mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2085.748mil,2858.898mil)(2130.434mil,2858.898mil) on Top Overlay And Pad LED2-A(2100.316mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2085.748mil,2921.102mil)(2130.434mil,2921.102mil) on Top Overlay And Pad LED2-A(2100.316mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (2010.944mil,2866.496mil)(2018.818mil,2858.898mil) on Top Overlay And Pad LED2-K(2039.686mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (2010.944mil,2866.496mil)(2010.944mil,2913.504mil) on Top Overlay And Pad LED2-K(2039.686mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (2010.944mil,2913.504mil)(2018.818mil,2921.102mil) on Top Overlay And Pad LED2-K(2039.686mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2018.818mil,2858.898mil)(2054.252mil,2858.898mil) on Top Overlay And Pad LED2-K(2039.686mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2018.818mil,2921.102mil)(2054.252mil,2921.102mil) on Top Overlay And Pad LED2-K(2039.686mil,2890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.566mil,2953.898mil)(1454.566mil,3016.102mil) on Top Overlay And Pad LED3-A(1484.684mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.566mil,2953.898mil)(1499.252mil,2953.898mil) on Top Overlay And Pad LED3-A(1484.684mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.566mil,3016.102mil)(1499.252mil,3016.102mil) on Top Overlay And Pad LED3-A(1484.684mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (1566.182mil,2953.898mil)(1574.056mil,2961.496mil) on Top Overlay And Pad LED3-K(1545.314mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (1566.182mil,3016.102mil)(1574.056mil,3008.504mil) on Top Overlay And Pad LED3-K(1545.314mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (1574.056mil,2961.496mil)(1574.056mil,3008.504mil) on Top Overlay And Pad LED3-K(1545.314mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1530.748mil,2953.898mil)(1566.182mil,2953.898mil) on Top Overlay And Pad LED3-K(1545.314mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1530.748mil,3016.102mil)(1566.182mil,3016.102mil) on Top Overlay And Pad LED3-K(1545.314mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2075.748mil,2953.898mil)(2120.434mil,2953.898mil) on Top Overlay And Pad LED4-A(2090.316mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2075.748mil,3016.102mil)(2120.434mil,3016.102mil) on Top Overlay And Pad LED4-A(2090.316mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2120.434mil,2953.898mil)(2120.434mil,3016.102mil) on Top Overlay And Pad LED4-A(2090.316mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (2000.944mil,2961.496mil)(2008.818mil,2953.898mil) on Top Overlay And Pad LED4-K(2029.686mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Track (2000.944mil,3008.504mil)(2008.818mil,3016.102mil) on Top Overlay And Pad LED4-K(2029.686mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Track (2000.944mil,2961.496mil)(2000.944mil,3008.504mil) on Top Overlay And Pad LED4-K(2029.686mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2008.818mil,2953.898mil)(2044.252mil,2953.898mil) on Top Overlay And Pad LED4-K(2029.686mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2008.818mil,3016.102mil)(2044.252mil,3016.102mil) on Top Overlay And Pad LED4-K(2029.686mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2724.252mil,3202.716mil)(2724.252mil,3238.938mil) on Top Overlay And Pad C50-2(2765mil,3220.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2805.748mil,3202.716mil)(2805.748mil,3238.938mil) on Top Overlay And Pad C50-2(2765mil,3220.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2740mil,3254.686mil)(2790mil,3254.686mil) on Top Overlay And Pad C50-2(2765mil,3220.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2724.252mil,3131.062mil)(2724.252mil,3167.284mil) on Top Overlay And Pad C50-1(2765mil,3149.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2805.748mil,3131.064mil)(2805.748mil,3167.284mil) on Top Overlay And Pad C50-1(2765mil,3149.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2740mil,3115.314mil)(2790mil,3115.314mil) on Top Overlay And Pad C50-1(2765mil,3149.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1115.314mil,2460mil)(1115.314mil,2510mil) on Top Overlay And Pad C48-2(1149.96mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1131.062mil,2444.252mil)(1167.284mil,2444.252mil) on Top Overlay And Pad C48-2(1149.96mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1131.062mil,2525.748mil)(1167.284mil,2525.748mil) on Top Overlay And Pad C48-2(1149.96mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1254.686mil,2460mil)(1254.686mil,2510mil) on Top Overlay And Pad C48-1(1220.04mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1202.716mil,2444.252mil)(1238.938mil,2444.252mil) on Top Overlay And Pad C48-1(1220.04mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1202.716mil,2525.748mil)(1238.936mil,2525.748mil) on Top Overlay And Pad C48-1(1220.04mil,2485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2095.944mil,2587.48mil)(2103.818mil,2587.48mil) on Top Overlay And Pad D26-2(2155mil,2597.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2095.944mil,2587.48mil)(2095.944mil,2772.52mil) on Top Overlay And Pad D26-2(2155mil,2597.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2214.056mil,2587.48mil)(2214.056mil,2772.52mil) on Top Overlay And Pad D26-2(2155mil,2597.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2206.182mil,2587.48mil)(2214.056mil,2587.48mil) on Top Overlay And Pad D26-2(2155mil,2597.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (2095.944mil,2650.472mil)(2214.056mil,2650.472mil) on Top Overlay And Pad D26-2(2155mil,2597.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2095.944mil,2772.52mil)(2103.818mil,2772.52mil) on Top Overlay And Pad D26-1(2155mil,2762.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2095.944mil,2587.48mil)(2095.944mil,2772.52mil) on Top Overlay And Pad D26-1(2155mil,2762.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (2214.056mil,2587.48mil)(2214.056mil,2772.52mil) on Top Overlay And Pad D26-1(2155mil,2762.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (2206.182mil,2772.52mil)(2214.056mil,2772.52mil) on Top Overlay And Pad D26-1(2155mil,2762.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (1339.528mil,3765.944mil)(1339.528mil,3884.056mil) on Top Overlay And Pad D25-2(1392.678mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1402.52mil,3765.944mil)(1402.52mil,3773.818mil) on Top Overlay And Pad D25-2(1392.678mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1402.52mil,3876.182mil)(1402.52mil,3884.056mil) on Top Overlay And Pad D25-2(1392.678mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1217.48mil,3765.944mil)(1402.52mil,3765.944mil) on Top Overlay And Pad D25-2(1392.678mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1217.48mil,3884.056mil)(1402.52mil,3884.056mil) on Top Overlay And Pad D25-2(1392.678mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1217.48mil,3765.944mil)(1217.48mil,3773.818mil) on Top Overlay And Pad D25-1(1227.322mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (1217.48mil,3876.182mil)(1217.48mil,3884.056mil) on Top Overlay And Pad D25-1(1227.322mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1217.48mil,3765.944mil)(1402.52mil,3765.944mil) on Top Overlay And Pad D25-1(1227.322mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (1217.48mil,3884.056mil)(1402.52mil,3884.056mil) on Top Overlay And Pad D25-1(1227.322mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1305.314mil,3310mil)(1305.314mil,3360mil) on Top Overlay And Pad C45-2(1339.96mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1321.062mil,3294.252mil)(1357.284mil,3294.252mil) on Top Overlay And Pad C45-2(1339.96mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1321.062mil,3375.748mil)(1357.284mil,3375.748mil) on Top Overlay And Pad C45-2(1339.96mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1444.686mil,3310mil)(1444.686mil,3360mil) on Top Overlay And Pad C45-1(1410.04mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1392.716mil,3294.252mil)(1428.938mil,3294.252mil) on Top Overlay And Pad C45-1(1410.04mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1392.716mil,3375.748mil)(1428.936mil,3375.748mil) on Top Overlay And Pad C45-1(1410.04mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2149.252mil,3277.716mil)(2149.252mil,3313.938mil) on Top Overlay And Pad C44-2(2190mil,3295.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2230.748mil,3277.716mil)(2230.748mil,3313.938mil) on Top Overlay And Pad C44-2(2190mil,3295.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2165mil,3329.686mil)(2215mil,3329.686mil) on Top Overlay And Pad C44-2(2190mil,3295.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2149.252mil,3206.062mil)(2149.252mil,3242.284mil) on Top Overlay And Pad C44-1(2190mil,3224.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2230.748mil,3206.064mil)(2230.748mil,3242.284mil) on Top Overlay And Pad C44-1(2190mil,3224.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2165mil,3190.314mil)(2215mil,3190.314mil) on Top Overlay And Pad C44-1(2190mil,3224.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1344.252mil,3537.716mil)(1344.252mil,3573.938mil) on Top Overlay And Pad C39-2(1385mil,3555.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.748mil,3537.716mil)(1425.748mil,3573.938mil) on Top Overlay And Pad C39-2(1385mil,3555.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1360mil,3589.686mil)(1410mil,3589.686mil) on Top Overlay And Pad C39-2(1385mil,3555.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1344.252mil,3466.062mil)(1344.252mil,3502.284mil) on Top Overlay And Pad C39-1(1385mil,3484.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.748mil,3466.064mil)(1425.748mil,3502.284mil) on Top Overlay And Pad C39-1(1385mil,3484.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1360mil,3450.314mil)(1410mil,3450.314mil) on Top Overlay And Pad C39-1(1385mil,3484.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (212.48mil,2495.944mil)(212.48mil,2503.818mil) on Top Overlay And Pad D24-2(222.322mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (212.48mil,2606.182mil)(212.48mil,2614.056mil) on Top Overlay And Pad D24-2(222.322mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (275.472mil,2495.944mil)(275.472mil,2614.056mil) on Top Overlay And Pad D24-2(222.322mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (212.48mil,2495.944mil)(397.52mil,2495.944mil) on Top Overlay And Pad D24-2(222.322mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (212.48mil,2614.056mil)(397.52mil,2614.056mil) on Top Overlay And Pad D24-2(222.322mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (397.52mil,2495.944mil)(397.52mil,2503.818mil) on Top Overlay And Pad D24-1(387.678mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (397.52mil,2606.182mil)(397.52mil,2614.056mil) on Top Overlay And Pad D24-1(387.678mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (212.48mil,2495.944mil)(397.52mil,2495.944mil) on Top Overlay And Pad D24-1(387.678mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (212.48mil,2614.056mil)(397.52mil,2614.056mil) on Top Overlay And Pad D24-1(387.678mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3334.488mil,3399.882mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-1(3315mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-1(3315mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-2(3265mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-3(3215mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3145.512mil,3399.882mil)(3145.512mil,3510.118mil) on Top Overlay And Pad U5-4(3165mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3510.118mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-4(3165mil,3557.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3334.488mil,3399.882mil)(3334.488mil,3510.118mil) on Top Overlay And Pad U5-8(3315mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-8(3315mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-7(3265mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-6(3215mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (3145.512mil,3399.882mil)(3145.512mil,3510.118mil) on Top Overlay And Pad U5-5(3165mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (3145.512mil,3399.882mil)(3334.488mil,3399.882mil) on Top Overlay And Pad U5-5(3165mil,3352.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.314mil,3330mil)(2705.314mil,3380mil) on Top Overlay And Pad C51-2(2739.96mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2721.062mil,3314.252mil)(2757.284mil,3314.252mil) on Top Overlay And Pad C51-2(2739.96mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2721.062mil,3395.748mil)(2757.284mil,3395.748mil) on Top Overlay And Pad C51-2(2739.96mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2792.716mil,3314.252mil)(2828.938mil,3314.252mil) on Top Overlay And Pad C51-1(2810.04mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2792.716mil,3395.748mil)(2828.936mil,3395.748mil) on Top Overlay And Pad C51-1(2810.04mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2844.686mil,3330mil)(2844.686mil,3380mil) on Top Overlay And Pad C51-1(2810.04mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2564.252mil,3460.314mil)(2564.252mil,3512.284mil) on Top Overlay And Pad R27-2(2605mil,3494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2645.748mil,3460.314mil)(2645.748mil,3512.284mil) on Top Overlay And Pad R27-2(2605mil,3494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2564.252mil,3460.314mil)(2645.748mil,3460.314mil) on Top Overlay And Pad R27-2(2605mil,3494.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2564.252mil,3547.716mil)(2564.252mil,3599.684mil) on Top Overlay And Pad R27-1(2605mil,3565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2645.748mil,3547.716mil)(2645.748mil,3599.684mil) on Top Overlay And Pad R27-1(2605mil,3565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (2564.252mil,3599.684mil)(2645.748mil,3599.684mil) on Top Overlay And Pad R27-1(2605mil,3565.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2895.118mil,3435.512mil)(2895.118mil,3624.488mil) on Top Overlay And Pad U6-1(2942.362mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2784.882mil,3435.512mil)(2895.118mil,3435.512mil) on Top Overlay And Pad U6-1(2942.362mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2895.118mil,3435.512mil)(2895.118mil,3624.488mil) on Top Overlay And Pad U6-2(2942.362mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2895.118mil,3435.512mil)(2895.118mil,3624.488mil) on Top Overlay And Pad U6-3(2942.362mil,3555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2895.118mil,3435.512mil)(2895.118mil,3624.488mil) on Top Overlay And Pad U6-4(2942.362mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2784.882mil,3624.488mil)(2895.118mil,3624.488mil) on Top Overlay And Pad U6-4(2942.362mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2784.882mil,3435.512mil)(2784.882mil,3624.488mil) on Top Overlay And Pad U6-8(2737.638mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2784.882mil,3435.512mil)(2895.118mil,3435.512mil) on Top Overlay And Pad U6-8(2737.638mil,3455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2784.882mil,3435.512mil)(2784.882mil,3624.488mil) on Top Overlay And Pad U6-7(2737.638mil,3505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2784.882mil,3435.512mil)(2784.882mil,3624.488mil) on Top Overlay And Pad U6-6(2737.638mil,3555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.692mil < 10mil) Between Track (2784.882mil,3435.512mil)(2784.882mil,3624.488mil) on Top Overlay And Pad U6-5(2737.638mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Track (2784.882mil,3624.488mil)(2895.118mil,3624.488mil) on Top Overlay And Pad U6-5(2737.638mil,3605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4719.686mil,2330mil)(4719.686mil,2380mil) on Top Overlay And Pad C53-2(4685.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4667.716mil,2314.252mil)(4703.938mil,2314.252mil) on Top Overlay And Pad C53-2(4685.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4667.716mil,2395.748mil)(4703.938mil,2395.748mil) on Top Overlay And Pad C53-2(4685.04mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.314mil,2330mil)(4580.314mil,2380mil) on Top Overlay And Pad C53-1(4614.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4596.064mil,2314.252mil)(4632.284mil,2314.252mil) on Top Overlay And Pad C53-1(4614.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4596.062mil,2395.748mil)(4632.284mil,2395.748mil) on Top Overlay And Pad C53-1(4614.96mil,2355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460mil,2489.686mil)(4510mil,2489.686mil) on Top Overlay And Pad C52-2(4485mil,2455.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4444.252mil,2437.716mil)(4444.252mil,2473.938mil) on Top Overlay And Pad C52-2(4485mil,2455.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4525.748mil,2437.716mil)(4525.748mil,2473.938mil) on Top Overlay And Pad C52-2(4485mil,2455.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460mil,2350.314mil)(4510mil,2350.314mil) on Top Overlay And Pad C52-1(4485mil,2384.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4444.252mil,2366.062mil)(4444.252mil,2402.284mil) on Top Overlay And Pad C52-1(4485mil,2384.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4525.748mil,2366.064mil)(4525.748mil,2402.284mil) on Top Overlay And Pad C52-1(4485mil,2384.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4687.756mil,1090.04mil)(4739.724mil,1090.04mil) on Top Overlay And Pad R20_C4-2(4705.078mil,1130.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4687.756mil,1171.536mil)(4739.724mil,1171.536mil) on Top Overlay And Pad R20_C4-2(4705.078mil,1130.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4739.724mil,1090.04mil)(4739.724mil,1171.536mil) on Top Overlay And Pad R20_C4-2(4705.078mil,1130.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4600.354mil,1090.04mil)(4652.322mil,1090.04mil) on Top Overlay And Pad R20_C4-1(4635mil,1130.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4600.354mil,1171.536mil)(4652.322mil,1171.536mil) on Top Overlay And Pad R20_C4-1(4635mil,1130.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4600.354mil,1090.04mil)(4600.354mil,1171.536mil) on Top Overlay And Pad R20_C4-1(4635mil,1130.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4575.354mil,545.04mil)(4575.354mil,626.536mil) on Top Overlay And Pad R19_C4-2(4610mil,585.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4575.354mil,545.04mil)(4627.322mil,545.04mil) on Top Overlay And Pad R19_C4-2(4610mil,585.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4575.354mil,626.536mil)(4627.322mil,626.536mil) on Top Overlay And Pad R19_C4-2(4610mil,585.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4714.724mil,545.04mil)(4714.724mil,626.536mil) on Top Overlay And Pad R19_C4-1(4680.078mil,585.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4662.756mil,545.04mil)(4714.724mil,545.04mil) on Top Overlay And Pad R19_C4-1(4680.078mil,585.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4662.756mil,626.536mil)(4714.724mil,626.536mil) on Top Overlay And Pad R19_C4-1(4680.078mil,585.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4504.292mil,1006.102mil)(4504.292mil,1058.07mil) on Top Overlay And Pad R18_C4-2(4545.04mil,1040.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4585.788mil,1006.102mil)(4585.788mil,1058.07mil) on Top Overlay And Pad R18_C4-2(4545.04mil,1040.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4504.292mil,1006.102mil)(4585.788mil,1006.102mil) on Top Overlay And Pad R18_C4-2(4545.04mil,1040.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4504.292mil,1093.504mil)(4504.292mil,1145.472mil) on Top Overlay And Pad R18_C4-1(4545.04mil,1110.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4585.788mil,1093.504mil)(4585.788mil,1145.472mil) on Top Overlay And Pad R18_C4-1(4545.04mil,1110.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4504.292mil,1145.472mil)(4585.788mil,1145.472mil) on Top Overlay And Pad R18_C4-1(4545.04mil,1110.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4633.228mil,690.354mil)(4656.85mil,690.354mil) on Top Overlay And Pad Q5_C4-1(4607.638mil,676.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4587.56mil,719.292mil)(4587.56mil,751.378mil) on Top Overlay And Pad Q5_C4-1(4607.638mil,676.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4633.228mil,690.354mil)(4656.85mil,690.354mil) on Top Overlay And Pad Q5_C4-2(4682.44mil,676.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4702.52mil,719.292mil)(4702.52mil,751.378mil) on Top Overlay And Pad Q5_C4-2(4682.44mil,676.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4676.536mil,751.378mil)(4702.52mil,751.378mil) on Top Overlay And Pad Q5_C4-3(4645.04mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4676.536mil,751.378mil)(4702.52mil,751.378mil) on Top Overlay And Pad Q5_C4-3(4645.04mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4676.536mil,751.378mil)(4702.52mil,751.378mil) on Top Overlay And Pad Q5_C4-3(4645.04mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4587.56mil,751.378mil)(4613.544mil,751.378mil) on Top Overlay And Pad Q5_C4-3(4645.04mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4569.292mil,381.102mil)(4569.292mil,433.07mil) on Top Overlay And Pad R17_C4-2(4610.04mil,415.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4650.788mil,381.102mil)(4650.788mil,433.07mil) on Top Overlay And Pad R17_C4-2(4610.04mil,415.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4569.292mil,381.102mil)(4650.788mil,381.102mil) on Top Overlay And Pad R17_C4-2(4610.04mil,415.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4569.292mil,468.504mil)(4569.292mil,520.472mil) on Top Overlay And Pad R17_C4-1(4610.04mil,485.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4650.788mil,468.504mil)(4650.788mil,520.472mil) on Top Overlay And Pad R17_C4-1(4610.04mil,485.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4569.292mil,520.472mil)(4650.788mil,520.472mil) on Top Overlay And Pad R17_C4-1(4610.04mil,485.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4622.56mil,984.292mil)(4622.56mil,1016.378mil) on Top Overlay And Pad Q4_C4-1(4642.638mil,941.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4668.228mil,955.354mil)(4691.85mil,955.354mil) on Top Overlay And Pad Q4_C4-1(4642.638mil,941.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (4737.52mil,984.292mil)(4737.52mil,1016.378mil) on Top Overlay And Pad Q4_C4-2(4717.44mil,941.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4668.228mil,955.354mil)(4691.85mil,955.354mil) on Top Overlay And Pad Q4_C4-2(4717.44mil,941.574mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4622.56mil,1016.378mil)(4648.544mil,1016.378mil) on Top Overlay And Pad Q4_C4-3(4680.04mil,1040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4711.536mil,1016.378mil)(4737.52mil,1016.378mil) on Top Overlay And Pad Q4_C4-3(4680.04mil,1040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4711.536mil,1016.378mil)(4737.52mil,1016.378mil) on Top Overlay And Pad Q4_C4-3(4680.04mil,1040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4711.536mil,1016.378mil)(4737.52mil,1016.378mil) on Top Overlay And Pad Q4_C4-3(4680.04mil,1040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4499.292mil,841.102mil)(4499.292mil,893.07mil) on Top Overlay And Pad R16_C4-2(4540.04mil,875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.788mil,841.102mil)(4580.788mil,893.07mil) on Top Overlay And Pad R16_C4-2(4540.04mil,875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4499.292mil,841.102mil)(4580.788mil,841.102mil) on Top Overlay And Pad R16_C4-2(4540.04mil,875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4499.292mil,928.504mil)(4499.292mil,980.472mil) on Top Overlay And Pad R16_C4-1(4540.04mil,945.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.788mil,928.504mil)(4580.788mil,980.472mil) on Top Overlay And Pad R16_C4-1(4540.04mil,945.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4499.292mil,980.472mil)(4580.788mil,980.472mil) on Top Overlay And Pad R16_C4-1(4540.04mil,945.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4697.756mil,820.04mil)(4749.724mil,820.04mil) on Top Overlay And Pad R15_C4-2(4715.078mil,860.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4697.756mil,901.536mil)(4749.724mil,901.536mil) on Top Overlay And Pad R15_C4-2(4715.078mil,860.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4749.724mil,820.04mil)(4749.724mil,901.536mil) on Top Overlay And Pad R15_C4-2(4715.078mil,860.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4610.354mil,820.04mil)(4662.322mil,820.04mil) on Top Overlay And Pad R15_C4-1(4645mil,860.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4610.354mil,901.536mil)(4662.322mil,901.536mil) on Top Overlay And Pad R15_C4-1(4645mil,860.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4610.354mil,820.04mil)(4610.354mil,901.536mil) on Top Overlay And Pad R15_C4-1(4645mil,860.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5029.724mil,1089.252mil)(5029.724mil,1170.748mil) on Top Overlay And Pad R20_C5-2(4995.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4977.756mil,1089.252mil)(5029.724mil,1089.252mil) on Top Overlay And Pad R20_C5-2(4995.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4977.756mil,1170.748mil)(5029.724mil,1170.748mil) on Top Overlay And Pad R20_C5-2(4995.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4890.354mil,1089.252mil)(4890.354mil,1170.748mil) on Top Overlay And Pad R20_C5-1(4925mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4890.354mil,1089.252mil)(4942.322mil,1089.252mil) on Top Overlay And Pad R20_C5-1(4925mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4890.354mil,1170.748mil)(4942.322mil,1170.748mil) on Top Overlay And Pad R20_C5-1(4925mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4865.354mil,544.252mil)(4865.354mil,625.748mil) on Top Overlay And Pad R19_C5-2(4900mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4865.354mil,544.252mil)(4917.322mil,544.252mil) on Top Overlay And Pad R19_C5-2(4900mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4865.354mil,625.748mil)(4917.322mil,625.748mil) on Top Overlay And Pad R19_C5-2(4900mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5004.724mil,544.252mil)(5004.724mil,625.748mil) on Top Overlay And Pad R19_C5-1(4970.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4952.756mil,544.252mil)(5004.724mil,544.252mil) on Top Overlay And Pad R19_C5-1(4970.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4952.756mil,625.748mil)(5004.724mil,625.748mil) on Top Overlay And Pad R19_C5-1(4970.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4794.292mil,1005.316mil)(4794.292mil,1057.284mil) on Top Overlay And Pad R18_C5-2(4835.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4875.788mil,1005.316mil)(4875.788mil,1057.284mil) on Top Overlay And Pad R18_C5-2(4835.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4794.292mil,1005.316mil)(4875.788mil,1005.316mil) on Top Overlay And Pad R18_C5-2(4835.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4794.292mil,1092.716mil)(4794.292mil,1144.686mil) on Top Overlay And Pad R18_C5-1(4835.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4875.788mil,1092.716mil)(4875.788mil,1144.686mil) on Top Overlay And Pad R18_C5-1(4835.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4794.292mil,1144.686mil)(4875.788mil,1144.686mil) on Top Overlay And Pad R18_C5-1(4835.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4877.56mil,718.504mil)(4877.56mil,750.59mil) on Top Overlay And Pad Q5_C5-1(4897.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4923.228mil,689.566mil)(4946.85mil,689.566mil) on Top Overlay And Pad Q5_C5-1(4897.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4923.228mil,689.566mil)(4946.85mil,689.566mil) on Top Overlay And Pad Q5_C5-2(4972.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4992.52mil,718.504mil)(4992.52mil,750.59mil) on Top Overlay And Pad Q5_C5-2(4972.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4877.56mil,750.59mil)(4903.544mil,750.59mil) on Top Overlay And Pad Q5_C5-3(4935.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4966.536mil,750.59mil)(4992.52mil,750.59mil) on Top Overlay And Pad Q5_C5-3(4935.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4966.536mil,750.59mil)(4992.52mil,750.59mil) on Top Overlay And Pad Q5_C5-3(4935.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4966.536mil,750.59mil)(4992.52mil,750.59mil) on Top Overlay And Pad Q5_C5-3(4935.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4859.292mil,380.316mil)(4859.292mil,432.284mil) on Top Overlay And Pad R17_C5-2(4900.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4940.788mil,380.316mil)(4940.788mil,432.284mil) on Top Overlay And Pad R17_C5-2(4900.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4859.292mil,380.316mil)(4940.788mil,380.316mil) on Top Overlay And Pad R17_C5-2(4900.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4859.292mil,467.716mil)(4859.292mil,519.686mil) on Top Overlay And Pad R17_C5-1(4900.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4940.788mil,467.716mil)(4940.788mil,519.686mil) on Top Overlay And Pad R17_C5-1(4900.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4859.292mil,519.686mil)(4940.788mil,519.686mil) on Top Overlay And Pad R17_C5-1(4900.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4958.228mil,954.566mil)(4981.85mil,954.566mil) on Top Overlay And Pad Q4_C5-1(4932.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4912.56mil,983.504mil)(4912.56mil,1015.59mil) on Top Overlay And Pad Q4_C5-1(4932.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4958.228mil,954.566mil)(4981.85mil,954.566mil) on Top Overlay And Pad Q4_C5-2(5007.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5027.52mil,983.504mil)(5027.52mil,1015.59mil) on Top Overlay And Pad Q4_C5-2(5007.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5001.536mil,1015.59mil)(5027.52mil,1015.59mil) on Top Overlay And Pad Q4_C5-3(4970.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5001.536mil,1015.59mil)(5027.52mil,1015.59mil) on Top Overlay And Pad Q4_C5-3(4970.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5001.536mil,1015.59mil)(5027.52mil,1015.59mil) on Top Overlay And Pad Q4_C5-3(4970.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4912.56mil,1015.59mil)(4938.544mil,1015.59mil) on Top Overlay And Pad Q4_C5-3(4970.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,840.316mil)(4789.292mil,892.284mil) on Top Overlay And Pad R16_C5-2(4830.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4870.788mil,840.316mil)(4870.788mil,892.284mil) on Top Overlay And Pad R16_C5-2(4830.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4789.292mil,840.316mil)(4870.788mil,840.316mil) on Top Overlay And Pad R16_C5-2(4830.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,927.716mil)(4789.292mil,979.686mil) on Top Overlay And Pad R16_C5-1(4830.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4870.788mil,927.716mil)(4870.788mil,979.686mil) on Top Overlay And Pad R16_C5-1(4830.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4789.292mil,979.686mil)(4870.788mil,979.686mil) on Top Overlay And Pad R16_C5-1(4830.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5039.724mil,819.252mil)(5039.724mil,900.748mil) on Top Overlay And Pad R15_C5-2(5005.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4987.756mil,819.252mil)(5039.724mil,819.252mil) on Top Overlay And Pad R15_C5-2(5005.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4987.756mil,900.748mil)(5039.724mil,900.748mil) on Top Overlay And Pad R15_C5-2(5005.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4900.354mil,819.252mil)(4900.354mil,900.748mil) on Top Overlay And Pad R15_C5-1(4935mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4900.354mil,819.252mil)(4952.322mil,819.252mil) on Top Overlay And Pad R15_C5-1(4935mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4900.354mil,900.748mil)(4952.322mil,900.748mil) on Top Overlay And Pad R15_C5-1(4935mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5267.756mil,1089.252mil)(5319.724mil,1089.252mil) on Top Overlay And Pad R20_C6-2(5285.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5267.756mil,1170.748mil)(5319.724mil,1170.748mil) on Top Overlay And Pad R20_C6-2(5285.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5319.724mil,1089.252mil)(5319.724mil,1170.748mil) on Top Overlay And Pad R20_C6-2(5285.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5180.354mil,1089.252mil)(5232.322mil,1089.252mil) on Top Overlay And Pad R20_C6-1(5215mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5180.354mil,1170.748mil)(5232.322mil,1170.748mil) on Top Overlay And Pad R20_C6-1(5215mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5180.354mil,1089.252mil)(5180.354mil,1170.748mil) on Top Overlay And Pad R20_C6-1(5215mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5155.354mil,544.252mil)(5155.354mil,625.748mil) on Top Overlay And Pad R19_C6-2(5190mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5155.354mil,544.252mil)(5207.322mil,544.252mil) on Top Overlay And Pad R19_C6-2(5190mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5155.354mil,625.748mil)(5207.322mil,625.748mil) on Top Overlay And Pad R19_C6-2(5190mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5294.724mil,544.252mil)(5294.724mil,625.748mil) on Top Overlay And Pad R19_C6-1(5260.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5242.756mil,544.252mil)(5294.724mil,544.252mil) on Top Overlay And Pad R19_C6-1(5260.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5242.756mil,625.748mil)(5294.724mil,625.748mil) on Top Overlay And Pad R19_C6-1(5260.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5084.292mil,1005.316mil)(5084.292mil,1057.284mil) on Top Overlay And Pad R18_C6-2(5125.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5165.788mil,1005.316mil)(5165.788mil,1057.284mil) on Top Overlay And Pad R18_C6-2(5125.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5084.292mil,1005.316mil)(5165.788mil,1005.316mil) on Top Overlay And Pad R18_C6-2(5125.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5084.292mil,1092.716mil)(5084.292mil,1144.686mil) on Top Overlay And Pad R18_C6-1(5125.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5165.788mil,1092.716mil)(5165.788mil,1144.686mil) on Top Overlay And Pad R18_C6-1(5125.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5084.292mil,1144.686mil)(5165.788mil,1144.686mil) on Top Overlay And Pad R18_C6-1(5125.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5213.228mil,689.566mil)(5236.85mil,689.566mil) on Top Overlay And Pad Q5_C6-1(5187.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5167.56mil,718.504mil)(5167.56mil,750.59mil) on Top Overlay And Pad Q5_C6-1(5187.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5282.52mil,718.504mil)(5282.52mil,750.59mil) on Top Overlay And Pad Q5_C6-2(5262.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5213.228mil,689.566mil)(5236.85mil,689.566mil) on Top Overlay And Pad Q5_C6-2(5262.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5256.536mil,750.59mil)(5282.52mil,750.59mil) on Top Overlay And Pad Q5_C6-3(5225.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5256.536mil,750.59mil)(5282.52mil,750.59mil) on Top Overlay And Pad Q5_C6-3(5225.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5256.536mil,750.59mil)(5282.52mil,750.59mil) on Top Overlay And Pad Q5_C6-3(5225.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5167.56mil,750.59mil)(5193.544mil,750.59mil) on Top Overlay And Pad Q5_C6-3(5225.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.292mil,380.316mil)(5149.292mil,432.284mil) on Top Overlay And Pad R17_C6-2(5190.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5230.788mil,380.316mil)(5230.788mil,432.284mil) on Top Overlay And Pad R17_C6-2(5190.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5149.292mil,380.316mil)(5230.788mil,380.316mil) on Top Overlay And Pad R17_C6-2(5190.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.292mil,467.716mil)(5149.292mil,519.686mil) on Top Overlay And Pad R17_C6-1(5190.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5230.788mil,467.716mil)(5230.788mil,519.686mil) on Top Overlay And Pad R17_C6-1(5190.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.292mil,519.686mil)(5230.788mil,519.686mil) on Top Overlay And Pad R17_C6-1(5190.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5248.228mil,954.566mil)(5271.85mil,954.566mil) on Top Overlay And Pad Q4_C6-1(5222.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5202.56mil,983.504mil)(5202.56mil,1015.59mil) on Top Overlay And Pad Q4_C6-1(5222.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5248.228mil,954.566mil)(5271.85mil,954.566mil) on Top Overlay And Pad Q4_C6-2(5297.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5317.52mil,983.504mil)(5317.52mil,1015.59mil) on Top Overlay And Pad Q4_C6-2(5297.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5202.56mil,1015.59mil)(5228.544mil,1015.59mil) on Top Overlay And Pad Q4_C6-3(5260.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5291.536mil,1015.59mil)(5317.52mil,1015.59mil) on Top Overlay And Pad Q4_C6-3(5260.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5291.536mil,1015.59mil)(5317.52mil,1015.59mil) on Top Overlay And Pad Q4_C6-3(5260.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5291.536mil,1015.59mil)(5317.52mil,1015.59mil) on Top Overlay And Pad Q4_C6-3(5260.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5079.292mil,840.316mil)(5079.292mil,892.284mil) on Top Overlay And Pad R16_C6-2(5120.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5160.788mil,840.316mil)(5160.788mil,892.284mil) on Top Overlay And Pad R16_C6-2(5120.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5079.292mil,840.316mil)(5160.788mil,840.316mil) on Top Overlay And Pad R16_C6-2(5120.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5079.292mil,927.716mil)(5079.292mil,979.686mil) on Top Overlay And Pad R16_C6-1(5120.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5160.788mil,927.716mil)(5160.788mil,979.686mil) on Top Overlay And Pad R16_C6-1(5120.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5079.292mil,979.686mil)(5160.788mil,979.686mil) on Top Overlay And Pad R16_C6-1(5120.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5329.724mil,819.252mil)(5329.724mil,900.748mil) on Top Overlay And Pad R15_C6-2(5295.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5277.756mil,819.252mil)(5329.724mil,819.252mil) on Top Overlay And Pad R15_C6-2(5295.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5277.756mil,900.748mil)(5329.724mil,900.748mil) on Top Overlay And Pad R15_C6-2(5295.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.354mil,819.252mil)(5190.354mil,900.748mil) on Top Overlay And Pad R15_C6-1(5225mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.354mil,819.252mil)(5242.322mil,819.252mil) on Top Overlay And Pad R15_C6-1(5225mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.354mil,900.748mil)(5242.322mil,900.748mil) on Top Overlay And Pad R15_C6-1(5225mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5614.724mil,1089.252mil)(5614.724mil,1170.748mil) on Top Overlay And Pad R20_C7-2(5580.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5562.756mil,1089.252mil)(5614.724mil,1089.252mil) on Top Overlay And Pad R20_C7-2(5580.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5562.756mil,1170.748mil)(5614.724mil,1170.748mil) on Top Overlay And Pad R20_C7-2(5580.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5475.354mil,1089.252mil)(5475.354mil,1170.748mil) on Top Overlay And Pad R20_C7-1(5510mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5475.354mil,1089.252mil)(5527.322mil,1089.252mil) on Top Overlay And Pad R20_C7-1(5510mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5475.354mil,1170.748mil)(5527.322mil,1170.748mil) on Top Overlay And Pad R20_C7-1(5510mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.354mil,544.252mil)(5450.354mil,625.748mil) on Top Overlay And Pad R19_C7-2(5485mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.354mil,544.252mil)(5502.322mil,544.252mil) on Top Overlay And Pad R19_C7-2(5485mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.354mil,625.748mil)(5502.322mil,625.748mil) on Top Overlay And Pad R19_C7-2(5485mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5589.724mil,544.252mil)(5589.724mil,625.748mil) on Top Overlay And Pad R19_C7-1(5555.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5537.756mil,544.252mil)(5589.724mil,544.252mil) on Top Overlay And Pad R19_C7-1(5555.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5537.756mil,625.748mil)(5589.724mil,625.748mil) on Top Overlay And Pad R19_C7-1(5555.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5379.292mil,1005.316mil)(5379.292mil,1057.284mil) on Top Overlay And Pad R18_C7-2(5420.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5460.788mil,1005.316mil)(5460.788mil,1057.284mil) on Top Overlay And Pad R18_C7-2(5420.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5379.292mil,1005.316mil)(5460.788mil,1005.316mil) on Top Overlay And Pad R18_C7-2(5420.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5379.292mil,1092.716mil)(5379.292mil,1144.686mil) on Top Overlay And Pad R18_C7-1(5420.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5460.788mil,1092.716mil)(5460.788mil,1144.686mil) on Top Overlay And Pad R18_C7-1(5420.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5379.292mil,1144.686mil)(5460.788mil,1144.686mil) on Top Overlay And Pad R18_C7-1(5420.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5508.228mil,689.566mil)(5531.85mil,689.566mil) on Top Overlay And Pad Q5_C7-1(5482.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5462.56mil,718.504mil)(5462.56mil,750.59mil) on Top Overlay And Pad Q5_C7-1(5482.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5508.228mil,689.566mil)(5531.85mil,689.566mil) on Top Overlay And Pad Q5_C7-2(5557.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5577.52mil,718.504mil)(5577.52mil,750.59mil) on Top Overlay And Pad Q5_C7-2(5557.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5551.536mil,750.59mil)(5577.52mil,750.59mil) on Top Overlay And Pad Q5_C7-3(5520.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5551.536mil,750.59mil)(5577.52mil,750.59mil) on Top Overlay And Pad Q5_C7-3(5520.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5551.536mil,750.59mil)(5577.52mil,750.59mil) on Top Overlay And Pad Q5_C7-3(5520.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5462.56mil,750.59mil)(5488.544mil,750.59mil) on Top Overlay And Pad Q5_C7-3(5520.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5444.292mil,380.316mil)(5444.292mil,432.284mil) on Top Overlay And Pad R17_C7-2(5485.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5525.788mil,380.316mil)(5525.788mil,432.284mil) on Top Overlay And Pad R17_C7-2(5485.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5444.292mil,380.316mil)(5525.788mil,380.316mil) on Top Overlay And Pad R17_C7-2(5485.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5444.292mil,467.716mil)(5444.292mil,519.686mil) on Top Overlay And Pad R17_C7-1(5485.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5525.788mil,467.716mil)(5525.788mil,519.686mil) on Top Overlay And Pad R17_C7-1(5485.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5444.292mil,519.686mil)(5525.788mil,519.686mil) on Top Overlay And Pad R17_C7-1(5485.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5497.56mil,983.504mil)(5497.56mil,1015.59mil) on Top Overlay And Pad Q4_C7-1(5517.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5543.228mil,954.566mil)(5566.85mil,954.566mil) on Top Overlay And Pad Q4_C7-1(5517.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5612.52mil,983.504mil)(5612.52mil,1015.59mil) on Top Overlay And Pad Q4_C7-2(5592.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5543.228mil,954.566mil)(5566.85mil,954.566mil) on Top Overlay And Pad Q4_C7-2(5592.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5497.56mil,1015.59mil)(5523.544mil,1015.59mil) on Top Overlay And Pad Q4_C7-3(5555.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5586.536mil,1015.59mil)(5612.52mil,1015.59mil) on Top Overlay And Pad Q4_C7-3(5555.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5586.536mil,1015.59mil)(5612.52mil,1015.59mil) on Top Overlay And Pad Q4_C7-3(5555.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5586.536mil,1015.59mil)(5612.52mil,1015.59mil) on Top Overlay And Pad Q4_C7-3(5555.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5374.292mil,840.316mil)(5374.292mil,892.284mil) on Top Overlay And Pad R16_C7-2(5415.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5455.788mil,840.316mil)(5455.788mil,892.284mil) on Top Overlay And Pad R16_C7-2(5415.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5374.292mil,840.316mil)(5455.788mil,840.316mil) on Top Overlay And Pad R16_C7-2(5415.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5374.292mil,927.716mil)(5374.292mil,979.686mil) on Top Overlay And Pad R16_C7-1(5415.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5455.788mil,927.716mil)(5455.788mil,979.686mil) on Top Overlay And Pad R16_C7-1(5415.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5374.292mil,979.686mil)(5455.788mil,979.686mil) on Top Overlay And Pad R16_C7-1(5415.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5572.756mil,819.252mil)(5624.724mil,819.252mil) on Top Overlay And Pad R15_C7-2(5590.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5572.756mil,900.748mil)(5624.724mil,900.748mil) on Top Overlay And Pad R15_C7-2(5590.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5624.724mil,819.252mil)(5624.724mil,900.748mil) on Top Overlay And Pad R15_C7-2(5590.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5485.354mil,819.252mil)(5537.322mil,819.252mil) on Top Overlay And Pad R15_C7-1(5520mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5485.354mil,900.748mil)(5537.322mil,900.748mil) on Top Overlay And Pad R15_C7-1(5520mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5485.354mil,819.252mil)(5485.354mil,900.748mil) on Top Overlay And Pad R15_C7-1(5520mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5914.724mil,1089.252mil)(5914.724mil,1170.748mil) on Top Overlay And Pad R20_C8-2(5880.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5862.756mil,1089.252mil)(5914.724mil,1089.252mil) on Top Overlay And Pad R20_C8-2(5880.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5862.756mil,1170.748mil)(5914.724mil,1170.748mil) on Top Overlay And Pad R20_C8-2(5880.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5775.354mil,1089.252mil)(5775.354mil,1170.748mil) on Top Overlay And Pad R20_C8-1(5810mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5775.354mil,1089.252mil)(5827.322mil,1089.252mil) on Top Overlay And Pad R20_C8-1(5810mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5775.354mil,1170.748mil)(5827.322mil,1170.748mil) on Top Overlay And Pad R20_C8-1(5810mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5750.354mil,544.252mil)(5750.354mil,625.748mil) on Top Overlay And Pad R19_C8-2(5785mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5750.354mil,544.252mil)(5802.322mil,544.252mil) on Top Overlay And Pad R19_C8-2(5785mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5750.354mil,625.748mil)(5802.322mil,625.748mil) on Top Overlay And Pad R19_C8-2(5785mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5889.724mil,544.252mil)(5889.724mil,625.748mil) on Top Overlay And Pad R19_C8-1(5855.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5837.756mil,544.252mil)(5889.724mil,544.252mil) on Top Overlay And Pad R19_C8-1(5855.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5837.756mil,625.748mil)(5889.724mil,625.748mil) on Top Overlay And Pad R19_C8-1(5855.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5679.292mil,1005.316mil)(5679.292mil,1057.284mil) on Top Overlay And Pad R18_C8-2(5720.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5760.788mil,1005.316mil)(5760.788mil,1057.284mil) on Top Overlay And Pad R18_C8-2(5720.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5679.292mil,1005.316mil)(5760.788mil,1005.316mil) on Top Overlay And Pad R18_C8-2(5720.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5679.292mil,1092.716mil)(5679.292mil,1144.686mil) on Top Overlay And Pad R18_C8-1(5720.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5760.788mil,1092.716mil)(5760.788mil,1144.686mil) on Top Overlay And Pad R18_C8-1(5720.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5679.292mil,1144.686mil)(5760.788mil,1144.686mil) on Top Overlay And Pad R18_C8-1(5720.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5808.228mil,689.566mil)(5831.85mil,689.566mil) on Top Overlay And Pad Q5_C8-1(5782.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5762.56mil,718.504mil)(5762.56mil,750.59mil) on Top Overlay And Pad Q5_C8-1(5782.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5808.228mil,689.566mil)(5831.85mil,689.566mil) on Top Overlay And Pad Q5_C8-2(5857.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5877.52mil,718.504mil)(5877.52mil,750.59mil) on Top Overlay And Pad Q5_C8-2(5857.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5762.56mil,750.59mil)(5788.544mil,750.59mil) on Top Overlay And Pad Q5_C8-3(5820.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5851.536mil,750.59mil)(5877.52mil,750.59mil) on Top Overlay And Pad Q5_C8-3(5820.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5851.536mil,750.59mil)(5877.52mil,750.59mil) on Top Overlay And Pad Q5_C8-3(5820.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5851.536mil,750.59mil)(5877.52mil,750.59mil) on Top Overlay And Pad Q5_C8-3(5820.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5744.292mil,380.316mil)(5744.292mil,432.284mil) on Top Overlay And Pad R17_C8-2(5785.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5825.788mil,380.316mil)(5825.788mil,432.284mil) on Top Overlay And Pad R17_C8-2(5785.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5744.292mil,380.316mil)(5825.788mil,380.316mil) on Top Overlay And Pad R17_C8-2(5785.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5744.292mil,467.716mil)(5744.292mil,519.686mil) on Top Overlay And Pad R17_C8-1(5785.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5825.788mil,467.716mil)(5825.788mil,519.686mil) on Top Overlay And Pad R17_C8-1(5785.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5744.292mil,519.686mil)(5825.788mil,519.686mil) on Top Overlay And Pad R17_C8-1(5785.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5843.228mil,954.566mil)(5866.85mil,954.566mil) on Top Overlay And Pad Q4_C8-1(5817.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5797.56mil,983.504mil)(5797.56mil,1015.59mil) on Top Overlay And Pad Q4_C8-1(5817.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5843.228mil,954.566mil)(5866.85mil,954.566mil) on Top Overlay And Pad Q4_C8-2(5892.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5912.52mil,983.504mil)(5912.52mil,1015.59mil) on Top Overlay And Pad Q4_C8-2(5892.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5886.536mil,1015.59mil)(5912.52mil,1015.59mil) on Top Overlay And Pad Q4_C8-3(5855.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5886.536mil,1015.59mil)(5912.52mil,1015.59mil) on Top Overlay And Pad Q4_C8-3(5855.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5886.536mil,1015.59mil)(5912.52mil,1015.59mil) on Top Overlay And Pad Q4_C8-3(5855.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5797.56mil,1015.59mil)(5823.544mil,1015.59mil) on Top Overlay And Pad Q4_C8-3(5855.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5674.292mil,840.316mil)(5674.292mil,892.284mil) on Top Overlay And Pad R16_C8-2(5715.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5755.788mil,840.316mil)(5755.788mil,892.284mil) on Top Overlay And Pad R16_C8-2(5715.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5674.292mil,840.316mil)(5755.788mil,840.316mil) on Top Overlay And Pad R16_C8-2(5715.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5674.292mil,927.716mil)(5674.292mil,979.686mil) on Top Overlay And Pad R16_C8-1(5715.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5755.788mil,927.716mil)(5755.788mil,979.686mil) on Top Overlay And Pad R16_C8-1(5715.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5674.292mil,979.686mil)(5755.788mil,979.686mil) on Top Overlay And Pad R16_C8-1(5715.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5924.724mil,819.252mil)(5924.724mil,900.748mil) on Top Overlay And Pad R15_C8-2(5890.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5872.756mil,819.252mil)(5924.724mil,819.252mil) on Top Overlay And Pad R15_C8-2(5890.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5872.756mil,900.748mil)(5924.724mil,900.748mil) on Top Overlay And Pad R15_C8-2(5890.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5785.354mil,819.252mil)(5785.354mil,900.748mil) on Top Overlay And Pad R15_C8-1(5820mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5785.354mil,819.252mil)(5837.322mil,819.252mil) on Top Overlay And Pad R15_C8-1(5820mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5785.354mil,900.748mil)(5837.322mil,900.748mil) on Top Overlay And Pad R15_C8-1(5820mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6214.724mil,1089.252mil)(6214.724mil,1170.748mil) on Top Overlay And Pad R20_C9-2(6180.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6162.756mil,1089.252mil)(6214.724mil,1089.252mil) on Top Overlay And Pad R20_C9-2(6180.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6162.756mil,1170.748mil)(6214.724mil,1170.748mil) on Top Overlay And Pad R20_C9-2(6180.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6075.354mil,1089.252mil)(6075.354mil,1170.748mil) on Top Overlay And Pad R20_C9-1(6110mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6075.354mil,1089.252mil)(6127.322mil,1089.252mil) on Top Overlay And Pad R20_C9-1(6110mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6075.354mil,1170.748mil)(6127.322mil,1170.748mil) on Top Overlay And Pad R20_C9-1(6110mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6050.354mil,544.252mil)(6102.322mil,544.252mil) on Top Overlay And Pad R19_C9-2(6085mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6050.354mil,625.748mil)(6102.322mil,625.748mil) on Top Overlay And Pad R19_C9-2(6085mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6050.354mil,544.252mil)(6050.354mil,625.748mil) on Top Overlay And Pad R19_C9-2(6085mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6137.756mil,544.252mil)(6189.724mil,544.252mil) on Top Overlay And Pad R19_C9-1(6155.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6137.756mil,625.748mil)(6189.724mil,625.748mil) on Top Overlay And Pad R19_C9-1(6155.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6189.724mil,544.252mil)(6189.724mil,625.748mil) on Top Overlay And Pad R19_C9-1(6155.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5979.292mil,1005.316mil)(5979.292mil,1057.284mil) on Top Overlay And Pad R18_C9-2(6020.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6060.788mil,1005.316mil)(6060.788mil,1057.284mil) on Top Overlay And Pad R18_C9-2(6020.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5979.292mil,1005.316mil)(6060.788mil,1005.316mil) on Top Overlay And Pad R18_C9-2(6020.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5979.292mil,1092.716mil)(5979.292mil,1144.686mil) on Top Overlay And Pad R18_C9-1(6020.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6060.788mil,1092.716mil)(6060.788mil,1144.686mil) on Top Overlay And Pad R18_C9-1(6020.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5979.292mil,1144.686mil)(6060.788mil,1144.686mil) on Top Overlay And Pad R18_C9-1(6020.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6062.56mil,718.504mil)(6062.56mil,750.59mil) on Top Overlay And Pad Q5_C9-1(6082.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6108.228mil,689.566mil)(6131.85mil,689.566mil) on Top Overlay And Pad Q5_C9-1(6082.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6177.52mil,718.504mil)(6177.52mil,750.59mil) on Top Overlay And Pad Q5_C9-2(6157.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6108.228mil,689.566mil)(6131.85mil,689.566mil) on Top Overlay And Pad Q5_C9-2(6157.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6062.56mil,750.59mil)(6088.544mil,750.59mil) on Top Overlay And Pad Q5_C9-3(6120.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6151.536mil,750.59mil)(6177.52mil,750.59mil) on Top Overlay And Pad Q5_C9-3(6120.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6151.536mil,750.59mil)(6177.52mil,750.59mil) on Top Overlay And Pad Q5_C9-3(6120.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6151.536mil,750.59mil)(6177.52mil,750.59mil) on Top Overlay And Pad Q5_C9-3(6120.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6044.292mil,380.316mil)(6044.292mil,432.284mil) on Top Overlay And Pad R17_C9-2(6085.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6125.788mil,380.316mil)(6125.788mil,432.284mil) on Top Overlay And Pad R17_C9-2(6085.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6044.292mil,380.316mil)(6125.788mil,380.316mil) on Top Overlay And Pad R17_C9-2(6085.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6044.292mil,467.716mil)(6044.292mil,519.686mil) on Top Overlay And Pad R17_C9-1(6085.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6125.788mil,467.716mil)(6125.788mil,519.686mil) on Top Overlay And Pad R17_C9-1(6085.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6044.292mil,519.686mil)(6125.788mil,519.686mil) on Top Overlay And Pad R17_C9-1(6085.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6143.228mil,954.566mil)(6166.85mil,954.566mil) on Top Overlay And Pad Q4_C9-1(6117.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6097.56mil,983.504mil)(6097.56mil,1015.59mil) on Top Overlay And Pad Q4_C9-1(6117.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6143.228mil,954.566mil)(6166.85mil,954.566mil) on Top Overlay And Pad Q4_C9-2(6192.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6212.52mil,983.504mil)(6212.52mil,1015.59mil) on Top Overlay And Pad Q4_C9-2(6192.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6186.536mil,1015.59mil)(6212.52mil,1015.59mil) on Top Overlay And Pad Q4_C9-3(6155.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6186.536mil,1015.59mil)(6212.52mil,1015.59mil) on Top Overlay And Pad Q4_C9-3(6155.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6186.536mil,1015.59mil)(6212.52mil,1015.59mil) on Top Overlay And Pad Q4_C9-3(6155.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6097.56mil,1015.59mil)(6123.544mil,1015.59mil) on Top Overlay And Pad Q4_C9-3(6155.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5974.292mil,840.316mil)(5974.292mil,892.284mil) on Top Overlay And Pad R16_C9-2(6015.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6055.788mil,840.316mil)(6055.788mil,892.284mil) on Top Overlay And Pad R16_C9-2(6015.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5974.292mil,840.316mil)(6055.788mil,840.316mil) on Top Overlay And Pad R16_C9-2(6015.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5974.292mil,927.716mil)(5974.292mil,979.686mil) on Top Overlay And Pad R16_C9-1(6015.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6055.788mil,927.716mil)(6055.788mil,979.686mil) on Top Overlay And Pad R16_C9-1(6015.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5974.292mil,979.686mil)(6055.788mil,979.686mil) on Top Overlay And Pad R16_C9-1(6015.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6224.724mil,819.252mil)(6224.724mil,900.748mil) on Top Overlay And Pad R15_C9-2(6190.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6172.756mil,819.252mil)(6224.724mil,819.252mil) on Top Overlay And Pad R15_C9-2(6190.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6172.756mil,900.748mil)(6224.724mil,900.748mil) on Top Overlay And Pad R15_C9-2(6190.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6085.354mil,819.252mil)(6085.354mil,900.748mil) on Top Overlay And Pad R15_C9-1(6120mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6085.354mil,819.252mil)(6137.322mil,819.252mil) on Top Overlay And Pad R15_C9-1(6120mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6085.354mil,900.748mil)(6137.322mil,900.748mil) on Top Overlay And Pad R15_C9-1(6120mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6457.756mil,1089.252mil)(6509.724mil,1089.252mil) on Top Overlay And Pad R20_C10-2(6475.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6457.756mil,1170.748mil)(6509.724mil,1170.748mil) on Top Overlay And Pad R20_C10-2(6475.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6509.724mil,1089.252mil)(6509.724mil,1170.748mil) on Top Overlay And Pad R20_C10-2(6475.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6370.354mil,1089.252mil)(6422.322mil,1089.252mil) on Top Overlay And Pad R20_C10-1(6405mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6370.354mil,1170.748mil)(6422.322mil,1170.748mil) on Top Overlay And Pad R20_C10-1(6405mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6370.354mil,1089.252mil)(6370.354mil,1170.748mil) on Top Overlay And Pad R20_C10-1(6405mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6345.354mil,544.252mil)(6345.354mil,625.748mil) on Top Overlay And Pad R19_C10-2(6380mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6345.354mil,544.252mil)(6397.322mil,544.252mil) on Top Overlay And Pad R19_C10-2(6380mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6345.354mil,625.748mil)(6397.322mil,625.748mil) on Top Overlay And Pad R19_C10-2(6380mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6484.724mil,544.252mil)(6484.724mil,625.748mil) on Top Overlay And Pad R19_C10-1(6450.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6432.756mil,544.252mil)(6484.724mil,544.252mil) on Top Overlay And Pad R19_C10-1(6450.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6432.756mil,625.748mil)(6484.724mil,625.748mil) on Top Overlay And Pad R19_C10-1(6450.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6274.292mil,1005.316mil)(6274.292mil,1057.284mil) on Top Overlay And Pad R18_C10-2(6315.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6355.788mil,1005.316mil)(6355.788mil,1057.284mil) on Top Overlay And Pad R18_C10-2(6315.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6274.292mil,1005.316mil)(6355.788mil,1005.316mil) on Top Overlay And Pad R18_C10-2(6315.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6274.292mil,1092.716mil)(6274.292mil,1144.686mil) on Top Overlay And Pad R18_C10-1(6315.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6355.788mil,1092.716mil)(6355.788mil,1144.686mil) on Top Overlay And Pad R18_C10-1(6315.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6274.292mil,1144.686mil)(6355.788mil,1144.686mil) on Top Overlay And Pad R18_C10-1(6315.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6403.228mil,689.566mil)(6426.85mil,689.566mil) on Top Overlay And Pad Q5_C10-1(6377.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6357.56mil,718.504mil)(6357.56mil,750.59mil) on Top Overlay And Pad Q5_C10-1(6377.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6403.228mil,689.566mil)(6426.85mil,689.566mil) on Top Overlay And Pad Q5_C10-2(6452.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6472.52mil,718.504mil)(6472.52mil,750.59mil) on Top Overlay And Pad Q5_C10-2(6452.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6357.56mil,750.59mil)(6383.544mil,750.59mil) on Top Overlay And Pad Q5_C10-3(6415.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6446.536mil,750.59mil)(6472.52mil,750.59mil) on Top Overlay And Pad Q5_C10-3(6415.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6446.536mil,750.59mil)(6472.52mil,750.59mil) on Top Overlay And Pad Q5_C10-3(6415.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6446.536mil,750.59mil)(6472.52mil,750.59mil) on Top Overlay And Pad Q5_C10-3(6415.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6339.292mil,380.316mil)(6339.292mil,432.284mil) on Top Overlay And Pad R17_C10-2(6380.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6420.788mil,380.316mil)(6420.788mil,432.284mil) on Top Overlay And Pad R17_C10-2(6380.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6339.292mil,380.316mil)(6420.788mil,380.316mil) on Top Overlay And Pad R17_C10-2(6380.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6339.292mil,467.716mil)(6339.292mil,519.686mil) on Top Overlay And Pad R17_C10-1(6380.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6420.788mil,467.716mil)(6420.788mil,519.686mil) on Top Overlay And Pad R17_C10-1(6380.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6339.292mil,519.686mil)(6420.788mil,519.686mil) on Top Overlay And Pad R17_C10-1(6380.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6392.56mil,983.504mil)(6392.56mil,1015.59mil) on Top Overlay And Pad Q4_C10-1(6412.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6438.228mil,954.566mil)(6461.85mil,954.566mil) on Top Overlay And Pad Q4_C10-1(6412.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6507.52mil,983.504mil)(6507.52mil,1015.59mil) on Top Overlay And Pad Q4_C10-2(6487.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6438.228mil,954.566mil)(6461.85mil,954.566mil) on Top Overlay And Pad Q4_C10-2(6487.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6392.56mil,1015.59mil)(6418.544mil,1015.59mil) on Top Overlay And Pad Q4_C10-3(6450.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6481.536mil,1015.59mil)(6507.52mil,1015.59mil) on Top Overlay And Pad Q4_C10-3(6450.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6481.536mil,1015.59mil)(6507.52mil,1015.59mil) on Top Overlay And Pad Q4_C10-3(6450.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6481.536mil,1015.59mil)(6507.52mil,1015.59mil) on Top Overlay And Pad Q4_C10-3(6450.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6269.292mil,840.316mil)(6269.292mil,892.284mil) on Top Overlay And Pad R16_C10-2(6310.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6350.788mil,840.316mil)(6350.788mil,892.284mil) on Top Overlay And Pad R16_C10-2(6310.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6269.292mil,840.316mil)(6350.788mil,840.316mil) on Top Overlay And Pad R16_C10-2(6310.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6269.292mil,927.716mil)(6269.292mil,979.686mil) on Top Overlay And Pad R16_C10-1(6310.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6350.788mil,927.716mil)(6350.788mil,979.686mil) on Top Overlay And Pad R16_C10-1(6310.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6269.292mil,979.686mil)(6350.788mil,979.686mil) on Top Overlay And Pad R16_C10-1(6310.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6467.756mil,819.252mil)(6519.724mil,819.252mil) on Top Overlay And Pad R15_C10-2(6485.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6467.756mil,900.748mil)(6519.724mil,900.748mil) on Top Overlay And Pad R15_C10-2(6485.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6519.724mil,819.252mil)(6519.724mil,900.748mil) on Top Overlay And Pad R15_C10-2(6485.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6380.354mil,819.252mil)(6432.322mil,819.252mil) on Top Overlay And Pad R15_C10-1(6415mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6380.354mil,900.748mil)(6432.322mil,900.748mil) on Top Overlay And Pad R15_C10-1(6415mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6380.354mil,819.252mil)(6380.354mil,900.748mil) on Top Overlay And Pad R15_C10-1(6415mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6804.724mil,1089.252mil)(6804.724mil,1170.748mil) on Top Overlay And Pad R20_C11-2(6770.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6752.756mil,1089.252mil)(6804.724mil,1089.252mil) on Top Overlay And Pad R20_C11-2(6770.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6752.756mil,1170.748mil)(6804.724mil,1170.748mil) on Top Overlay And Pad R20_C11-2(6770.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.354mil,1089.252mil)(6665.354mil,1170.748mil) on Top Overlay And Pad R20_C11-1(6700mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.354mil,1089.252mil)(6717.322mil,1089.252mil) on Top Overlay And Pad R20_C11-1(6700mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.354mil,1170.748mil)(6717.322mil,1170.748mil) on Top Overlay And Pad R20_C11-1(6700mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6640.354mil,544.252mil)(6640.354mil,625.748mil) on Top Overlay And Pad R19_C11-2(6675mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6640.354mil,544.252mil)(6692.322mil,544.252mil) on Top Overlay And Pad R19_C11-2(6675mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6640.354mil,625.748mil)(6692.322mil,625.748mil) on Top Overlay And Pad R19_C11-2(6675mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6779.724mil,544.252mil)(6779.724mil,625.748mil) on Top Overlay And Pad R19_C11-1(6745.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6727.756mil,544.252mil)(6779.724mil,544.252mil) on Top Overlay And Pad R19_C11-1(6745.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6727.756mil,625.748mil)(6779.724mil,625.748mil) on Top Overlay And Pad R19_C11-1(6745.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6569.292mil,1005.316mil)(6569.292mil,1057.284mil) on Top Overlay And Pad R18_C11-2(6610.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6650.788mil,1005.316mil)(6650.788mil,1057.284mil) on Top Overlay And Pad R18_C11-2(6610.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6569.292mil,1005.316mil)(6650.788mil,1005.316mil) on Top Overlay And Pad R18_C11-2(6610.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6569.292mil,1092.716mil)(6569.292mil,1144.686mil) on Top Overlay And Pad R18_C11-1(6610.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6650.788mil,1092.716mil)(6650.788mil,1144.686mil) on Top Overlay And Pad R18_C11-1(6610.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6569.292mil,1144.686mil)(6650.788mil,1144.686mil) on Top Overlay And Pad R18_C11-1(6610.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6698.228mil,689.566mil)(6721.85mil,689.566mil) on Top Overlay And Pad Q5_C11-1(6672.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6652.56mil,718.504mil)(6652.56mil,750.59mil) on Top Overlay And Pad Q5_C11-1(6672.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6698.228mil,689.566mil)(6721.85mil,689.566mil) on Top Overlay And Pad Q5_C11-2(6747.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6767.52mil,718.504mil)(6767.52mil,750.59mil) on Top Overlay And Pad Q5_C11-2(6747.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6652.56mil,750.59mil)(6678.544mil,750.59mil) on Top Overlay And Pad Q5_C11-3(6710.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6741.536mil,750.59mil)(6767.52mil,750.59mil) on Top Overlay And Pad Q5_C11-3(6710.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6741.536mil,750.59mil)(6767.52mil,750.59mil) on Top Overlay And Pad Q5_C11-3(6710.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6741.536mil,750.59mil)(6767.52mil,750.59mil) on Top Overlay And Pad Q5_C11-3(6710.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6634.292mil,380.316mil)(6634.292mil,432.284mil) on Top Overlay And Pad R17_C11-2(6675.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6715.788mil,380.316mil)(6715.788mil,432.284mil) on Top Overlay And Pad R17_C11-2(6675.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6634.292mil,380.316mil)(6715.788mil,380.316mil) on Top Overlay And Pad R17_C11-2(6675.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6634.292mil,467.716mil)(6634.292mil,519.686mil) on Top Overlay And Pad R17_C11-1(6675.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6715.788mil,467.716mil)(6715.788mil,519.686mil) on Top Overlay And Pad R17_C11-1(6675.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6634.292mil,519.686mil)(6715.788mil,519.686mil) on Top Overlay And Pad R17_C11-1(6675.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6733.228mil,954.566mil)(6756.85mil,954.566mil) on Top Overlay And Pad Q4_C11-1(6707.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6687.56mil,983.504mil)(6687.56mil,1015.59mil) on Top Overlay And Pad Q4_C11-1(6707.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6802.52mil,983.504mil)(6802.52mil,1015.59mil) on Top Overlay And Pad Q4_C11-2(6782.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6733.228mil,954.566mil)(6756.85mil,954.566mil) on Top Overlay And Pad Q4_C11-2(6782.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6776.536mil,1015.59mil)(6802.52mil,1015.59mil) on Top Overlay And Pad Q4_C11-3(6745.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6776.536mil,1015.59mil)(6802.52mil,1015.59mil) on Top Overlay And Pad Q4_C11-3(6745.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6776.536mil,1015.59mil)(6802.52mil,1015.59mil) on Top Overlay And Pad Q4_C11-3(6745.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6687.56mil,1015.59mil)(6713.544mil,1015.59mil) on Top Overlay And Pad Q4_C11-3(6745.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6564.292mil,840.316mil)(6564.292mil,892.284mil) on Top Overlay And Pad R16_C11-2(6605.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6645.788mil,840.316mil)(6645.788mil,892.284mil) on Top Overlay And Pad R16_C11-2(6605.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6564.292mil,840.316mil)(6645.788mil,840.316mil) on Top Overlay And Pad R16_C11-2(6605.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6564.292mil,927.716mil)(6564.292mil,979.686mil) on Top Overlay And Pad R16_C11-1(6605.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6645.788mil,927.716mil)(6645.788mil,979.686mil) on Top Overlay And Pad R16_C11-1(6605.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6564.292mil,979.686mil)(6645.788mil,979.686mil) on Top Overlay And Pad R16_C11-1(6605.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6814.724mil,819.252mil)(6814.724mil,900.748mil) on Top Overlay And Pad R15_C11-2(6780.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6762.756mil,819.252mil)(6814.724mil,819.252mil) on Top Overlay And Pad R15_C11-2(6780.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6762.756mil,900.748mil)(6814.724mil,900.748mil) on Top Overlay And Pad R15_C11-2(6780.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6675.354mil,819.252mil)(6675.354mil,900.748mil) on Top Overlay And Pad R15_C11-1(6710mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6675.354mil,819.252mil)(6727.322mil,819.252mil) on Top Overlay And Pad R15_C11-1(6710mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6675.354mil,900.748mil)(6727.322mil,900.748mil) on Top Overlay And Pad R15_C11-1(6710mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7094.724mil,1089.252mil)(7094.724mil,1170.748mil) on Top Overlay And Pad R20_C12-2(7060.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7042.756mil,1089.252mil)(7094.724mil,1089.252mil) on Top Overlay And Pad R20_C12-2(7060.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7042.756mil,1170.748mil)(7094.724mil,1170.748mil) on Top Overlay And Pad R20_C12-2(7060.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6955.354mil,1089.252mil)(6955.354mil,1170.748mil) on Top Overlay And Pad R20_C12-1(6990mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6955.354mil,1089.252mil)(7007.322mil,1089.252mil) on Top Overlay And Pad R20_C12-1(6990mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6955.354mil,1170.748mil)(7007.322mil,1170.748mil) on Top Overlay And Pad R20_C12-1(6990mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6930.354mil,544.252mil)(6982.322mil,544.252mil) on Top Overlay And Pad R19_C12-2(6965mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6930.354mil,625.748mil)(6982.322mil,625.748mil) on Top Overlay And Pad R19_C12-2(6965mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6930.354mil,544.252mil)(6930.354mil,625.748mil) on Top Overlay And Pad R19_C12-2(6965mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7017.756mil,544.252mil)(7069.724mil,544.252mil) on Top Overlay And Pad R19_C12-1(7035.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7017.756mil,625.748mil)(7069.724mil,625.748mil) on Top Overlay And Pad R19_C12-1(7035.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7069.724mil,544.252mil)(7069.724mil,625.748mil) on Top Overlay And Pad R19_C12-1(7035.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6859.292mil,1005.316mil)(6859.292mil,1057.284mil) on Top Overlay And Pad R18_C12-2(6900.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6940.788mil,1005.316mil)(6940.788mil,1057.284mil) on Top Overlay And Pad R18_C12-2(6900.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6859.292mil,1005.316mil)(6940.788mil,1005.316mil) on Top Overlay And Pad R18_C12-2(6900.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6859.292mil,1092.716mil)(6859.292mil,1144.686mil) on Top Overlay And Pad R18_C12-1(6900.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6940.788mil,1092.716mil)(6940.788mil,1144.686mil) on Top Overlay And Pad R18_C12-1(6900.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6859.292mil,1144.686mil)(6940.788mil,1144.686mil) on Top Overlay And Pad R18_C12-1(6900.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6942.56mil,718.504mil)(6942.56mil,750.59mil) on Top Overlay And Pad Q5_C12-1(6962.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6988.228mil,689.566mil)(7011.85mil,689.566mil) on Top Overlay And Pad Q5_C12-1(6962.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7057.52mil,718.504mil)(7057.52mil,750.59mil) on Top Overlay And Pad Q5_C12-2(7037.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6988.228mil,689.566mil)(7011.85mil,689.566mil) on Top Overlay And Pad Q5_C12-2(7037.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6942.56mil,750.59mil)(6968.544mil,750.59mil) on Top Overlay And Pad Q5_C12-3(7000.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7031.536mil,750.59mil)(7057.52mil,750.59mil) on Top Overlay And Pad Q5_C12-3(7000.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7031.536mil,750.59mil)(7057.52mil,750.59mil) on Top Overlay And Pad Q5_C12-3(7000.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7031.536mil,750.59mil)(7057.52mil,750.59mil) on Top Overlay And Pad Q5_C12-3(7000.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6924.292mil,380.316mil)(6924.292mil,432.284mil) on Top Overlay And Pad R17_C12-2(6965.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7005.788mil,380.316mil)(7005.788mil,432.284mil) on Top Overlay And Pad R17_C12-2(6965.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6924.292mil,380.316mil)(7005.788mil,380.316mil) on Top Overlay And Pad R17_C12-2(6965.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6924.292mil,467.716mil)(6924.292mil,519.686mil) on Top Overlay And Pad R17_C12-1(6965.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7005.788mil,467.716mil)(7005.788mil,519.686mil) on Top Overlay And Pad R17_C12-1(6965.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6924.292mil,519.686mil)(7005.788mil,519.686mil) on Top Overlay And Pad R17_C12-1(6965.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7023.228mil,954.566mil)(7046.85mil,954.566mil) on Top Overlay And Pad Q4_C12-1(6997.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6977.56mil,983.504mil)(6977.56mil,1015.59mil) on Top Overlay And Pad Q4_C12-1(6997.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7023.228mil,954.566mil)(7046.85mil,954.566mil) on Top Overlay And Pad Q4_C12-2(7072.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7092.52mil,983.504mil)(7092.52mil,1015.59mil) on Top Overlay And Pad Q4_C12-2(7072.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6977.56mil,1015.59mil)(7003.544mil,1015.59mil) on Top Overlay And Pad Q4_C12-3(7035.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7066.536mil,1015.59mil)(7092.52mil,1015.59mil) on Top Overlay And Pad Q4_C12-3(7035.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7066.536mil,1015.59mil)(7092.52mil,1015.59mil) on Top Overlay And Pad Q4_C12-3(7035.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7066.536mil,1015.59mil)(7092.52mil,1015.59mil) on Top Overlay And Pad Q4_C12-3(7035.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6854.292mil,840.316mil)(6854.292mil,892.284mil) on Top Overlay And Pad R16_C12-2(6895.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6935.788mil,840.316mil)(6935.788mil,892.284mil) on Top Overlay And Pad R16_C12-2(6895.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6854.292mil,840.316mil)(6935.788mil,840.316mil) on Top Overlay And Pad R16_C12-2(6895.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6854.292mil,927.716mil)(6854.292mil,979.686mil) on Top Overlay And Pad R16_C12-1(6895.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6935.788mil,927.716mil)(6935.788mil,979.686mil) on Top Overlay And Pad R16_C12-1(6895.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6854.292mil,979.686mil)(6935.788mil,979.686mil) on Top Overlay And Pad R16_C12-1(6895.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7104.724mil,819.252mil)(7104.724mil,900.748mil) on Top Overlay And Pad R15_C12-2(7070.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7052.756mil,819.252mil)(7104.724mil,819.252mil) on Top Overlay And Pad R15_C12-2(7070.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7052.756mil,900.748mil)(7104.724mil,900.748mil) on Top Overlay And Pad R15_C12-2(7070.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6965.354mil,819.252mil)(6965.354mil,900.748mil) on Top Overlay And Pad R15_C12-1(7000mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6965.354mil,819.252mil)(7017.322mil,819.252mil) on Top Overlay And Pad R15_C12-1(7000mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6965.354mil,900.748mil)(7017.322mil,900.748mil) on Top Overlay And Pad R15_C12-1(7000mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7332.756mil,1089.252mil)(7384.724mil,1089.252mil) on Top Overlay And Pad R20_C13-2(7350.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7332.756mil,1170.748mil)(7384.724mil,1170.748mil) on Top Overlay And Pad R20_C13-2(7350.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7384.724mil,1089.252mil)(7384.724mil,1170.748mil) on Top Overlay And Pad R20_C13-2(7350.078mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7245.354mil,1089.252mil)(7297.322mil,1089.252mil) on Top Overlay And Pad R20_C13-1(7280mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7245.354mil,1170.748mil)(7297.322mil,1170.748mil) on Top Overlay And Pad R20_C13-1(7280mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7245.354mil,1089.252mil)(7245.354mil,1170.748mil) on Top Overlay And Pad R20_C13-1(7280mil,1130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7220.354mil,544.252mil)(7220.354mil,625.748mil) on Top Overlay And Pad R19_C13-2(7255mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7220.354mil,544.252mil)(7272.322mil,544.252mil) on Top Overlay And Pad R19_C13-2(7255mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7220.354mil,625.748mil)(7272.322mil,625.748mil) on Top Overlay And Pad R19_C13-2(7255mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7359.724mil,544.252mil)(7359.724mil,625.748mil) on Top Overlay And Pad R19_C13-1(7325.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7307.756mil,544.252mil)(7359.724mil,544.252mil) on Top Overlay And Pad R19_C13-1(7325.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7307.756mil,625.748mil)(7359.724mil,625.748mil) on Top Overlay And Pad R19_C13-1(7325.078mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7149.292mil,1005.316mil)(7149.292mil,1057.284mil) on Top Overlay And Pad R18_C13-2(7190.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7230.788mil,1005.316mil)(7230.788mil,1057.284mil) on Top Overlay And Pad R18_C13-2(7190.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7149.292mil,1005.316mil)(7230.788mil,1005.316mil) on Top Overlay And Pad R18_C13-2(7190.04mil,1039.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7149.292mil,1092.716mil)(7149.292mil,1144.686mil) on Top Overlay And Pad R18_C13-1(7190.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7230.788mil,1092.716mil)(7230.788mil,1144.686mil) on Top Overlay And Pad R18_C13-1(7190.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7149.292mil,1144.686mil)(7230.788mil,1144.686mil) on Top Overlay And Pad R18_C13-1(7190.04mil,1110.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7278.228mil,689.566mil)(7301.85mil,689.566mil) on Top Overlay And Pad Q5_C13-1(7252.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7232.56mil,718.504mil)(7232.56mil,750.59mil) on Top Overlay And Pad Q5_C13-1(7252.638mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7278.228mil,689.566mil)(7301.85mil,689.566mil) on Top Overlay And Pad Q5_C13-2(7327.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7347.52mil,718.504mil)(7347.52mil,750.59mil) on Top Overlay And Pad Q5_C13-2(7327.442mil,675.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7321.536mil,750.59mil)(7347.52mil,750.59mil) on Top Overlay And Pad Q5_C13-3(7290.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7321.536mil,750.59mil)(7347.52mil,750.59mil) on Top Overlay And Pad Q5_C13-3(7290.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7321.536mil,750.59mil)(7347.52mil,750.59mil) on Top Overlay And Pad Q5_C13-3(7290.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7232.56mil,750.59mil)(7258.544mil,750.59mil) on Top Overlay And Pad Q5_C13-3(7290.04mil,774.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7214.292mil,380.316mil)(7214.292mil,432.284mil) on Top Overlay And Pad R17_C13-2(7255.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7295.788mil,380.316mil)(7295.788mil,432.284mil) on Top Overlay And Pad R17_C13-2(7255.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7214.292mil,380.316mil)(7295.788mil,380.316mil) on Top Overlay And Pad R17_C13-2(7255.04mil,414.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7214.292mil,467.716mil)(7214.292mil,519.686mil) on Top Overlay And Pad R17_C13-1(7255.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7295.788mil,467.716mil)(7295.788mil,519.686mil) on Top Overlay And Pad R17_C13-1(7255.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7214.292mil,519.686mil)(7295.788mil,519.686mil) on Top Overlay And Pad R17_C13-1(7255.04mil,485.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7267.56mil,983.504mil)(7267.56mil,1015.59mil) on Top Overlay And Pad Q4_C13-1(7287.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7313.228mil,954.566mil)(7336.85mil,954.566mil) on Top Overlay And Pad Q4_C13-1(7287.638mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (7382.52mil,983.504mil)(7382.52mil,1015.59mil) on Top Overlay And Pad Q4_C13-2(7362.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7313.228mil,954.566mil)(7336.85mil,954.566mil) on Top Overlay And Pad Q4_C13-2(7362.442mil,940.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7267.56mil,1015.59mil)(7293.544mil,1015.59mil) on Top Overlay And Pad Q4_C13-3(7325.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7356.536mil,1015.59mil)(7382.52mil,1015.59mil) on Top Overlay And Pad Q4_C13-3(7325.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7356.536mil,1015.59mil)(7382.52mil,1015.59mil) on Top Overlay And Pad Q4_C13-3(7325.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7356.536mil,1015.59mil)(7382.52mil,1015.59mil) on Top Overlay And Pad Q4_C13-3(7325.04mil,1039.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7144.292mil,840.316mil)(7144.292mil,892.284mil) on Top Overlay And Pad R16_C13-2(7185.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7225.788mil,840.316mil)(7225.788mil,892.284mil) on Top Overlay And Pad R16_C13-2(7185.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7144.292mil,840.316mil)(7225.788mil,840.316mil) on Top Overlay And Pad R16_C13-2(7185.04mil,874.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7144.292mil,927.716mil)(7144.292mil,979.686mil) on Top Overlay And Pad R16_C13-1(7185.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7225.788mil,927.716mil)(7225.788mil,979.686mil) on Top Overlay And Pad R16_C13-1(7185.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7144.292mil,979.686mil)(7225.788mil,979.686mil) on Top Overlay And Pad R16_C13-1(7185.04mil,945.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7342.756mil,819.252mil)(7394.724mil,819.252mil) on Top Overlay And Pad R15_C13-2(7360.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7342.756mil,900.748mil)(7394.724mil,900.748mil) on Top Overlay And Pad R15_C13-2(7360.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7394.724mil,819.252mil)(7394.724mil,900.748mil) on Top Overlay And Pad R15_C13-2(7360.078mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7255.354mil,819.252mil)(7307.322mil,819.252mil) on Top Overlay And Pad R15_C13-1(7290mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7255.354mil,900.748mil)(7307.322mil,900.748mil) on Top Overlay And Pad R15_C13-1(7290mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7255.354mil,819.252mil)(7255.354mil,900.748mil) on Top Overlay And Pad R15_C13-1(7290mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,1727.756mil)(909.252mil,1779.724mil) on Top Overlay And Pad R20_C1-2(950mil,1745.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (990.748mil,1727.756mil)(990.748mil,1779.724mil) on Top Overlay And Pad R20_C1-2(950mil,1745.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (909.252mil,1779.724mil)(990.748mil,1779.724mil) on Top Overlay And Pad R20_C1-2(950mil,1745.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,1640.354mil)(909.252mil,1692.324mil) on Top Overlay And Pad R20_C1-1(950mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (990.748mil,1640.354mil)(990.748mil,1692.324mil) on Top Overlay And Pad R20_C1-1(950mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,1640.354mil)(990.748mil,1640.354mil) on Top Overlay And Pad R20_C1-1(950mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,1615.354mil)(1454.252mil,1667.324mil) on Top Overlay And Pad R19_C1-2(1495mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.748mil,1615.354mil)(1535.748mil,1667.324mil) on Top Overlay And Pad R19_C1-2(1495mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,1615.354mil)(1535.748mil,1615.354mil) on Top Overlay And Pad R19_C1-2(1495mil,1650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,1702.756mil)(1454.252mil,1754.724mil) on Top Overlay And Pad R19_C1-1(1495mil,1720.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.748mil,1702.756mil)(1535.748mil,1754.724mil) on Top Overlay And Pad R19_C1-1(1495mil,1720.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1454.252mil,1754.724mil)(1535.748mil,1754.724mil) on Top Overlay And Pad R19_C1-1(1495mil,1720.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.716mil,1544.292mil)(1074.686mil,1544.292mil) on Top Overlay And Pad R18_C1-2(1040.04mil,1585.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.716mil,1625.788mil)(1074.686mil,1625.788mil) on Top Overlay And Pad R18_C1-2(1040.04mil,1585.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1074.686mil,1544.292mil)(1074.686mil,1625.788mil) on Top Overlay And Pad R18_C1-2(1040.04mil,1585.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.316mil,1544.292mil)(987.284mil,1544.292mil) on Top Overlay And Pad R18_C1-1(969.96mil,1585.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.316mil,1625.788mil)(987.284mil,1625.788mil) on Top Overlay And Pad R18_C1-1(969.96mil,1585.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (935.316mil,1544.292mil)(935.316mil,1625.788mil) on Top Overlay And Pad R18_C1-1(969.96mil,1585.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1390.434mil,1673.228mil)(1390.434mil,1696.85mil) on Top Overlay And Pad Q5_C1-1(1404.212mil,1647.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1329.41mil,1627.56mil)(1361.496mil,1627.56mil) on Top Overlay And Pad Q5_C1-1(1404.212mil,1647.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1390.434mil,1673.228mil)(1390.434mil,1696.85mil) on Top Overlay And Pad Q5_C1-2(1404.212mil,1722.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1329.41mil,1742.52mil)(1361.496mil,1742.52mil) on Top Overlay And Pad Q5_C1-2(1404.212mil,1722.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,1716.536mil)(1329.41mil,1742.52mil) on Top Overlay And Pad Q5_C1-3(1305.788mil,1685.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,1716.536mil)(1329.41mil,1742.52mil) on Top Overlay And Pad Q5_C1-3(1305.788mil,1685.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,1716.536mil)(1329.41mil,1742.52mil) on Top Overlay And Pad Q5_C1-3(1305.788mil,1685.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,1627.56mil)(1329.41mil,1653.544mil) on Top Overlay And Pad Q5_C1-3(1305.788mil,1685.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.716mil,1609.292mil)(1699.686mil,1609.292mil) on Top Overlay And Pad R17_C1-2(1665.04mil,1650.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.716mil,1690.788mil)(1699.686mil,1690.788mil) on Top Overlay And Pad R17_C1-2(1665.04mil,1650.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1699.686mil,1609.292mil)(1699.686mil,1690.788mil) on Top Overlay And Pad R17_C1-2(1665.04mil,1650.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1560.316mil,1609.292mil)(1560.316mil,1690.788mil) on Top Overlay And Pad R17_C1-1(1594.96mil,1650.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1560.316mil,1609.292mil)(1612.284mil,1609.292mil) on Top Overlay And Pad R17_C1-1(1594.96mil,1650.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1560.316mil,1690.788mil)(1612.284mil,1690.788mil) on Top Overlay And Pad R17_C1-1(1594.96mil,1650.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1125.434mil,1708.228mil)(1125.434mil,1731.85mil) on Top Overlay And Pad Q4_C1-1(1139.212mil,1682.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1064.41mil,1662.56mil)(1096.496mil,1662.56mil) on Top Overlay And Pad Q4_C1-1(1139.212mil,1682.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1125.434mil,1708.228mil)(1125.434mil,1731.85mil) on Top Overlay And Pad Q4_C1-2(1139.212mil,1757.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1064.41mil,1777.52mil)(1096.496mil,1777.52mil) on Top Overlay And Pad Q4_C1-2(1139.212mil,1757.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,1662.56mil)(1064.41mil,1688.544mil) on Top Overlay And Pad Q4_C1-3(1040.788mil,1720.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,1751.536mil)(1064.41mil,1777.52mil) on Top Overlay And Pad Q4_C1-3(1040.788mil,1720.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,1751.536mil)(1064.41mil,1777.52mil) on Top Overlay And Pad Q4_C1-3(1040.788mil,1720.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,1751.536mil)(1064.41mil,1777.52mil) on Top Overlay And Pad Q4_C1-3(1040.788mil,1720.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1187.716mil,1539.292mil)(1239.686mil,1539.292mil) on Top Overlay And Pad R16_C1-2(1205.04mil,1580.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1187.716mil,1620.788mil)(1239.686mil,1620.788mil) on Top Overlay And Pad R16_C1-2(1205.04mil,1580.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.686mil,1539.292mil)(1239.686mil,1620.788mil) on Top Overlay And Pad R16_C1-2(1205.04mil,1580.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.316mil,1539.292mil)(1152.284mil,1539.292mil) on Top Overlay And Pad R16_C1-1(1134.96mil,1580.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.316mil,1620.788mil)(1152.284mil,1620.788mil) on Top Overlay And Pad R16_C1-1(1134.96mil,1580.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1100.316mil,1539.292mil)(1100.316mil,1620.788mil) on Top Overlay And Pad R16_C1-1(1134.96mil,1580.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,1737.756mil)(1179.252mil,1789.724mil) on Top Overlay And Pad R15_C1-2(1220mil,1755.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1260.748mil,1737.756mil)(1260.748mil,1789.724mil) on Top Overlay And Pad R15_C1-2(1220mil,1755.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1179.252mil,1789.724mil)(1260.748mil,1789.724mil) on Top Overlay And Pad R15_C1-2(1220mil,1755.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,1650.354mil)(1179.252mil,1702.324mil) on Top Overlay And Pad R15_C1-1(1220mil,1685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1260.748mil,1650.354mil)(1260.748mil,1702.324mil) on Top Overlay And Pad R15_C1-1(1220mil,1685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,1650.354mil)(1260.748mil,1650.354mil) on Top Overlay And Pad R15_C1-1(1220mil,1685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,2017.756mil)(909.252mil,2069.724mil) on Top Overlay And Pad R20_C2-2(950mil,2035.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (990.748mil,2017.756mil)(990.748mil,2069.724mil) on Top Overlay And Pad R20_C2-2(950mil,2035.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (909.252mil,2069.724mil)(990.748mil,2069.724mil) on Top Overlay And Pad R20_C2-2(950mil,2035.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,1930.354mil)(909.252mil,1982.324mil) on Top Overlay And Pad R20_C2-1(950mil,1965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (990.748mil,1930.354mil)(990.748mil,1982.324mil) on Top Overlay And Pad R20_C2-1(950mil,1965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,1930.354mil)(990.748mil,1930.354mil) on Top Overlay And Pad R20_C2-1(950mil,1965mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,1905.354mil)(1454.252mil,1957.324mil) on Top Overlay And Pad R19_C2-2(1495mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.748mil,1905.354mil)(1535.748mil,1957.324mil) on Top Overlay And Pad R19_C2-2(1495mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,1905.354mil)(1535.748mil,1905.354mil) on Top Overlay And Pad R19_C2-2(1495mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,1992.756mil)(1454.252mil,2044.724mil) on Top Overlay And Pad R19_C2-1(1495mil,2010.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.748mil,1992.756mil)(1535.748mil,2044.724mil) on Top Overlay And Pad R19_C2-1(1495mil,2010.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1454.252mil,2044.724mil)(1535.748mil,2044.724mil) on Top Overlay And Pad R19_C2-1(1495mil,2010.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.716mil,1834.292mil)(1074.686mil,1834.292mil) on Top Overlay And Pad R18_C2-2(1040.04mil,1875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.716mil,1915.788mil)(1074.686mil,1915.788mil) on Top Overlay And Pad R18_C2-2(1040.04mil,1875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1074.686mil,1834.292mil)(1074.686mil,1915.788mil) on Top Overlay And Pad R18_C2-2(1040.04mil,1875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.316mil,1834.292mil)(987.284mil,1834.292mil) on Top Overlay And Pad R18_C2-1(969.96mil,1875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.316mil,1915.788mil)(987.284mil,1915.788mil) on Top Overlay And Pad R18_C2-1(969.96mil,1875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (935.316mil,1834.292mil)(935.316mil,1915.788mil) on Top Overlay And Pad R18_C2-1(969.96mil,1875.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1390.434mil,1963.228mil)(1390.434mil,1986.85mil) on Top Overlay And Pad Q5_C2-1(1404.212mil,1937.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1329.41mil,1917.56mil)(1361.496mil,1917.56mil) on Top Overlay And Pad Q5_C2-1(1404.212mil,1937.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1390.434mil,1963.228mil)(1390.434mil,1986.85mil) on Top Overlay And Pad Q5_C2-2(1404.212mil,2012.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1329.41mil,2032.52mil)(1361.496mil,2032.52mil) on Top Overlay And Pad Q5_C2-2(1404.212mil,2012.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,1917.56mil)(1329.41mil,1943.544mil) on Top Overlay And Pad Q5_C2-3(1305.788mil,1975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2006.536mil)(1329.41mil,2032.52mil) on Top Overlay And Pad Q5_C2-3(1305.788mil,1975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2006.536mil)(1329.41mil,2032.52mil) on Top Overlay And Pad Q5_C2-3(1305.788mil,1975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2006.536mil)(1329.41mil,2032.52mil) on Top Overlay And Pad Q5_C2-3(1305.788mil,1975.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.716mil,1899.292mil)(1699.686mil,1899.292mil) on Top Overlay And Pad R17_C2-2(1665.04mil,1940.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.716mil,1980.788mil)(1699.686mil,1980.788mil) on Top Overlay And Pad R17_C2-2(1665.04mil,1940.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1699.686mil,1899.292mil)(1699.686mil,1980.788mil) on Top Overlay And Pad R17_C2-2(1665.04mil,1940.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1560.316mil,1899.292mil)(1560.316mil,1980.788mil) on Top Overlay And Pad R17_C2-1(1594.96mil,1940.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1560.316mil,1899.292mil)(1612.284mil,1899.292mil) on Top Overlay And Pad R17_C2-1(1594.96mil,1940.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1560.316mil,1980.788mil)(1612.284mil,1980.788mil) on Top Overlay And Pad R17_C2-1(1594.96mil,1940.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1125.434mil,1998.228mil)(1125.434mil,2021.85mil) on Top Overlay And Pad Q4_C2-1(1139.212mil,1972.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1064.41mil,1952.56mil)(1096.496mil,1952.56mil) on Top Overlay And Pad Q4_C2-1(1139.212mil,1972.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1125.434mil,1998.228mil)(1125.434mil,2021.85mil) on Top Overlay And Pad Q4_C2-2(1139.212mil,2047.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1064.41mil,2067.52mil)(1096.496mil,2067.52mil) on Top Overlay And Pad Q4_C2-2(1139.212mil,2047.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2041.536mil)(1064.41mil,2067.52mil) on Top Overlay And Pad Q4_C2-3(1040.788mil,2010.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2041.536mil)(1064.41mil,2067.52mil) on Top Overlay And Pad Q4_C2-3(1040.788mil,2010.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2041.536mil)(1064.41mil,2067.52mil) on Top Overlay And Pad Q4_C2-3(1040.788mil,2010.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,1952.56mil)(1064.41mil,1978.544mil) on Top Overlay And Pad Q4_C2-3(1040.788mil,2010.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1187.716mil,1829.292mil)(1239.686mil,1829.292mil) on Top Overlay And Pad R16_C2-2(1205.04mil,1870.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1187.716mil,1910.788mil)(1239.686mil,1910.788mil) on Top Overlay And Pad R16_C2-2(1205.04mil,1870.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.686mil,1829.292mil)(1239.686mil,1910.788mil) on Top Overlay And Pad R16_C2-2(1205.04mil,1870.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.316mil,1829.292mil)(1152.284mil,1829.292mil) on Top Overlay And Pad R16_C2-1(1134.96mil,1870.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.316mil,1910.788mil)(1152.284mil,1910.788mil) on Top Overlay And Pad R16_C2-1(1134.96mil,1870.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1100.316mil,1829.292mil)(1100.316mil,1910.788mil) on Top Overlay And Pad R16_C2-1(1134.96mil,1870.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,2027.756mil)(1179.252mil,2079.724mil) on Top Overlay And Pad R15_C2-2(1220mil,2045.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1260.748mil,2027.756mil)(1260.748mil,2079.724mil) on Top Overlay And Pad R15_C2-2(1220mil,2045.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1179.252mil,2079.724mil)(1260.748mil,2079.724mil) on Top Overlay And Pad R15_C2-2(1220mil,2045.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,1940.354mil)(1179.252mil,1992.324mil) on Top Overlay And Pad R15_C2-1(1220mil,1975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1260.748mil,1940.354mil)(1260.748mil,1992.324mil) on Top Overlay And Pad R15_C2-1(1220mil,1975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,1940.354mil)(1260.748mil,1940.354mil) on Top Overlay And Pad R15_C2-1(1220mil,1975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,2307.756mil)(909.252mil,2359.724mil) on Top Overlay And Pad R20_C3-2(950mil,2325.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (990.748mil,2307.756mil)(990.748mil,2359.724mil) on Top Overlay And Pad R20_C3-2(950mil,2325.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (909.252mil,2359.724mil)(990.748mil,2359.724mil) on Top Overlay And Pad R20_C3-2(950mil,2325.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,2220.354mil)(909.252mil,2272.324mil) on Top Overlay And Pad R20_C3-1(950mil,2255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (990.748mil,2220.354mil)(990.748mil,2272.324mil) on Top Overlay And Pad R20_C3-1(950mil,2255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (909.252mil,2220.354mil)(990.748mil,2220.354mil) on Top Overlay And Pad R20_C3-1(950mil,2255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,2195.354mil)(1454.252mil,2247.324mil) on Top Overlay And Pad R19_C3-2(1495mil,2230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.748mil,2195.354mil)(1535.748mil,2247.324mil) on Top Overlay And Pad R19_C3-2(1495mil,2230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,2195.354mil)(1535.748mil,2195.354mil) on Top Overlay And Pad R19_C3-2(1495mil,2230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1454.252mil,2282.756mil)(1454.252mil,2334.724mil) on Top Overlay And Pad R19_C3-1(1495mil,2300.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1535.748mil,2282.756mil)(1535.748mil,2334.724mil) on Top Overlay And Pad R19_C3-1(1495mil,2300.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1454.252mil,2334.724mil)(1535.748mil,2334.724mil) on Top Overlay And Pad R19_C3-1(1495mil,2300.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.716mil,2124.292mil)(1074.686mil,2124.292mil) on Top Overlay And Pad R18_C3-2(1040.04mil,2165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.716mil,2205.788mil)(1074.686mil,2205.788mil) on Top Overlay And Pad R18_C3-2(1040.04mil,2165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1074.686mil,2124.292mil)(1074.686mil,2205.788mil) on Top Overlay And Pad R18_C3-2(1040.04mil,2165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.316mil,2124.292mil)(987.284mil,2124.292mil) on Top Overlay And Pad R18_C3-1(969.96mil,2165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.316mil,2205.788mil)(987.284mil,2205.788mil) on Top Overlay And Pad R18_C3-1(969.96mil,2165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (935.316mil,2124.292mil)(935.316mil,2205.788mil) on Top Overlay And Pad R18_C3-1(969.96mil,2165.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1390.434mil,2253.228mil)(1390.434mil,2276.85mil) on Top Overlay And Pad Q5_C3-1(1404.212mil,2227.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1329.41mil,2207.56mil)(1361.496mil,2207.56mil) on Top Overlay And Pad Q5_C3-1(1404.212mil,2227.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1390.434mil,2253.228mil)(1390.434mil,2276.85mil) on Top Overlay And Pad Q5_C3-2(1404.212mil,2302.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1329.41mil,2322.52mil)(1361.496mil,2322.52mil) on Top Overlay And Pad Q5_C3-2(1404.212mil,2302.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2296.536mil)(1329.41mil,2322.52mil) on Top Overlay And Pad Q5_C3-3(1305.788mil,2265.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2296.536mil)(1329.41mil,2322.52mil) on Top Overlay And Pad Q5_C3-3(1305.788mil,2265.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2296.536mil)(1329.41mil,2322.52mil) on Top Overlay And Pad Q5_C3-3(1305.788mil,2265.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1329.41mil,2207.56mil)(1329.41mil,2233.544mil) on Top Overlay And Pad Q5_C3-3(1305.788mil,2265.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.716mil,2189.292mil)(1699.686mil,2189.292mil) on Top Overlay And Pad R17_C3-2(1665.04mil,2230.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.716mil,2270.788mil)(1699.686mil,2270.788mil) on Top Overlay And Pad R17_C3-2(1665.04mil,2230.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1699.686mil,2189.292mil)(1699.686mil,2270.788mil) on Top Overlay And Pad R17_C3-2(1665.04mil,2230.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1560.316mil,2189.292mil)(1560.316mil,2270.788mil) on Top Overlay And Pad R17_C3-1(1594.96mil,2230.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1560.316mil,2189.292mil)(1612.284mil,2189.292mil) on Top Overlay And Pad R17_C3-1(1594.96mil,2230.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1560.316mil,2270.788mil)(1612.284mil,2270.788mil) on Top Overlay And Pad R17_C3-1(1594.96mil,2230.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (1125.434mil,2288.228mil)(1125.434mil,2311.85mil) on Top Overlay And Pad Q4_C3-1(1139.212mil,2262.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1064.41mil,2242.56mil)(1096.496mil,2242.56mil) on Top Overlay And Pad Q4_C3-1(1139.212mil,2262.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (1125.434mil,2288.228mil)(1125.434mil,2311.85mil) on Top Overlay And Pad Q4_C3-2(1139.212mil,2337.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (1064.41mil,2357.52mil)(1096.496mil,2357.52mil) on Top Overlay And Pad Q4_C3-2(1139.212mil,2337.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2242.56mil)(1064.41mil,2268.544mil) on Top Overlay And Pad Q4_C3-3(1040.788mil,2300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2331.536mil)(1064.41mil,2357.52mil) on Top Overlay And Pad Q4_C3-3(1040.788mil,2300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2331.536mil)(1064.41mil,2357.52mil) on Top Overlay And Pad Q4_C3-3(1040.788mil,2300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (1064.41mil,2331.536mil)(1064.41mil,2357.52mil) on Top Overlay And Pad Q4_C3-3(1040.788mil,2300.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.686mil,2119.292mil)(1239.686mil,2200.788mil) on Top Overlay And Pad R16_C3-2(1205.04mil,2160.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1187.716mil,2119.292mil)(1239.686mil,2119.292mil) on Top Overlay And Pad R16_C3-2(1205.04mil,2160.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1187.716mil,2200.788mil)(1239.686mil,2200.788mil) on Top Overlay And Pad R16_C3-2(1205.04mil,2160.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1100.316mil,2119.292mil)(1100.316mil,2200.788mil) on Top Overlay And Pad R16_C3-1(1134.96mil,2160.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.316mil,2119.292mil)(1152.284mil,2119.292mil) on Top Overlay And Pad R16_C3-1(1134.96mil,2160.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.316mil,2200.788mil)(1152.284mil,2200.788mil) on Top Overlay And Pad R16_C3-1(1134.96mil,2160.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,2317.756mil)(1179.252mil,2369.724mil) on Top Overlay And Pad R15_C3-2(1220mil,2335.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1260.748mil,2317.756mil)(1260.748mil,2369.724mil) on Top Overlay And Pad R15_C3-2(1220mil,2335.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (1179.252mil,2369.724mil)(1260.748mil,2369.724mil) on Top Overlay And Pad R15_C3-2(1220mil,2335.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,2230.354mil)(1179.252mil,2282.324mil) on Top Overlay And Pad R15_C3-1(1220mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1260.748mil,2230.354mil)(1260.748mil,2282.324mil) on Top Overlay And Pad R15_C3-1(1220mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1179.252mil,2230.354mil)(1260.748mil,2230.354mil) on Top Overlay And Pad R15_C3-1(1220mil,2265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4315.316mil,3544.252mil)(4315.316mil,3625.748mil) on Top Overlay And Pad R24_R1-2(4349.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4315.316mil,3544.252mil)(4367.284mil,3544.252mil) on Top Overlay And Pad R24_R1-2(4349.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4315.316mil,3625.748mil)(4367.284mil,3625.748mil) on Top Overlay And Pad R24_R1-2(4349.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4454.686mil,3544.252mil)(4454.686mil,3625.748mil) on Top Overlay And Pad R24_R1-1(4420.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4402.716mil,3544.252mil)(4454.686mil,3544.252mil) on Top Overlay And Pad R24_R1-1(4420.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4402.716mil,3625.748mil)(4454.686mil,3625.748mil) on Top Overlay And Pad R24_R1-1(4420.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4373.19mil,3485.434mil)(4396.812mil,3485.434mil) on Top Overlay And Pad Q8_R1-1(4422.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4442.48mil,3424.41mil)(4442.48mil,3456.496mil) on Top Overlay And Pad Q8_R1-1(4422.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4327.52mil,3424.41mil)(4327.52mil,3456.496mil) on Top Overlay And Pad Q8_R1-2(4347.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4373.19mil,3485.434mil)(4396.812mil,3485.434mil) on Top Overlay And Pad Q8_R1-2(4347.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4327.52mil,3424.41mil)(4353.504mil,3424.41mil) on Top Overlay And Pad Q8_R1-3(4385mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4327.52mil,3424.41mil)(4353.504mil,3424.41mil) on Top Overlay And Pad Q8_R1-3(4385mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4327.52mil,3424.41mil)(4353.504mil,3424.41mil) on Top Overlay And Pad Q8_R1-3(4385mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4416.496mil,3424.41mil)(4442.48mil,3424.41mil) on Top Overlay And Pad Q8_R1-3(4385mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4474.252mil,3552.716mil)(4474.252mil,3604.686mil) on Top Overlay And Pad R23_R1-2(4515mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4555.748mil,3552.716mil)(4555.748mil,3604.686mil) on Top Overlay And Pad R23_R1-2(4515mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4474.252mil,3604.686mil)(4555.748mil,3604.686mil) on Top Overlay And Pad R23_R1-2(4515mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4474.252mil,3465.316mil)(4474.252mil,3517.284mil) on Top Overlay And Pad R23_R1-1(4515mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4555.748mil,3465.316mil)(4555.748mil,3517.284mil) on Top Overlay And Pad R23_R1-1(4515mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4474.252mil,3465.316mil)(4555.748mil,3465.316mil) on Top Overlay And Pad R23_R1-1(4515mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4454.252mil,3295.316mil)(4454.252mil,3347.284mil) on Top Overlay And Pad R22_R1-2(4495mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4535.748mil,3295.316mil)(4535.748mil,3347.284mil) on Top Overlay And Pad R22_R1-2(4495mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4454.252mil,3295.316mil)(4535.748mil,3295.316mil) on Top Overlay And Pad R22_R1-2(4495mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4454.252mil,3382.716mil)(4454.252mil,3434.686mil) on Top Overlay And Pad R22_R1-1(4495mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4535.748mil,3382.716mil)(4535.748mil,3434.686mil) on Top Overlay And Pad R22_R1-1(4495mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4454.252mil,3434.686mil)(4535.748mil,3434.686mil) on Top Overlay And Pad R22_R1-1(4495mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4529.686mil,3184.252mil)(4529.686mil,3265.748mil) on Top Overlay And Pad R21_R1-2(4495.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4477.716mil,3184.252mil)(4529.686mil,3184.252mil) on Top Overlay And Pad R21_R1-2(4495.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4477.716mil,3265.748mil)(4529.686mil,3265.748mil) on Top Overlay And Pad R21_R1-2(4495.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4390.316mil,3184.252mil)(4390.316mil,3265.748mil) on Top Overlay And Pad R21_R1-1(4424.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4390.316mil,3184.252mil)(4442.284mil,3184.252mil) on Top Overlay And Pad R21_R1-1(4424.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4390.316mil,3265.748mil)(4442.284mil,3265.748mil) on Top Overlay And Pad R21_R1-1(4424.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4625.316mil,3544.252mil)(4625.316mil,3625.748mil) on Top Overlay And Pad R24_R2-2(4659.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4625.316mil,3544.252mil)(4677.284mil,3544.252mil) on Top Overlay And Pad R24_R2-2(4659.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4625.316mil,3625.748mil)(4677.284mil,3625.748mil) on Top Overlay And Pad R24_R2-2(4659.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4764.686mil,3544.252mil)(4764.686mil,3625.748mil) on Top Overlay And Pad R24_R2-1(4730.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4712.716mil,3544.252mil)(4764.686mil,3544.252mil) on Top Overlay And Pad R24_R2-1(4730.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4712.716mil,3625.748mil)(4764.686mil,3625.748mil) on Top Overlay And Pad R24_R2-1(4730.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4752.48mil,3424.41mil)(4752.48mil,3456.496mil) on Top Overlay And Pad Q8_R2-1(4732.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4683.19mil,3485.434mil)(4706.812mil,3485.434mil) on Top Overlay And Pad Q8_R2-1(4732.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4637.52mil,3424.41mil)(4637.52mil,3456.496mil) on Top Overlay And Pad Q8_R2-2(4657.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4683.19mil,3485.434mil)(4706.812mil,3485.434mil) on Top Overlay And Pad Q8_R2-2(4657.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4637.52mil,3424.41mil)(4663.504mil,3424.41mil) on Top Overlay And Pad Q8_R2-3(4695mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4637.52mil,3424.41mil)(4663.504mil,3424.41mil) on Top Overlay And Pad Q8_R2-3(4695mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4637.52mil,3424.41mil)(4663.504mil,3424.41mil) on Top Overlay And Pad Q8_R2-3(4695mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4726.496mil,3424.41mil)(4752.48mil,3424.41mil) on Top Overlay And Pad Q8_R2-3(4695mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4784.252mil,3552.716mil)(4784.252mil,3604.686mil) on Top Overlay And Pad R23_R2-2(4825mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4865.748mil,3552.716mil)(4865.748mil,3604.686mil) on Top Overlay And Pad R23_R2-2(4825mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4784.252mil,3604.686mil)(4865.748mil,3604.686mil) on Top Overlay And Pad R23_R2-2(4825mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4784.252mil,3465.316mil)(4784.252mil,3517.284mil) on Top Overlay And Pad R23_R2-1(4825mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4865.748mil,3465.316mil)(4865.748mil,3517.284mil) on Top Overlay And Pad R23_R2-1(4825mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4784.252mil,3465.316mil)(4865.748mil,3465.316mil) on Top Overlay And Pad R23_R2-1(4825mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4764.252mil,3295.316mil)(4764.252mil,3347.284mil) on Top Overlay And Pad R22_R2-2(4805mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4845.748mil,3295.316mil)(4845.748mil,3347.284mil) on Top Overlay And Pad R22_R2-2(4805mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4764.252mil,3295.316mil)(4845.748mil,3295.316mil) on Top Overlay And Pad R22_R2-2(4805mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4764.252mil,3382.716mil)(4764.252mil,3434.686mil) on Top Overlay And Pad R22_R2-1(4805mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4845.748mil,3382.716mil)(4845.748mil,3434.686mil) on Top Overlay And Pad R22_R2-1(4805mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4764.252mil,3434.686mil)(4845.748mil,3434.686mil) on Top Overlay And Pad R22_R2-1(4805mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4839.686mil,3184.252mil)(4839.686mil,3265.748mil) on Top Overlay And Pad R21_R2-2(4805.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4787.716mil,3184.252mil)(4839.686mil,3184.252mil) on Top Overlay And Pad R21_R2-2(4805.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4787.716mil,3265.748mil)(4839.686mil,3265.748mil) on Top Overlay And Pad R21_R2-2(4805.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4700.316mil,3184.252mil)(4752.284mil,3184.252mil) on Top Overlay And Pad R21_R2-1(4734.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4700.316mil,3265.748mil)(4752.284mil,3265.748mil) on Top Overlay And Pad R21_R2-1(4734.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4700.316mil,3184.252mil)(4700.316mil,3265.748mil) on Top Overlay And Pad R21_R2-1(4734.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4935.316mil,3544.252mil)(4987.284mil,3544.252mil) on Top Overlay And Pad R24_R3-2(4969.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4935.316mil,3625.748mil)(4987.284mil,3625.748mil) on Top Overlay And Pad R24_R3-2(4969.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4935.316mil,3544.252mil)(4935.316mil,3625.748mil) on Top Overlay And Pad R24_R3-2(4969.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5022.716mil,3544.252mil)(5074.686mil,3544.252mil) on Top Overlay And Pad R24_R3-1(5040.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5022.716mil,3625.748mil)(5074.686mil,3625.748mil) on Top Overlay And Pad R24_R3-1(5040.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5074.686mil,3544.252mil)(5074.686mil,3625.748mil) on Top Overlay And Pad R24_R3-1(5040.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5062.48mil,3424.41mil)(5062.48mil,3456.496mil) on Top Overlay And Pad Q8_R3-1(5042.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4993.19mil,3485.434mil)(5016.812mil,3485.434mil) on Top Overlay And Pad Q8_R3-1(5042.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (4947.52mil,3424.41mil)(4947.52mil,3456.496mil) on Top Overlay And Pad Q8_R3-2(4967.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4993.19mil,3485.434mil)(5016.812mil,3485.434mil) on Top Overlay And Pad Q8_R3-2(4967.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4947.52mil,3424.41mil)(4973.504mil,3424.41mil) on Top Overlay And Pad Q8_R3-3(5005mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4947.52mil,3424.41mil)(4973.504mil,3424.41mil) on Top Overlay And Pad Q8_R3-3(5005mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (4947.52mil,3424.41mil)(4973.504mil,3424.41mil) on Top Overlay And Pad Q8_R3-3(5005mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5036.496mil,3424.41mil)(5062.48mil,3424.41mil) on Top Overlay And Pad Q8_R3-3(5005mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5094.252mil,3552.716mil)(5094.252mil,3604.686mil) on Top Overlay And Pad R23_R3-2(5135mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5175.748mil,3552.716mil)(5175.748mil,3604.686mil) on Top Overlay And Pad R23_R3-2(5135mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5094.252mil,3604.686mil)(5175.748mil,3604.686mil) on Top Overlay And Pad R23_R3-2(5135mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5094.252mil,3465.316mil)(5094.252mil,3517.284mil) on Top Overlay And Pad R23_R3-1(5135mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5175.748mil,3465.316mil)(5175.748mil,3517.284mil) on Top Overlay And Pad R23_R3-1(5135mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5094.252mil,3465.316mil)(5175.748mil,3465.316mil) on Top Overlay And Pad R23_R3-1(5135mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5074.252mil,3295.316mil)(5074.252mil,3347.284mil) on Top Overlay And Pad R22_R3-2(5115mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5155.748mil,3295.316mil)(5155.748mil,3347.284mil) on Top Overlay And Pad R22_R3-2(5115mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5074.252mil,3295.316mil)(5155.748mil,3295.316mil) on Top Overlay And Pad R22_R3-2(5115mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5074.252mil,3382.716mil)(5074.252mil,3434.686mil) on Top Overlay And Pad R22_R3-1(5115mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5155.748mil,3382.716mil)(5155.748mil,3434.686mil) on Top Overlay And Pad R22_R3-1(5115mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5074.252mil,3434.686mil)(5155.748mil,3434.686mil) on Top Overlay And Pad R22_R3-1(5115mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5097.716mil,3184.252mil)(5149.686mil,3184.252mil) on Top Overlay And Pad R21_R3-2(5115.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5097.716mil,3265.748mil)(5149.686mil,3265.748mil) on Top Overlay And Pad R21_R3-2(5115.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5149.686mil,3184.252mil)(5149.686mil,3265.748mil) on Top Overlay And Pad R21_R3-2(5115.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5010.316mil,3184.252mil)(5062.284mil,3184.252mil) on Top Overlay And Pad R21_R3-1(5044.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5010.316mil,3265.748mil)(5062.284mil,3265.748mil) on Top Overlay And Pad R21_R3-1(5044.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5010.316mil,3184.252mil)(5010.316mil,3265.748mil) on Top Overlay And Pad R21_R3-1(5044.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.316mil,3544.252mil)(5297.284mil,3544.252mil) on Top Overlay And Pad R24_R4-2(5279.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5245.316mil,3625.748mil)(5297.284mil,3625.748mil) on Top Overlay And Pad R24_R4-2(5279.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5245.316mil,3544.252mil)(5245.316mil,3625.748mil) on Top Overlay And Pad R24_R4-2(5279.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5332.716mil,3544.252mil)(5384.686mil,3544.252mil) on Top Overlay And Pad R24_R4-1(5350.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5332.716mil,3625.748mil)(5384.686mil,3625.748mil) on Top Overlay And Pad R24_R4-1(5350.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5384.686mil,3544.252mil)(5384.686mil,3625.748mil) on Top Overlay And Pad R24_R4-1(5350.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5372.48mil,3424.41mil)(5372.48mil,3456.496mil) on Top Overlay And Pad Q8_R4-1(5352.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5303.19mil,3485.434mil)(5326.812mil,3485.434mil) on Top Overlay And Pad Q8_R4-1(5352.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5257.52mil,3424.41mil)(5257.52mil,3456.496mil) on Top Overlay And Pad Q8_R4-2(5277.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5303.19mil,3485.434mil)(5326.812mil,3485.434mil) on Top Overlay And Pad Q8_R4-2(5277.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5257.52mil,3424.41mil)(5283.504mil,3424.41mil) on Top Overlay And Pad Q8_R4-3(5315mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5257.52mil,3424.41mil)(5283.504mil,3424.41mil) on Top Overlay And Pad Q8_R4-3(5315mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5257.52mil,3424.41mil)(5283.504mil,3424.41mil) on Top Overlay And Pad Q8_R4-3(5315mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5346.496mil,3424.41mil)(5372.48mil,3424.41mil) on Top Overlay And Pad Q8_R4-3(5315mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5404.252mil,3552.716mil)(5404.252mil,3604.686mil) on Top Overlay And Pad R23_R4-2(5445mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5485.748mil,3552.716mil)(5485.748mil,3604.686mil) on Top Overlay And Pad R23_R4-2(5445mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5404.252mil,3604.686mil)(5485.748mil,3604.686mil) on Top Overlay And Pad R23_R4-2(5445mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5404.252mil,3465.316mil)(5404.252mil,3517.284mil) on Top Overlay And Pad R23_R4-1(5445mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5485.748mil,3465.316mil)(5485.748mil,3517.284mil) on Top Overlay And Pad R23_R4-1(5445mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5404.252mil,3465.316mil)(5485.748mil,3465.316mil) on Top Overlay And Pad R23_R4-1(5445mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5384.252mil,3295.316mil)(5384.252mil,3347.284mil) on Top Overlay And Pad R22_R4-2(5425mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5465.748mil,3295.316mil)(5465.748mil,3347.284mil) on Top Overlay And Pad R22_R4-2(5425mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5384.252mil,3295.316mil)(5465.748mil,3295.316mil) on Top Overlay And Pad R22_R4-2(5425mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5384.252mil,3382.716mil)(5384.252mil,3434.686mil) on Top Overlay And Pad R22_R4-1(5425mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5465.748mil,3382.716mil)(5465.748mil,3434.686mil) on Top Overlay And Pad R22_R4-1(5425mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5384.252mil,3434.686mil)(5465.748mil,3434.686mil) on Top Overlay And Pad R22_R4-1(5425mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5407.716mil,3184.252mil)(5459.686mil,3184.252mil) on Top Overlay And Pad R21_R4-2(5425.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5407.716mil,3265.748mil)(5459.686mil,3265.748mil) on Top Overlay And Pad R21_R4-2(5425.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5459.686mil,3184.252mil)(5459.686mil,3265.748mil) on Top Overlay And Pad R21_R4-2(5425.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5320.316mil,3184.252mil)(5372.284mil,3184.252mil) on Top Overlay And Pad R21_R4-1(5354.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5320.316mil,3265.748mil)(5372.284mil,3265.748mil) on Top Overlay And Pad R21_R4-1(5354.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5320.316mil,3184.252mil)(5320.316mil,3265.748mil) on Top Overlay And Pad R21_R4-1(5354.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5555.316mil,3544.252mil)(5555.316mil,3625.748mil) on Top Overlay And Pad R24_R5-2(5589.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5555.316mil,3544.252mil)(5607.284mil,3544.252mil) on Top Overlay And Pad R24_R5-2(5589.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5555.316mil,3625.748mil)(5607.284mil,3625.748mil) on Top Overlay And Pad R24_R5-2(5589.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5694.686mil,3544.252mil)(5694.686mil,3625.748mil) on Top Overlay And Pad R24_R5-1(5660.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5642.716mil,3544.252mil)(5694.686mil,3544.252mil) on Top Overlay And Pad R24_R5-1(5660.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5642.716mil,3625.748mil)(5694.686mil,3625.748mil) on Top Overlay And Pad R24_R5-1(5660.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5682.48mil,3424.41mil)(5682.48mil,3456.496mil) on Top Overlay And Pad Q8_R5-1(5662.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5613.19mil,3485.434mil)(5636.812mil,3485.434mil) on Top Overlay And Pad Q8_R5-1(5662.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5567.52mil,3424.41mil)(5567.52mil,3456.496mil) on Top Overlay And Pad Q8_R5-2(5587.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5613.19mil,3485.434mil)(5636.812mil,3485.434mil) on Top Overlay And Pad Q8_R5-2(5587.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5656.496mil,3424.41mil)(5682.48mil,3424.41mil) on Top Overlay And Pad Q8_R5-3(5625mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5567.52mil,3424.41mil)(5593.504mil,3424.41mil) on Top Overlay And Pad Q8_R5-3(5625mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5567.52mil,3424.41mil)(5593.504mil,3424.41mil) on Top Overlay And Pad Q8_R5-3(5625mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5567.52mil,3424.41mil)(5593.504mil,3424.41mil) on Top Overlay And Pad Q8_R5-3(5625mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5714.252mil,3552.716mil)(5714.252mil,3604.686mil) on Top Overlay And Pad R23_R5-2(5755mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5795.748mil,3552.716mil)(5795.748mil,3604.686mil) on Top Overlay And Pad R23_R5-2(5755mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5714.252mil,3604.686mil)(5795.748mil,3604.686mil) on Top Overlay And Pad R23_R5-2(5755mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5714.252mil,3465.316mil)(5714.252mil,3517.284mil) on Top Overlay And Pad R23_R5-1(5755mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5795.748mil,3465.316mil)(5795.748mil,3517.284mil) on Top Overlay And Pad R23_R5-1(5755mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5714.252mil,3465.316mil)(5795.748mil,3465.316mil) on Top Overlay And Pad R23_R5-1(5755mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5694.252mil,3295.316mil)(5694.252mil,3347.284mil) on Top Overlay And Pad R22_R5-2(5735mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5775.748mil,3295.316mil)(5775.748mil,3347.284mil) on Top Overlay And Pad R22_R5-2(5735mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5694.252mil,3295.316mil)(5775.748mil,3295.316mil) on Top Overlay And Pad R22_R5-2(5735mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5694.252mil,3382.716mil)(5694.252mil,3434.686mil) on Top Overlay And Pad R22_R5-1(5735mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5775.748mil,3382.716mil)(5775.748mil,3434.686mil) on Top Overlay And Pad R22_R5-1(5735mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5694.252mil,3434.686mil)(5775.748mil,3434.686mil) on Top Overlay And Pad R22_R5-1(5735mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5769.686mil,3184.252mil)(5769.686mil,3265.748mil) on Top Overlay And Pad R21_R5-2(5735.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5717.716mil,3184.252mil)(5769.686mil,3184.252mil) on Top Overlay And Pad R21_R5-2(5735.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5717.716mil,3265.748mil)(5769.686mil,3265.748mil) on Top Overlay And Pad R21_R5-2(5735.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5630.316mil,3184.252mil)(5630.316mil,3265.748mil) on Top Overlay And Pad R21_R5-1(5664.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5630.316mil,3184.252mil)(5682.284mil,3184.252mil) on Top Overlay And Pad R21_R5-1(5664.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5630.316mil,3265.748mil)(5682.284mil,3265.748mil) on Top Overlay And Pad R21_R5-1(5664.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5865.316mil,3544.252mil)(5865.316mil,3625.748mil) on Top Overlay And Pad R24_R6-2(5899.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5865.316mil,3544.252mil)(5917.284mil,3544.252mil) on Top Overlay And Pad R24_R6-2(5899.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5865.316mil,3625.748mil)(5917.284mil,3625.748mil) on Top Overlay And Pad R24_R6-2(5899.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6004.686mil,3544.252mil)(6004.686mil,3625.748mil) on Top Overlay And Pad R24_R6-1(5970.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5952.716mil,3544.252mil)(6004.686mil,3544.252mil) on Top Overlay And Pad R24_R6-1(5970.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5952.716mil,3625.748mil)(6004.686mil,3625.748mil) on Top Overlay And Pad R24_R6-1(5970.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (5923.19mil,3485.434mil)(5946.812mil,3485.434mil) on Top Overlay And Pad Q8_R6-1(5972.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5992.48mil,3424.41mil)(5992.48mil,3456.496mil) on Top Overlay And Pad Q8_R6-1(5972.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (5923.19mil,3485.434mil)(5946.812mil,3485.434mil) on Top Overlay And Pad Q8_R6-2(5897.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (5877.52mil,3424.41mil)(5877.52mil,3456.496mil) on Top Overlay And Pad Q8_R6-2(5897.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5877.52mil,3424.41mil)(5903.504mil,3424.41mil) on Top Overlay And Pad Q8_R6-3(5935mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5877.52mil,3424.41mil)(5903.504mil,3424.41mil) on Top Overlay And Pad Q8_R6-3(5935mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5877.52mil,3424.41mil)(5903.504mil,3424.41mil) on Top Overlay And Pad Q8_R6-3(5935mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (5966.496mil,3424.41mil)(5992.48mil,3424.41mil) on Top Overlay And Pad Q8_R6-3(5935mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6024.252mil,3552.716mil)(6024.252mil,3604.686mil) on Top Overlay And Pad R23_R6-2(6065mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6105.748mil,3552.716mil)(6105.748mil,3604.686mil) on Top Overlay And Pad R23_R6-2(6065mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6024.252mil,3604.686mil)(6105.748mil,3604.686mil) on Top Overlay And Pad R23_R6-2(6065mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6024.252mil,3465.316mil)(6024.252mil,3517.284mil) on Top Overlay And Pad R23_R6-1(6065mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6105.748mil,3465.316mil)(6105.748mil,3517.284mil) on Top Overlay And Pad R23_R6-1(6065mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6024.252mil,3465.316mil)(6105.748mil,3465.316mil) on Top Overlay And Pad R23_R6-1(6065mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6004.252mil,3295.316mil)(6004.252mil,3347.284mil) on Top Overlay And Pad R22_R6-2(6045mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6085.748mil,3295.316mil)(6085.748mil,3347.284mil) on Top Overlay And Pad R22_R6-2(6045mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6004.252mil,3295.316mil)(6085.748mil,3295.316mil) on Top Overlay And Pad R22_R6-2(6045mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6004.252mil,3382.716mil)(6004.252mil,3434.686mil) on Top Overlay And Pad R22_R6-1(6045mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6085.748mil,3382.716mil)(6085.748mil,3434.686mil) on Top Overlay And Pad R22_R6-1(6045mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6004.252mil,3434.686mil)(6085.748mil,3434.686mil) on Top Overlay And Pad R22_R6-1(6045mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6079.686mil,3184.252mil)(6079.686mil,3265.748mil) on Top Overlay And Pad R21_R6-2(6045.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6027.716mil,3184.252mil)(6079.686mil,3184.252mil) on Top Overlay And Pad R21_R6-2(6045.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6027.716mil,3265.748mil)(6079.686mil,3265.748mil) on Top Overlay And Pad R21_R6-2(6045.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5940.316mil,3184.252mil)(5940.316mil,3265.748mil) on Top Overlay And Pad R21_R6-1(5974.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5940.316mil,3184.252mil)(5992.284mil,3184.252mil) on Top Overlay And Pad R21_R6-1(5974.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5940.316mil,3265.748mil)(5992.284mil,3265.748mil) on Top Overlay And Pad R21_R6-1(5974.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6175.316mil,3544.252mil)(6175.316mil,3625.748mil) on Top Overlay And Pad R24_R7-2(6209.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6175.316mil,3544.252mil)(6227.284mil,3544.252mil) on Top Overlay And Pad R24_R7-2(6209.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6175.316mil,3625.748mil)(6227.284mil,3625.748mil) on Top Overlay And Pad R24_R7-2(6209.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6314.686mil,3544.252mil)(6314.686mil,3625.748mil) on Top Overlay And Pad R24_R7-1(6280.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6262.716mil,3544.252mil)(6314.686mil,3544.252mil) on Top Overlay And Pad R24_R7-1(6280.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6262.716mil,3625.748mil)(6314.686mil,3625.748mil) on Top Overlay And Pad R24_R7-1(6280.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6233.19mil,3485.434mil)(6256.812mil,3485.434mil) on Top Overlay And Pad Q8_R7-1(6282.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6302.48mil,3424.41mil)(6302.48mil,3456.496mil) on Top Overlay And Pad Q8_R7-1(6282.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6187.52mil,3424.41mil)(6187.52mil,3456.496mil) on Top Overlay And Pad Q8_R7-2(6207.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6233.19mil,3485.434mil)(6256.812mil,3485.434mil) on Top Overlay And Pad Q8_R7-2(6207.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6187.52mil,3424.41mil)(6213.504mil,3424.41mil) on Top Overlay And Pad Q8_R7-3(6245mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6187.52mil,3424.41mil)(6213.504mil,3424.41mil) on Top Overlay And Pad Q8_R7-3(6245mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6187.52mil,3424.41mil)(6213.504mil,3424.41mil) on Top Overlay And Pad Q8_R7-3(6245mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6276.496mil,3424.41mil)(6302.48mil,3424.41mil) on Top Overlay And Pad Q8_R7-3(6245mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6334.252mil,3552.716mil)(6334.252mil,3604.686mil) on Top Overlay And Pad R23_R7-2(6375mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6415.748mil,3552.716mil)(6415.748mil,3604.686mil) on Top Overlay And Pad R23_R7-2(6375mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6334.252mil,3604.686mil)(6415.748mil,3604.686mil) on Top Overlay And Pad R23_R7-2(6375mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6334.252mil,3465.316mil)(6334.252mil,3517.284mil) on Top Overlay And Pad R23_R7-1(6375mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6415.748mil,3465.316mil)(6415.748mil,3517.284mil) on Top Overlay And Pad R23_R7-1(6375mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6334.252mil,3465.316mil)(6415.748mil,3465.316mil) on Top Overlay And Pad R23_R7-1(6375mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6314.252mil,3295.316mil)(6314.252mil,3347.284mil) on Top Overlay And Pad R22_R7-2(6355mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6395.748mil,3295.316mil)(6395.748mil,3347.284mil) on Top Overlay And Pad R22_R7-2(6355mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6314.252mil,3295.316mil)(6395.748mil,3295.316mil) on Top Overlay And Pad R22_R7-2(6355mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6314.252mil,3382.716mil)(6314.252mil,3434.686mil) on Top Overlay And Pad R22_R7-1(6355mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6395.748mil,3382.716mil)(6395.748mil,3434.686mil) on Top Overlay And Pad R22_R7-1(6355mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6314.252mil,3434.686mil)(6395.748mil,3434.686mil) on Top Overlay And Pad R22_R7-1(6355mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6389.686mil,3184.252mil)(6389.686mil,3265.748mil) on Top Overlay And Pad R21_R7-2(6355.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6337.716mil,3184.252mil)(6389.686mil,3184.252mil) on Top Overlay And Pad R21_R7-2(6355.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6337.716mil,3265.748mil)(6389.686mil,3265.748mil) on Top Overlay And Pad R21_R7-2(6355.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6250.316mil,3184.252mil)(6250.316mil,3265.748mil) on Top Overlay And Pad R21_R7-1(6284.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6250.316mil,3184.252mil)(6302.284mil,3184.252mil) on Top Overlay And Pad R21_R7-1(6284.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6250.316mil,3265.748mil)(6302.284mil,3265.748mil) on Top Overlay And Pad R21_R7-1(6284.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6485.316mil,3544.252mil)(6485.316mil,3625.748mil) on Top Overlay And Pad R24_R8-2(6519.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6485.316mil,3544.252mil)(6537.284mil,3544.252mil) on Top Overlay And Pad R24_R8-2(6519.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6485.316mil,3625.748mil)(6537.284mil,3625.748mil) on Top Overlay And Pad R24_R8-2(6519.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6624.686mil,3544.252mil)(6624.686mil,3625.748mil) on Top Overlay And Pad R24_R8-1(6590.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6572.716mil,3544.252mil)(6624.686mil,3544.252mil) on Top Overlay And Pad R24_R8-1(6590.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6572.716mil,3625.748mil)(6624.686mil,3625.748mil) on Top Overlay And Pad R24_R8-1(6590.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6543.19mil,3485.434mil)(6566.812mil,3485.434mil) on Top Overlay And Pad Q8_R8-1(6592.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6612.48mil,3424.41mil)(6612.48mil,3456.496mil) on Top Overlay And Pad Q8_R8-1(6592.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6497.52mil,3424.41mil)(6497.52mil,3456.496mil) on Top Overlay And Pad Q8_R8-2(6517.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6543.19mil,3485.434mil)(6566.812mil,3485.434mil) on Top Overlay And Pad Q8_R8-2(6517.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6497.52mil,3424.41mil)(6523.504mil,3424.41mil) on Top Overlay And Pad Q8_R8-3(6555mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6497.52mil,3424.41mil)(6523.504mil,3424.41mil) on Top Overlay And Pad Q8_R8-3(6555mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6497.52mil,3424.41mil)(6523.504mil,3424.41mil) on Top Overlay And Pad Q8_R8-3(6555mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6586.496mil,3424.41mil)(6612.48mil,3424.41mil) on Top Overlay And Pad Q8_R8-3(6555mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6644.252mil,3552.716mil)(6644.252mil,3604.686mil) on Top Overlay And Pad R23_R8-2(6685mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6725.748mil,3552.716mil)(6725.748mil,3604.686mil) on Top Overlay And Pad R23_R8-2(6685mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6644.252mil,3604.686mil)(6725.748mil,3604.686mil) on Top Overlay And Pad R23_R8-2(6685mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6644.252mil,3465.316mil)(6644.252mil,3517.284mil) on Top Overlay And Pad R23_R8-1(6685mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6725.748mil,3465.316mil)(6725.748mil,3517.284mil) on Top Overlay And Pad R23_R8-1(6685mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6644.252mil,3465.316mil)(6725.748mil,3465.316mil) on Top Overlay And Pad R23_R8-1(6685mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6624.252mil,3295.316mil)(6624.252mil,3347.284mil) on Top Overlay And Pad R22_R8-2(6665mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6705.748mil,3295.316mil)(6705.748mil,3347.284mil) on Top Overlay And Pad R22_R8-2(6665mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6624.252mil,3295.316mil)(6705.748mil,3295.316mil) on Top Overlay And Pad R22_R8-2(6665mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6624.252mil,3382.716mil)(6624.252mil,3434.686mil) on Top Overlay And Pad R22_R8-1(6665mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6705.748mil,3382.716mil)(6705.748mil,3434.686mil) on Top Overlay And Pad R22_R8-1(6665mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6624.252mil,3434.686mil)(6705.748mil,3434.686mil) on Top Overlay And Pad R22_R8-1(6665mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6699.686mil,3184.252mil)(6699.686mil,3265.748mil) on Top Overlay And Pad R21_R8-2(6665.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6647.716mil,3184.252mil)(6699.686mil,3184.252mil) on Top Overlay And Pad R21_R8-2(6665.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6647.716mil,3265.748mil)(6699.686mil,3265.748mil) on Top Overlay And Pad R21_R8-2(6665.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6560.316mil,3184.252mil)(6560.316mil,3265.748mil) on Top Overlay And Pad R21_R8-1(6594.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6560.316mil,3184.252mil)(6612.284mil,3184.252mil) on Top Overlay And Pad R21_R8-1(6594.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6560.316mil,3265.748mil)(6612.284mil,3265.748mil) on Top Overlay And Pad R21_R8-1(6594.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6795.316mil,3544.252mil)(6795.316mil,3625.748mil) on Top Overlay And Pad R24_R9-2(6829.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6795.316mil,3544.252mil)(6847.284mil,3544.252mil) on Top Overlay And Pad R24_R9-2(6829.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6795.316mil,3625.748mil)(6847.284mil,3625.748mil) on Top Overlay And Pad R24_R9-2(6829.96mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6934.686mil,3544.252mil)(6934.686mil,3625.748mil) on Top Overlay And Pad R24_R9-1(6900.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6882.716mil,3544.252mil)(6934.686mil,3544.252mil) on Top Overlay And Pad R24_R9-1(6900.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6882.716mil,3625.748mil)(6934.686mil,3625.748mil) on Top Overlay And Pad R24_R9-1(6900.04mil,3585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (6853.19mil,3485.434mil)(6876.812mil,3485.434mil) on Top Overlay And Pad Q8_R9-1(6902.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6922.48mil,3424.41mil)(6922.48mil,3456.496mil) on Top Overlay And Pad Q8_R9-1(6902.402mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Track (6807.52mil,3424.41mil)(6807.52mil,3456.496mil) on Top Overlay And Pad Q8_R9-2(6827.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (6853.19mil,3485.434mil)(6876.812mil,3485.434mil) on Top Overlay And Pad Q8_R9-2(6827.598mil,3499.212mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6807.52mil,3424.41mil)(6833.504mil,3424.41mil) on Top Overlay And Pad Q8_R9-3(6865mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6807.52mil,3424.41mil)(6833.504mil,3424.41mil) on Top Overlay And Pad Q8_R9-3(6865mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6807.52mil,3424.41mil)(6833.504mil,3424.41mil) on Top Overlay And Pad Q8_R9-3(6865mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (6896.496mil,3424.41mil)(6922.48mil,3424.41mil) on Top Overlay And Pad Q8_R9-3(6865mil,3400.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6954.252mil,3552.716mil)(6954.252mil,3604.686mil) on Top Overlay And Pad R23_R9-2(6995mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7035.748mil,3552.716mil)(7035.748mil,3604.686mil) on Top Overlay And Pad R23_R9-2(6995mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6954.252mil,3604.686mil)(7035.748mil,3604.686mil) on Top Overlay And Pad R23_R9-2(6995mil,3570.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6954.252mil,3465.316mil)(6954.252mil,3517.284mil) on Top Overlay And Pad R23_R9-1(6995mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7035.748mil,3465.316mil)(7035.748mil,3517.284mil) on Top Overlay And Pad R23_R9-1(6995mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6954.252mil,3465.316mil)(7035.748mil,3465.316mil) on Top Overlay And Pad R23_R9-1(6995mil,3499.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6934.252mil,3295.316mil)(6934.252mil,3347.284mil) on Top Overlay And Pad R22_R9-2(6975mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7015.748mil,3295.316mil)(7015.748mil,3347.284mil) on Top Overlay And Pad R22_R9-2(6975mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6934.252mil,3295.316mil)(7015.748mil,3295.316mil) on Top Overlay And Pad R22_R9-2(6975mil,3329.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6934.252mil,3382.716mil)(6934.252mil,3434.686mil) on Top Overlay And Pad R22_R9-1(6975mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7015.748mil,3382.716mil)(7015.748mil,3434.686mil) on Top Overlay And Pad R22_R9-1(6975mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6934.252mil,3434.686mil)(7015.748mil,3434.686mil) on Top Overlay And Pad R22_R9-1(6975mil,3400.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7009.686mil,3184.252mil)(7009.686mil,3265.748mil) on Top Overlay And Pad R21_R9-2(6975.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6957.716mil,3184.252mil)(7009.686mil,3184.252mil) on Top Overlay And Pad R21_R9-2(6975.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6957.716mil,3265.748mil)(7009.686mil,3265.748mil) on Top Overlay And Pad R21_R9-2(6975.04mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6870.316mil,3184.252mil)(6870.316mil,3265.748mil) on Top Overlay And Pad R21_R9-1(6904.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6870.316mil,3184.252mil)(6922.284mil,3184.252mil) on Top Overlay And Pad R21_R9-1(6904.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6870.316mil,3265.748mil)(6922.284mil,3265.748mil) on Top Overlay And Pad R21_R9-1(6904.96mil,3225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7105.316mil,3547.322mil)(7105.316mil,3628.818mil) on Top Overlay And Pad R24_R10-2(7139.96mil,3588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7105.316mil,3547.322mil)(7157.284mil,3547.322mil) on Top Overlay And Pad R24_R10-2(7139.96mil,3588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7105.316mil,3628.818mil)(7157.284mil,3628.818mil) on Top Overlay And Pad R24_R10-2(7139.96mil,3588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7244.686mil,3547.322mil)(7244.686mil,3628.818mil) on Top Overlay And Pad R24_R10-1(7210.04mil,3588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7192.716mil,3547.322mil)(7244.686mil,3547.322mil) on Top Overlay And Pad R24_R10-1(7210.04mil,3588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7192.716mil,3628.818mil)(7244.686mil,3628.818mil) on Top Overlay And Pad R24_R10-1(7210.04mil,3588.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (7232.48mil,3427.48mil)(7232.48mil,3459.566mil) on Top Overlay And Pad Q8_R10-1(7212.402mil,3502.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (7163.19mil,3488.504mil)(7186.812mil,3488.504mil) on Top Overlay And Pad Q8_R10-1(7212.402mil,3502.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.176mil < 10mil) Between Track (7117.52mil,3427.48mil)(7117.52mil,3459.566mil) on Top Overlay And Pad Q8_R10-2(7137.598mil,3502.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (7163.19mil,3488.504mil)(7186.812mil,3488.504mil) on Top Overlay And Pad Q8_R10-2(7137.598mil,3502.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7117.52mil,3427.48mil)(7143.504mil,3427.48mil) on Top Overlay And Pad Q8_R10-3(7175mil,3403.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7117.52mil,3427.48mil)(7143.504mil,3427.48mil) on Top Overlay And Pad Q8_R10-3(7175mil,3403.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7117.52mil,3427.48mil)(7143.504mil,3427.48mil) on Top Overlay And Pad Q8_R10-3(7175mil,3403.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.716mil < 10mil) Between Track (7206.496mil,3427.48mil)(7232.48mil,3427.48mil) on Top Overlay And Pad Q8_R10-3(7175mil,3403.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7264.252mil,3555.788mil)(7264.252mil,3607.756mil) on Top Overlay And Pad R23_R10-2(7305mil,3573.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7345.748mil,3555.788mil)(7345.748mil,3607.756mil) on Top Overlay And Pad R23_R10-2(7305mil,3573.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7264.252mil,3607.756mil)(7345.748mil,3607.756mil) on Top Overlay And Pad R23_R10-2(7305mil,3573.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7264.252mil,3468.386mil)(7264.252mil,3520.354mil) on Top Overlay And Pad R23_R10-1(7305mil,3503.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7345.748mil,3468.386mil)(7345.748mil,3520.354mil) on Top Overlay And Pad R23_R10-1(7305mil,3503.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7264.252mil,3468.386mil)(7345.748mil,3468.386mil) on Top Overlay And Pad R23_R10-1(7305mil,3503.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7244.252mil,3298.386mil)(7244.252mil,3350.354mil) on Top Overlay And Pad R22_R10-2(7285mil,3333.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7325.748mil,3298.386mil)(7325.748mil,3350.354mil) on Top Overlay And Pad R22_R10-2(7285mil,3333.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7244.252mil,3298.386mil)(7325.748mil,3298.386mil) on Top Overlay And Pad R22_R10-2(7285mil,3333.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7244.252mil,3385.788mil)(7244.252mil,3437.756mil) on Top Overlay And Pad R22_R10-1(7285mil,3403.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7325.748mil,3385.788mil)(7325.748mil,3437.756mil) on Top Overlay And Pad R22_R10-1(7285mil,3403.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7244.252mil,3437.756mil)(7325.748mil,3437.756mil) on Top Overlay And Pad R22_R10-1(7285mil,3403.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7267.716mil,3187.322mil)(7319.686mil,3187.322mil) on Top Overlay And Pad R21_R10-2(7285.04mil,3228.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7267.716mil,3268.818mil)(7319.686mil,3268.818mil) on Top Overlay And Pad R21_R10-2(7285.04mil,3228.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7319.686mil,3187.322mil)(7319.686mil,3268.818mil) on Top Overlay And Pad R21_R10-2(7285.04mil,3228.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7180.316mil,3187.322mil)(7232.284mil,3187.322mil) on Top Overlay And Pad R21_R10-1(7214.96mil,3228.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7180.316mil,3268.818mil)(7232.284mil,3268.818mil) on Top Overlay And Pad R21_R10-1(7214.96mil,3228.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7180.316mil,3187.322mil)(7180.316mil,3268.818mil) on Top Overlay And Pad R21_R10-1(7214.96mil,3228.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.667mil,2289.252mil)(195.889mil,2289.252mil) on Top Overlay And Pad C4-2(178.565mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (143.919mil,2305mil)(143.919mil,2355mil) on Top Overlay And Pad C4-2(178.565mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.667mil,2370.748mil)(195.889mil,2370.748mil) on Top Overlay And Pad C4-2(178.565mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (231.321mil,2289.252mil)(267.543mil,2289.252mil) on Top Overlay And Pad C4-1(248.645mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (231.321mil,2370.748mil)(267.541mil,2370.748mil) on Top Overlay And Pad C4-1(248.645mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (283.291mil,2305mil)(283.291mil,2355mil) on Top Overlay And Pad C4-1(248.645mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (103.369mil,2236.182mil)(103.369mil,2244.056mil) on Top Overlay And Pad D3-2(113.211mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (103.369mil,2125.944mil)(103.369mil,2133.818mil) on Top Overlay And Pad D3-2(113.211mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (166.361mil,2125.944mil)(166.361mil,2244.056mil) on Top Overlay And Pad D3-2(113.211mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,2244.056mil)(288.409mil,2244.056mil) on Top Overlay And Pad D3-2(113.211mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,2125.944mil)(288.409mil,2125.944mil) on Top Overlay And Pad D3-2(113.211mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (288.409mil,2236.182mil)(288.409mil,2244.056mil) on Top Overlay And Pad D3-1(278.567mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,2244.056mil)(288.409mil,2244.056mil) on Top Overlay And Pad D3-1(278.567mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (288.409mil,2125.944mil)(288.409mil,2133.818mil) on Top Overlay And Pad D3-1(278.567mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,2125.944mil)(288.409mil,2125.944mil) on Top Overlay And Pad D3-1(278.567mil,2185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.667mil,2019.252mil)(195.889mil,2019.252mil) on Top Overlay And Pad C2-2(178.565mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.667mil,2100.748mil)(195.889mil,2100.748mil) on Top Overlay And Pad C2-2(178.565mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (143.919mil,2035mil)(143.919mil,2085mil) on Top Overlay And Pad C2-2(178.565mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (231.321mil,2019.252mil)(267.543mil,2019.252mil) on Top Overlay And Pad C2-1(248.645mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (231.321mil,2100.748mil)(267.541mil,2100.748mil) on Top Overlay And Pad C2-1(248.645mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (283.291mil,2035mil)(283.291mil,2085mil) on Top Overlay And Pad C2-1(248.645mil,2060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (103.369mil,1991.182mil)(103.369mil,1999.056mil) on Top Overlay And Pad D2-2(113.211mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (103.369mil,1880.944mil)(103.369mil,1888.818mil) on Top Overlay And Pad D2-2(113.211mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (166.361mil,1880.944mil)(166.361mil,1999.056mil) on Top Overlay And Pad D2-2(113.211mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1999.056mil)(288.409mil,1999.056mil) on Top Overlay And Pad D2-2(113.211mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1880.944mil)(288.409mil,1880.944mil) on Top Overlay And Pad D2-2(113.211mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (288.409mil,1991.182mil)(288.409mil,1999.056mil) on Top Overlay And Pad D2-1(278.567mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1999.056mil)(288.409mil,1999.056mil) on Top Overlay And Pad D2-1(278.567mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (288.409mil,1880.944mil)(288.409mil,1888.818mil) on Top Overlay And Pad D2-1(278.567mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1880.944mil)(288.409mil,1880.944mil) on Top Overlay And Pad D2-1(278.567mil,1940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.667mil,1779.252mil)(195.889mil,1779.252mil) on Top Overlay And Pad C1-2(178.565mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (159.667mil,1860.748mil)(195.889mil,1860.748mil) on Top Overlay And Pad C1-2(178.565mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (143.919mil,1795mil)(143.919mil,1845mil) on Top Overlay And Pad C1-2(178.565mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (231.321mil,1779.252mil)(267.543mil,1779.252mil) on Top Overlay And Pad C1-1(248.645mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (231.321mil,1860.748mil)(267.541mil,1860.748mil) on Top Overlay And Pad C1-1(248.645mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (283.291mil,1795mil)(283.291mil,1845mil) on Top Overlay And Pad C1-1(248.645mil,1820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (103.369mil,1741.182mil)(103.369mil,1749.056mil) on Top Overlay And Pad D1-2(113.211mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (103.369mil,1630.944mil)(103.369mil,1638.818mil) on Top Overlay And Pad D1-2(113.211mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (166.361mil,1630.944mil)(166.361mil,1749.056mil) on Top Overlay And Pad D1-2(113.211mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1749.056mil)(288.409mil,1749.056mil) on Top Overlay And Pad D1-2(113.211mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1630.944mil)(288.409mil,1630.944mil) on Top Overlay And Pad D1-2(113.211mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (288.409mil,1741.182mil)(288.409mil,1749.056mil) on Top Overlay And Pad D1-1(278.567mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1749.056mil)(288.409mil,1749.056mil) on Top Overlay And Pad D1-1(278.567mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (288.409mil,1630.944mil)(288.409mil,1638.818mil) on Top Overlay And Pad D1-1(278.567mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (103.369mil,1630.944mil)(288.409mil,1630.944mil) on Top Overlay And Pad D1-1(278.567mil,1690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7354.252mil,1676.064mil)(7354.252mil,1712.284mil) on Top Overlay And Pad C27-2(7395mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7435.748mil,1676.062mil)(7435.748mil,1712.284mil) on Top Overlay And Pad C27-2(7395mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7370mil,1660.316mil)(7420mil,1660.316mil) on Top Overlay And Pad C27-2(7395mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7354.252mil,1747.716mil)(7354.252mil,1783.938mil) on Top Overlay And Pad C27-1(7395mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7435.748mil,1747.716mil)(7435.748mil,1783.938mil) on Top Overlay And Pad C27-1(7395mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7370mil,1799.686mil)(7420mil,1799.686mil) on Top Overlay And Pad C27-1(7395mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7069.252mil,1752.716mil)(7069.252mil,1788.938mil) on Top Overlay And Pad C28-2(7110mil,1770.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7150.748mil,1752.716mil)(7150.748mil,1788.938mil) on Top Overlay And Pad C28-2(7110mil,1770.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7085mil,1804.686mil)(7135mil,1804.686mil) on Top Overlay And Pad C28-2(7110mil,1770.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7085mil,1665.314mil)(7135mil,1665.314mil) on Top Overlay And Pad C28-1(7110mil,1699.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7069.252mil,1681.062mil)(7069.252mil,1717.284mil) on Top Overlay And Pad C28-1(7110mil,1699.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7150.748mil,1681.064mil)(7150.748mil,1717.284mil) on Top Overlay And Pad C28-1(7110mil,1699.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7200.088mil,1927.52mil)(7207.962mil,1927.52mil) on Top Overlay And Pad D22-2(7259.142mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7200.088mil,1742.48mil)(7200.088mil,1927.52mil) on Top Overlay And Pad D22-2(7259.142mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (7200.088mil,1864.528mil)(7318.198mil,1864.528mil) on Top Overlay And Pad D22-2(7259.142mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7310.324mil,1927.52mil)(7318.198mil,1927.52mil) on Top Overlay And Pad D22-2(7259.142mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7318.198mil,1742.48mil)(7318.198mil,1927.52mil) on Top Overlay And Pad D22-2(7259.142mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7200.088mil,1742.48mil)(7207.962mil,1742.48mil) on Top Overlay And Pad D22-1(7259.142mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7200.088mil,1742.48mil)(7200.088mil,1927.52mil) on Top Overlay And Pad D22-1(7259.142mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7310.324mil,1742.48mil)(7318.198mil,1742.48mil) on Top Overlay And Pad D22-1(7259.142mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7318.198mil,1742.48mil)(7318.198mil,1927.52mil) on Top Overlay And Pad D22-1(7259.142mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7576.18mil,1707.048mil)(7584.054mil,1707.048mil) on Top Overlay And Pad D23-2(7524.998mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7465.944mil,1707.048mil)(7465.944mil,1892.086mil) on Top Overlay And Pad D23-2(7524.998mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7584.054mil,1707.048mil)(7584.054mil,1892.086mil) on Top Overlay And Pad D23-2(7524.998mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7465.944mil,1707.048mil)(7473.818mil,1707.048mil) on Top Overlay And Pad D23-2(7524.998mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (7465.944mil,1770.04mil)(7584.054mil,1770.04mil) on Top Overlay And Pad D23-2(7524.998mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7576.18mil,1892.086mil)(7584.054mil,1892.086mil) on Top Overlay And Pad D23-1(7524.998mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7465.944mil,1707.048mil)(7465.944mil,1892.086mil) on Top Overlay And Pad D23-1(7524.998mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7584.054mil,1707.048mil)(7584.054mil,1892.086mil) on Top Overlay And Pad D23-1(7524.998mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7465.944mil,1892.086mil)(7473.818mil,1892.086mil) on Top Overlay And Pad D23-1(7524.998mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7439.322mil,2769.67mil)(7439.322mil,2805.89mil) on Top Overlay And Pad C26-2(7480.07mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7520.818mil,2769.67mil)(7520.818mil,2805.89mil) on Top Overlay And Pad C26-2(7480.07mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7455.07mil,2753.922mil)(7505.07mil,2753.922mil) on Top Overlay And Pad C26-2(7480.07mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7439.322mil,2841.322mil)(7439.322mil,2877.544mil) on Top Overlay And Pad C26-1(7480.07mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7520.818mil,2841.322mil)(7520.818mil,2877.544mil) on Top Overlay And Pad C26-1(7480.07mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7455.07mil,2893.292mil)(7505.07mil,2893.292mil) on Top Overlay And Pad C26-1(7480.07mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7575.944mil,2627.48mil)(7583.818mil,2627.48mil) on Top Overlay And Pad D20-2(7634.998mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7686.18mil,2627.48mil)(7694.054mil,2627.48mil) on Top Overlay And Pad D20-2(7634.998mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7575.944mil,2627.48mil)(7575.944mil,2812.52mil) on Top Overlay And Pad D20-2(7634.998mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7694.054mil,2627.48mil)(7694.054mil,2812.52mil) on Top Overlay And Pad D20-2(7634.998mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (7575.944mil,2690.472mil)(7694.054mil,2690.472mil) on Top Overlay And Pad D20-2(7634.998mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7575.944mil,2812.52mil)(7583.818mil,2812.52mil) on Top Overlay And Pad D20-1(7634.998mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7686.18mil,2812.52mil)(7694.054mil,2812.52mil) on Top Overlay And Pad D20-1(7634.998mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7575.944mil,2627.48mil)(7575.944mil,2812.52mil) on Top Overlay And Pad D20-1(7634.998mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7694.054mil,2627.48mil)(7694.054mil,2812.52mil) on Top Overlay And Pad D20-1(7634.998mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7304.824mil,2662.914mil)(7304.824mil,2847.952mil) on Top Overlay And Pad D21-2(7363.88mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7415.06mil,2847.952mil)(7422.934mil,2847.952mil) on Top Overlay And Pad D21-2(7363.88mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7422.934mil,2662.914mil)(7422.934mil,2847.952mil) on Top Overlay And Pad D21-2(7363.88mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7304.824mil,2847.952mil)(7312.698mil,2847.952mil) on Top Overlay And Pad D21-2(7363.88mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (7304.824mil,2784.96mil)(7422.934mil,2784.96mil) on Top Overlay And Pad D21-2(7363.88mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7415.06mil,2662.914mil)(7422.934mil,2662.914mil) on Top Overlay And Pad D21-1(7363.88mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7304.824mil,2662.914mil)(7304.824mil,2847.952mil) on Top Overlay And Pad D21-1(7363.88mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7422.934mil,2662.914mil)(7422.934mil,2847.952mil) on Top Overlay And Pad D21-1(7363.88mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7304.824mil,2662.914mil)(7312.698mil,2662.914mil) on Top Overlay And Pad D21-1(7363.88mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6824.252mil,1676.064mil)(6824.252mil,1712.284mil) on Top Overlay And Pad C23-2(6865mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6905.748mil,1676.062mil)(6905.748mil,1712.284mil) on Top Overlay And Pad C23-2(6865mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6840mil,1660.316mil)(6890mil,1660.316mil) on Top Overlay And Pad C23-2(6865mil,1694.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6824.252mil,1747.716mil)(6824.252mil,1783.938mil) on Top Overlay And Pad C23-1(6865mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6905.748mil,1747.716mil)(6905.748mil,1783.938mil) on Top Overlay And Pad C23-1(6865mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6840mil,1799.686mil)(6890mil,1799.686mil) on Top Overlay And Pad C23-1(6865mil,1765.04mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6534.386mil,1749.11mil)(6534.386mil,1785.332mil) on Top Overlay And Pad C24-2(6575.134mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6615.882mil,1749.11mil)(6615.882mil,1785.33mil) on Top Overlay And Pad C24-2(6575.134mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6550.134mil,1801.078mil)(6600.134mil,1801.078mil) on Top Overlay And Pad C24-2(6575.134mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6534.386mil,1677.456mil)(6534.386mil,1713.678mil) on Top Overlay And Pad C24-1(6575.134mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6615.882mil,1677.456mil)(6615.882mil,1713.678mil) on Top Overlay And Pad C24-1(6575.134mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6550.134mil,1661.708mil)(6600.134mil,1661.708mil) on Top Overlay And Pad C24-1(6575.134mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6778.612mil,1927.52mil)(6786.486mil,1927.52mil) on Top Overlay And Pad D18-2(6727.432mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6668.376mil,1742.48mil)(6668.376mil,1927.52mil) on Top Overlay And Pad D18-2(6727.432mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6786.486mil,1742.48mil)(6786.486mil,1927.52mil) on Top Overlay And Pad D18-2(6727.432mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6668.376mil,1927.52mil)(6676.25mil,1927.52mil) on Top Overlay And Pad D18-2(6727.432mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6668.376mil,1864.528mil)(6786.486mil,1864.528mil) on Top Overlay And Pad D18-2(6727.432mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6778.612mil,1742.48mil)(6786.486mil,1742.48mil) on Top Overlay And Pad D18-1(6727.432mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6668.376mil,1742.48mil)(6668.376mil,1927.52mil) on Top Overlay And Pad D18-1(6727.432mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6786.486mil,1742.48mil)(6786.486mil,1927.52mil) on Top Overlay And Pad D18-1(6727.432mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6668.376mil,1742.48mil)(6676.25mil,1742.48mil) on Top Overlay And Pad D18-1(6727.432mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6934.232mil,1707.048mil)(6942.106mil,1707.048mil) on Top Overlay And Pad D19-2(6993.286mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7044.468mil,1707.048mil)(7052.342mil,1707.048mil) on Top Overlay And Pad D19-2(6993.286mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6934.232mil,1707.048mil)(6934.232mil,1892.086mil) on Top Overlay And Pad D19-2(6993.286mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7052.342mil,1707.048mil)(7052.342mil,1892.086mil) on Top Overlay And Pad D19-2(6993.286mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6934.232mil,1770.04mil)(7052.342mil,1770.04mil) on Top Overlay And Pad D19-2(6993.286mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6934.232mil,1892.086mil)(6942.106mil,1892.086mil) on Top Overlay And Pad D19-1(6993.286mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7044.468mil,1892.086mil)(7052.342mil,1892.086mil) on Top Overlay And Pad D19-1(6993.286mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6934.232mil,1707.048mil)(6934.232mil,1892.086mil) on Top Overlay And Pad D19-1(6993.286mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7052.342mil,1707.048mil)(7052.342mil,1892.086mil) on Top Overlay And Pad D19-1(6993.286mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6625.964mil,2841.322mil)(6625.964mil,2877.544mil) on Top Overlay And Pad C21-2(6666.712mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6707.46mil,2841.322mil)(6707.46mil,2877.544mil) on Top Overlay And Pad C21-2(6666.712mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6641.712mil,2893.292mil)(6691.712mil,2893.292mil) on Top Overlay And Pad C21-2(6666.712mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6625.964mil,2769.67mil)(6625.964mil,2805.89mil) on Top Overlay And Pad C21-1(6666.712mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6707.46mil,2769.67mil)(6707.46mil,2805.89mil) on Top Overlay And Pad C21-1(6666.712mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6641.712mil,2753.922mil)(6691.712mil,2753.922mil) on Top Overlay And Pad C21-1(6666.712mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6897.084mil,2769.67mil)(6897.084mil,2805.89mil) on Top Overlay And Pad C22-2(6937.832mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6978.58mil,2769.67mil)(6978.58mil,2805.89mil) on Top Overlay And Pad C22-2(6937.832mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6912.832mil,2753.922mil)(6962.832mil,2753.922mil) on Top Overlay And Pad C22-2(6937.832mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6897.084mil,2841.322mil)(6897.084mil,2877.544mil) on Top Overlay And Pad C22-1(6937.832mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6978.58mil,2841.322mil)(6978.58mil,2877.544mil) on Top Overlay And Pad C22-1(6937.832mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6912.832mil,2893.292mil)(6962.832mil,2893.292mil) on Top Overlay And Pad C22-1(6937.832mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7033.706mil,2627.48mil)(7041.58mil,2627.48mil) on Top Overlay And Pad D16-2(7092.76mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7033.706mil,2627.48mil)(7033.706mil,2812.52mil) on Top Overlay And Pad D16-2(7092.76mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7143.942mil,2627.48mil)(7151.816mil,2627.48mil) on Top Overlay And Pad D16-2(7092.76mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7151.816mil,2627.48mil)(7151.816mil,2812.52mil) on Top Overlay And Pad D16-2(7092.76mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (7033.706mil,2690.472mil)(7151.816mil,2690.472mil) on Top Overlay And Pad D16-2(7092.76mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (7033.706mil,2812.52mil)(7041.58mil,2812.52mil) on Top Overlay And Pad D16-1(7092.76mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (7033.706mil,2627.48mil)(7033.706mil,2812.52mil) on Top Overlay And Pad D16-1(7092.76mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (7143.942mil,2812.52mil)(7151.816mil,2812.52mil) on Top Overlay And Pad D16-1(7092.76mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (7151.816mil,2627.48mil)(7151.816mil,2812.52mil) on Top Overlay And Pad D16-1(7092.76mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6872.824mil,2847.952mil)(6880.698mil,2847.952mil) on Top Overlay And Pad D17-2(6821.642mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6880.698mil,2662.914mil)(6880.698mil,2847.952mil) on Top Overlay And Pad D17-2(6821.642mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6762.588mil,2784.96mil)(6880.698mil,2784.96mil) on Top Overlay And Pad D17-2(6821.642mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6762.588mil,2847.952mil)(6770.462mil,2847.952mil) on Top Overlay And Pad D17-2(6821.642mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6762.588mil,2662.914mil)(6762.588mil,2847.952mil) on Top Overlay And Pad D17-2(6821.642mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6872.824mil,2662.914mil)(6880.698mil,2662.914mil) on Top Overlay And Pad D17-1(6821.642mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6880.698mil,2662.914mil)(6880.698mil,2847.952mil) on Top Overlay And Pad D17-1(6821.642mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6762.588mil,2662.914mil)(6770.462mil,2662.914mil) on Top Overlay And Pad D17-1(6821.642mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6762.588mil,2662.914mil)(6762.588mil,2847.952mil) on Top Overlay And Pad D17-1(6821.642mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6268.53mil,1677.456mil)(6268.53mil,1713.678mil) on Top Overlay And Pad C19-2(6309.278mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6350.026mil,1677.456mil)(6350.026mil,1713.678mil) on Top Overlay And Pad C19-2(6309.278mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6284.278mil,1661.708mil)(6334.278mil,1661.708mil) on Top Overlay And Pad C19-2(6309.278mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6268.53mil,1749.11mil)(6268.53mil,1785.33mil) on Top Overlay And Pad C19-1(6309.278mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6350.026mil,1749.11mil)(6350.026mil,1785.332mil) on Top Overlay And Pad C19-1(6309.278mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6284.278mil,1801.078mil)(6334.278mil,1801.078mil) on Top Overlay And Pad C19-1(6309.278mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6002.674mil,1749.11mil)(6002.674mil,1785.332mil) on Top Overlay And Pad C20-2(6043.422mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6084.17mil,1749.11mil)(6084.17mil,1785.33mil) on Top Overlay And Pad C20-2(6043.422mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6018.422mil,1801.078mil)(6068.422mil,1801.078mil) on Top Overlay And Pad C20-2(6043.422mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6002.674mil,1677.456mil)(6002.674mil,1713.678mil) on Top Overlay And Pad C20-1(6043.422mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6084.17mil,1677.456mil)(6084.17mil,1713.678mil) on Top Overlay And Pad C20-1(6043.422mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6018.422mil,1661.708mil)(6068.422mil,1661.708mil) on Top Overlay And Pad C20-1(6043.422mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6136.666mil,1927.52mil)(6144.54mil,1927.52mil) on Top Overlay And Pad D14-2(6195.72mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6246.902mil,1927.52mil)(6254.776mil,1927.52mil) on Top Overlay And Pad D14-2(6195.72mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6136.666mil,1742.48mil)(6136.666mil,1927.52mil) on Top Overlay And Pad D14-2(6195.72mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6254.776mil,1742.48mil)(6254.776mil,1927.52mil) on Top Overlay And Pad D14-2(6195.72mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6136.666mil,1864.528mil)(6254.776mil,1864.528mil) on Top Overlay And Pad D14-2(6195.72mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6136.666mil,1742.48mil)(6144.54mil,1742.48mil) on Top Overlay And Pad D14-1(6195.72mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6246.902mil,1742.48mil)(6254.776mil,1742.48mil) on Top Overlay And Pad D14-1(6195.72mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6136.666mil,1742.48mil)(6136.666mil,1927.52mil) on Top Overlay And Pad D14-1(6195.72mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6254.776mil,1742.48mil)(6254.776mil,1927.52mil) on Top Overlay And Pad D14-1(6195.72mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6402.52mil,1707.048mil)(6410.394mil,1707.048mil) on Top Overlay And Pad D15-2(6461.576mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6402.52mil,1707.048mil)(6402.52mil,1892.086mil) on Top Overlay And Pad D15-2(6461.576mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6512.756mil,1707.048mil)(6520.63mil,1707.048mil) on Top Overlay And Pad D15-2(6461.576mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6520.63mil,1707.048mil)(6520.63mil,1892.086mil) on Top Overlay And Pad D15-2(6461.576mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6402.52mil,1770.04mil)(6520.63mil,1770.04mil) on Top Overlay And Pad D15-2(6461.576mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6402.52mil,1892.086mil)(6410.394mil,1892.086mil) on Top Overlay And Pad D15-1(6461.576mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6402.52mil,1707.048mil)(6402.52mil,1892.086mil) on Top Overlay And Pad D15-1(6461.576mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6512.756mil,1892.086mil)(6520.63mil,1892.086mil) on Top Overlay And Pad D15-1(6461.576mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6520.63mil,1707.048mil)(6520.63mil,1892.086mil) on Top Overlay And Pad D15-1(6461.576mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6083.728mil,2841.322mil)(6083.728mil,2877.544mil) on Top Overlay And Pad C17-2(6124.476mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6165.224mil,2841.322mil)(6165.224mil,2877.544mil) on Top Overlay And Pad C17-2(6124.476mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6099.476mil,2893.292mil)(6149.476mil,2893.292mil) on Top Overlay And Pad C17-2(6124.476mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6083.728mil,2769.67mil)(6083.728mil,2805.89mil) on Top Overlay And Pad C17-1(6124.476mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6165.224mil,2769.67mil)(6165.224mil,2805.89mil) on Top Overlay And Pad C17-1(6124.476mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6099.476mil,2753.922mil)(6149.476mil,2753.922mil) on Top Overlay And Pad C17-1(6124.476mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6354.846mil,2769.67mil)(6354.846mil,2805.89mil) on Top Overlay And Pad C18-2(6395.594mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (6370.594mil,2753.922mil)(6420.594mil,2753.922mil) on Top Overlay And Pad C18-2(6395.594mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6436.342mil,2769.67mil)(6436.342mil,2805.89mil) on Top Overlay And Pad C18-2(6395.594mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6370.594mil,2893.292mil)(6420.594mil,2893.292mil) on Top Overlay And Pad C18-1(6395.594mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6354.846mil,2841.322mil)(6354.846mil,2877.544mil) on Top Overlay And Pad C18-1(6395.594mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6436.342mil,2841.322mil)(6436.342mil,2877.544mil) on Top Overlay And Pad C18-1(6395.594mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6491.468mil,2627.48mil)(6499.342mil,2627.48mil) on Top Overlay And Pad D12-2(6550.524mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6491.468mil,2627.48mil)(6491.468mil,2812.52mil) on Top Overlay And Pad D12-2(6550.524mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6601.704mil,2627.48mil)(6609.578mil,2627.48mil) on Top Overlay And Pad D12-2(6550.524mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6491.468mil,2690.472mil)(6609.578mil,2690.472mil) on Top Overlay And Pad D12-2(6550.524mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6609.578mil,2627.48mil)(6609.578mil,2812.52mil) on Top Overlay And Pad D12-2(6550.524mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6491.468mil,2812.52mil)(6499.342mil,2812.52mil) on Top Overlay And Pad D12-1(6550.524mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6491.468mil,2627.48mil)(6491.468mil,2812.52mil) on Top Overlay And Pad D12-1(6550.524mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6601.704mil,2812.52mil)(6609.578mil,2812.52mil) on Top Overlay And Pad D12-1(6550.524mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6609.578mil,2627.48mil)(6609.578mil,2812.52mil) on Top Overlay And Pad D12-1(6550.524mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6220.35mil,2847.952mil)(6228.224mil,2847.952mil) on Top Overlay And Pad D13-2(6279.404mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6220.35mil,2662.914mil)(6220.35mil,2847.952mil) on Top Overlay And Pad D13-2(6279.404mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6330.586mil,2847.952mil)(6338.46mil,2847.952mil) on Top Overlay And Pad D13-2(6279.404mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6338.46mil,2662.914mil)(6338.46mil,2847.952mil) on Top Overlay And Pad D13-2(6279.404mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (6220.35mil,2784.96mil)(6338.46mil,2784.96mil) on Top Overlay And Pad D13-2(6279.404mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6220.35mil,2662.914mil)(6228.224mil,2662.914mil) on Top Overlay And Pad D13-1(6279.404mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (6330.586mil,2662.914mil)(6338.46mil,2662.914mil) on Top Overlay And Pad D13-1(6279.404mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6220.35mil,2662.914mil)(6220.35mil,2847.952mil) on Top Overlay And Pad D13-1(6279.404mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (6338.46mil,2662.914mil)(6338.46mil,2847.952mil) on Top Overlay And Pad D13-1(6279.404mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5736.818mil,1677.456mil)(5736.818mil,1713.678mil) on Top Overlay And Pad C15-2(5777.566mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5818.314mil,1677.456mil)(5818.314mil,1713.678mil) on Top Overlay And Pad C15-2(5777.566mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5752.566mil,1661.708mil)(5802.566mil,1661.708mil) on Top Overlay And Pad C15-2(5777.566mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5736.818mil,1749.11mil)(5736.818mil,1785.33mil) on Top Overlay And Pad C15-1(5777.566mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5818.314mil,1749.11mil)(5818.314mil,1785.332mil) on Top Overlay And Pad C15-1(5777.566mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5752.566mil,1801.078mil)(5802.566mil,1801.078mil) on Top Overlay And Pad C15-1(5777.566mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5470.964mil,1749.11mil)(5470.964mil,1785.332mil) on Top Overlay And Pad C16-2(5511.712mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5552.46mil,1749.11mil)(5552.46mil,1785.33mil) on Top Overlay And Pad C16-2(5511.712mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5486.712mil,1801.078mil)(5536.712mil,1801.078mil) on Top Overlay And Pad C16-2(5511.712mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5470.964mil,1677.456mil)(5470.964mil,1713.678mil) on Top Overlay And Pad C16-1(5511.712mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5552.46mil,1677.456mil)(5552.46mil,1713.678mil) on Top Overlay And Pad C16-1(5511.712mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5486.712mil,1661.708mil)(5536.712mil,1661.708mil) on Top Overlay And Pad C16-1(5511.712mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5604.954mil,1927.52mil)(5612.828mil,1927.52mil) on Top Overlay And Pad D10-2(5664.008mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5604.954mil,1742.48mil)(5604.954mil,1927.52mil) on Top Overlay And Pad D10-2(5664.008mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5604.954mil,1864.528mil)(5723.064mil,1864.528mil) on Top Overlay And Pad D10-2(5664.008mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5715.19mil,1927.52mil)(5723.064mil,1927.52mil) on Top Overlay And Pad D10-2(5664.008mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5723.064mil,1742.48mil)(5723.064mil,1927.52mil) on Top Overlay And Pad D10-2(5664.008mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5604.954mil,1742.48mil)(5612.828mil,1742.48mil) on Top Overlay And Pad D10-1(5664.008mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5604.954mil,1742.48mil)(5604.954mil,1927.52mil) on Top Overlay And Pad D10-1(5664.008mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5715.19mil,1742.48mil)(5723.064mil,1742.48mil) on Top Overlay And Pad D10-1(5664.008mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5723.064mil,1742.48mil)(5723.064mil,1927.52mil) on Top Overlay And Pad D10-1(5664.008mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5981.046mil,1707.048mil)(5988.92mil,1707.048mil) on Top Overlay And Pad D11-2(5929.864mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5988.92mil,1707.048mil)(5988.92mil,1892.086mil) on Top Overlay And Pad D11-2(5929.864mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5870.81mil,1707.048mil)(5878.684mil,1707.048mil) on Top Overlay And Pad D11-2(5929.864mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5870.81mil,1770.04mil)(5988.92mil,1770.04mil) on Top Overlay And Pad D11-2(5929.864mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5870.81mil,1707.048mil)(5870.81mil,1892.086mil) on Top Overlay And Pad D11-2(5929.864mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5981.046mil,1892.086mil)(5988.92mil,1892.086mil) on Top Overlay And Pad D11-1(5929.864mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5988.92mil,1707.048mil)(5988.92mil,1892.086mil) on Top Overlay And Pad D11-1(5929.864mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5870.81mil,1892.086mil)(5878.684mil,1892.086mil) on Top Overlay And Pad D11-1(5929.864mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5870.81mil,1707.048mil)(5870.81mil,1892.086mil) on Top Overlay And Pad D11-1(5929.864mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5541.49mil,2841.322mil)(5541.49mil,2877.544mil) on Top Overlay And Pad C13-2(5582.238mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5622.986mil,2841.322mil)(5622.986mil,2877.544mil) on Top Overlay And Pad C13-2(5582.238mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5557.238mil,2893.292mil)(5607.238mil,2893.292mil) on Top Overlay And Pad C13-2(5582.238mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5541.49mil,2769.67mil)(5541.49mil,2805.89mil) on Top Overlay And Pad C13-1(5582.238mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5622.986mil,2769.67mil)(5622.986mil,2805.89mil) on Top Overlay And Pad C13-1(5582.238mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5557.238mil,2753.922mil)(5607.238mil,2753.922mil) on Top Overlay And Pad C13-1(5582.238mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5812.608mil,2769.67mil)(5812.608mil,2805.89mil) on Top Overlay And Pad C14-2(5853.356mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5894.104mil,2769.67mil)(5894.104mil,2805.89mil) on Top Overlay And Pad C14-2(5853.356mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5828.356mil,2753.922mil)(5878.356mil,2753.922mil) on Top Overlay And Pad C14-2(5853.356mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5812.608mil,2841.322mil)(5812.608mil,2877.544mil) on Top Overlay And Pad C14-1(5853.356mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5894.104mil,2841.322mil)(5894.104mil,2877.544mil) on Top Overlay And Pad C14-1(5853.356mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5828.356mil,2893.292mil)(5878.356mil,2893.292mil) on Top Overlay And Pad C14-1(5853.356mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6059.466mil,2627.48mil)(6067.34mil,2627.48mil) on Top Overlay And Pad D8-2(6008.286mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5949.23mil,2627.48mil)(5949.23mil,2812.52mil) on Top Overlay And Pad D8-2(6008.286mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6067.34mil,2627.48mil)(6067.34mil,2812.52mil) on Top Overlay And Pad D8-2(6008.286mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5949.23mil,2627.48mil)(5957.104mil,2627.48mil) on Top Overlay And Pad D8-2(6008.286mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5949.23mil,2690.472mil)(6067.34mil,2690.472mil) on Top Overlay And Pad D8-2(6008.286mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (6059.466mil,2812.52mil)(6067.34mil,2812.52mil) on Top Overlay And Pad D8-1(6008.286mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5949.23mil,2627.48mil)(5949.23mil,2812.52mil) on Top Overlay And Pad D8-1(6008.286mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (6067.34mil,2627.48mil)(6067.34mil,2812.52mil) on Top Overlay And Pad D8-1(6008.286mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5949.23mil,2812.52mil)(5957.104mil,2812.52mil) on Top Overlay And Pad D8-1(6008.286mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5205.108mil,1677.456mil)(5205.108mil,1713.678mil) on Top Overlay And Pad C11-2(5245.856mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5286.604mil,1677.456mil)(5286.604mil,1713.678mil) on Top Overlay And Pad C11-2(5245.856mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5220.856mil,1661.708mil)(5270.856mil,1661.708mil) on Top Overlay And Pad C11-2(5245.856mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5205.108mil,1749.11mil)(5205.108mil,1785.33mil) on Top Overlay And Pad C11-1(5245.856mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5286.604mil,1749.11mil)(5286.604mil,1785.332mil) on Top Overlay And Pad C11-1(5245.856mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5220.856mil,1801.078mil)(5270.856mil,1801.078mil) on Top Overlay And Pad C11-1(5245.856mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4939.252mil,1749.11mil)(4939.252mil,1785.332mil) on Top Overlay And Pad C12-2(4980mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5020.748mil,1749.11mil)(5020.748mil,1785.33mil) on Top Overlay And Pad C12-2(4980mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (4955mil,1801.078mil)(5005mil,1801.078mil) on Top Overlay And Pad C12-2(4980mil,1766.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4939.252mil,1677.456mil)(4939.252mil,1713.678mil) on Top Overlay And Pad C12-1(4980mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5020.748mil,1677.456mil)(5020.748mil,1713.678mil) on Top Overlay And Pad C12-1(4980mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4955mil,1661.708mil)(5005mil,1661.708mil) on Top Overlay And Pad C12-1(4980mil,1696.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5183.478mil,1927.52mil)(5191.352mil,1927.52mil) on Top Overlay And Pad D6-2(5132.298mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5191.352mil,1742.48mil)(5191.352mil,1927.52mil) on Top Overlay And Pad D6-2(5132.298mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5073.242mil,1927.52mil)(5081.116mil,1927.52mil) on Top Overlay And Pad D6-2(5132.298mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5073.242mil,1742.48mil)(5073.242mil,1927.52mil) on Top Overlay And Pad D6-2(5132.298mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5073.242mil,1864.528mil)(5191.352mil,1864.528mil) on Top Overlay And Pad D6-2(5132.298mil,1917.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5183.478mil,1742.48mil)(5191.352mil,1742.48mil) on Top Overlay And Pad D6-1(5132.298mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5191.352mil,1742.48mil)(5191.352mil,1927.52mil) on Top Overlay And Pad D6-1(5132.298mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5073.242mil,1742.48mil)(5081.116mil,1742.48mil) on Top Overlay And Pad D6-1(5132.298mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5073.242mil,1742.48mil)(5073.242mil,1927.52mil) on Top Overlay And Pad D6-1(5132.298mil,1752.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5339.098mil,1707.048mil)(5346.972mil,1707.048mil) on Top Overlay And Pad D7-2(5398.154mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5449.334mil,1707.048mil)(5457.208mil,1707.048mil) on Top Overlay And Pad D7-2(5398.154mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5339.098mil,1707.048mil)(5339.098mil,1892.086mil) on Top Overlay And Pad D7-2(5398.154mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5457.208mil,1707.048mil)(5457.208mil,1892.086mil) on Top Overlay And Pad D7-2(5398.154mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5339.098mil,1770.04mil)(5457.208mil,1770.04mil) on Top Overlay And Pad D7-2(5398.154mil,1716.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5339.098mil,1892.086mil)(5346.972mil,1892.086mil) on Top Overlay And Pad D7-1(5398.154mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5449.334mil,1892.086mil)(5457.208mil,1892.086mil) on Top Overlay And Pad D7-1(5398.154mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5339.098mil,1707.048mil)(5339.098mil,1892.086mil) on Top Overlay And Pad D7-1(5398.154mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5457.208mil,1707.048mil)(5457.208mil,1892.086mil) on Top Overlay And Pad D7-1(5398.154mil,1882.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5015mil,2893.292mil)(5065mil,2893.292mil) on Top Overlay And Pad C9-2(5040mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4999.252mil,2841.322mil)(4999.252mil,2877.544mil) on Top Overlay And Pad C9-2(5040mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5080.748mil,2841.322mil)(5080.748mil,2877.544mil) on Top Overlay And Pad C9-2(5040mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5015mil,2753.922mil)(5065mil,2753.922mil) on Top Overlay And Pad C9-1(5040mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4999.252mil,2769.67mil)(4999.252mil,2805.89mil) on Top Overlay And Pad C9-1(5040mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5080.748mil,2769.67mil)(5080.748mil,2805.89mil) on Top Overlay And Pad C9-1(5040mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5270.37mil,2769.67mil)(5270.37mil,2805.89mil) on Top Overlay And Pad C10-2(5311.118mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5351.866mil,2769.67mil)(5351.866mil,2805.89mil) on Top Overlay And Pad C10-2(5311.118mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (5286.118mil,2753.922mil)(5336.118mil,2753.922mil) on Top Overlay And Pad C10-2(5311.118mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5270.37mil,2841.322mil)(5270.37mil,2877.544mil) on Top Overlay And Pad C10-1(5311.118mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5351.866mil,2841.322mil)(5351.866mil,2877.544mil) on Top Overlay And Pad C10-1(5311.118mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5286.118mil,2893.292mil)(5336.118mil,2893.292mil) on Top Overlay And Pad C10-1(5311.118mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5517.23mil,2627.48mil)(5525.104mil,2627.48mil) on Top Overlay And Pad D4-2(5466.048mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5525.104mil,2627.48mil)(5525.104mil,2812.52mil) on Top Overlay And Pad D4-2(5466.048mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5406.994mil,2627.48mil)(5414.868mil,2627.48mil) on Top Overlay And Pad D4-2(5466.048mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5406.994mil,2627.48mil)(5406.994mil,2812.52mil) on Top Overlay And Pad D4-2(5466.048mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5406.994mil,2690.472mil)(5525.104mil,2690.472mil) on Top Overlay And Pad D4-2(5466.048mil,2637.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5517.23mil,2812.52mil)(5525.104mil,2812.52mil) on Top Overlay And Pad D4-1(5466.048mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5525.104mil,2627.48mil)(5525.104mil,2812.52mil) on Top Overlay And Pad D4-1(5466.048mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5406.994mil,2812.52mil)(5414.868mil,2812.52mil) on Top Overlay And Pad D4-1(5466.048mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5406.994mil,2627.48mil)(5406.994mil,2812.52mil) on Top Overlay And Pad D4-1(5466.048mil,2802.678mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5135.874mil,2847.952mil)(5143.748mil,2847.952mil) on Top Overlay And Pad D5-2(5194.93mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5135.874mil,2662.914mil)(5135.874mil,2847.952mil) on Top Overlay And Pad D5-2(5194.93mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5253.984mil,2662.914mil)(5253.984mil,2847.952mil) on Top Overlay And Pad D5-2(5194.93mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5135.874mil,2784.96mil)(5253.984mil,2784.96mil) on Top Overlay And Pad D5-2(5194.93mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5246.11mil,2847.952mil)(5253.984mil,2847.952mil) on Top Overlay And Pad D5-2(5194.93mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5135.874mil,2662.914mil)(5143.748mil,2662.914mil) on Top Overlay And Pad D5-1(5194.93mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5135.874mil,2662.914mil)(5135.874mil,2847.952mil) on Top Overlay And Pad D5-1(5194.93mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5253.984mil,2662.914mil)(5253.984mil,2847.952mil) on Top Overlay And Pad D5-1(5194.93mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5246.11mil,2662.914mil)(5253.984mil,2662.914mil) on Top Overlay And Pad D5-1(5194.93mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7183.95mil,2893.292mil)(7233.95mil,2893.292mil) on Top Overlay And Pad C25-2(7208.95mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7168.202mil,2841.322mil)(7168.202mil,2877.544mil) on Top Overlay And Pad C25-2(7208.95mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7249.698mil,2841.322mil)(7249.698mil,2877.544mil) on Top Overlay And Pad C25-2(7208.95mil,2858.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (7183.95mil,2753.922mil)(7233.95mil,2753.922mil) on Top Overlay And Pad C25-1(7208.95mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7168.202mil,2769.67mil)(7168.202mil,2805.89mil) on Top Overlay And Pad C25-1(7208.95mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7249.698mil,2769.67mil)(7249.698mil,2805.89mil) on Top Overlay And Pad C25-1(7208.95mil,2788.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5678.112mil,2847.952mil)(5685.986mil,2847.952mil) on Top Overlay And Pad D9-2(5737.166mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5678.112mil,2662.914mil)(5678.112mil,2847.952mil) on Top Overlay And Pad D9-2(5737.166mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5788.348mil,2847.952mil)(5796.222mil,2847.952mil) on Top Overlay And Pad D9-2(5737.166mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5796.222mil,2662.914mil)(5796.222mil,2847.952mil) on Top Overlay And Pad D9-2(5737.166mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 10mil) Between Track (5678.112mil,2784.96mil)(5796.222mil,2784.96mil) on Top Overlay And Pad D9-2(5737.166mil,2838.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.81mil < 10mil) Between Track (5678.112mil,2662.914mil)(5685.986mil,2662.914mil) on Top Overlay And Pad D9-1(5737.166mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Track (5678.112mil,2662.914mil)(5678.112mil,2847.952mil) on Top Overlay And Pad D9-1(5737.166mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.812mil < 10mil) Between Track (5788.348mil,2662.914mil)(5796.222mil,2662.914mil) on Top Overlay And Pad D9-1(5737.166mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.686mil < 10mil) Between Track (5796.222mil,2662.914mil)(5796.222mil,2847.952mil) on Top Overlay And Pad D9-1(5737.166mil,2672.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4291.063mil,2389.252mil)(4327.283mil,2389.252mil) on Top Overlay And Pad C46-2(4309.961mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4291.063mil,2470.748mil)(4327.283mil,2470.748mil) on Top Overlay And Pad C46-2(4309.961mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4275.315mil,2405mil)(4275.315mil,2455mil) on Top Overlay And Pad C46-2(4309.961mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4414.685mil,2405mil)(4414.685mil,2455mil) on Top Overlay And Pad C46-1(4380.039mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4362.717mil,2389.252mil)(4398.937mil,2389.252mil) on Top Overlay And Pad C46-1(4380.039mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4362.717mil,2470.748mil)(4398.937mil,2470.748mil) on Top Overlay And Pad C46-1(4380.039mil,2430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3854.252mil,3076.063mil)(3854.252mil,3112.284mil) on Top Overlay And Pad C41-2(3895mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3935.748mil,3076.063mil)(3935.748mil,3112.283mil) on Top Overlay And Pad C41-2(3895mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3870mil,3060.315mil)(3920mil,3060.315mil) on Top Overlay And Pad C41-2(3895mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3854.252mil,3147.716mil)(3854.252mil,3183.937mil) on Top Overlay And Pad C41-1(3895mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3935.748mil,3147.717mil)(3935.748mil,3183.937mil) on Top Overlay And Pad C41-1(3895mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3870mil,3199.685mil)(3920mil,3199.685mil) on Top Overlay And Pad C41-1(3895mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4291.063mil,2174.252mil)(4327.283mil,2174.252mil) on Top Overlay And Pad C42-2(4309.961mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4291.063mil,2255.748mil)(4327.283mil,2255.748mil) on Top Overlay And Pad C42-2(4309.961mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4275.315mil,2190mil)(4275.315mil,2240mil) on Top Overlay And Pad C42-2(4309.961mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4414.685mil,2190mil)(4414.685mil,2240mil) on Top Overlay And Pad C42-1(4380.039mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4362.717mil,2174.252mil)(4398.937mil,2174.252mil) on Top Overlay And Pad C42-1(4380.039mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4362.717mil,2255.748mil)(4398.937mil,2255.748mil) on Top Overlay And Pad C42-1(4380.039mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3335mil,3060.315mil)(3385mil,3060.315mil) on Top Overlay And Pad C36-2(3360mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3400.748mil,3076.063mil)(3400.748mil,3112.283mil) on Top Overlay And Pad C36-2(3360mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3319.252mil,3076.063mil)(3319.252mil,3112.284mil) on Top Overlay And Pad C36-2(3360mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3335mil,3199.685mil)(3385mil,3199.685mil) on Top Overlay And Pad C36-1(3360mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3400.748mil,3147.717mil)(3400.748mil,3183.937mil) on Top Overlay And Pad C36-1(3360mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3319.252mil,3147.716mil)(3319.252mil,3183.937mil) on Top Overlay And Pad C36-1(3360mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3519.252mil,3076.063mil)(3519.252mil,3112.284mil) on Top Overlay And Pad C37-2(3560mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3600.748mil,3076.063mil)(3600.748mil,3112.283mil) on Top Overlay And Pad C37-2(3560mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3535mil,3060.315mil)(3585mil,3060.315mil) on Top Overlay And Pad C37-2(3560mil,3094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3519.252mil,3147.716mil)(3519.252mil,3183.937mil) on Top Overlay And Pad C37-1(3560mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3600.748mil,3147.717mil)(3600.748mil,3183.937mil) on Top Overlay And Pad C37-1(3560mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3535mil,3199.685mil)(3585mil,3199.685mil) on Top Overlay And Pad C37-1(3560mil,3165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085mil,3060.354mil)(3135mil,3060.354mil) on Top Overlay And Pad C35-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3069.252mil,3076.102mil)(3069.252mil,3112.323mil) on Top Overlay And Pad C35-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3150.748mil,3076.102mil)(3150.748mil,3112.323mil) on Top Overlay And Pad C35-2(3110mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085mil,3199.724mil)(3135mil,3199.724mil) on Top Overlay And Pad C35-1(3110mil,3165.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3069.252mil,3147.756mil)(3069.252mil,3183.976mil) on Top Overlay And Pad C35-1(3110mil,3165.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3150.748mil,3147.756mil)(3150.748mil,3183.977mil) on Top Overlay And Pad C35-1(3110mil,3165.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3349.252mil,1547.717mil)(3349.252mil,1583.937mil) on Top Overlay And Pad C32-2(3390mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3430.748mil,1547.716mil)(3430.748mil,1583.937mil) on Top Overlay And Pad C32-2(3390mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3365mil,1599.685mil)(3415mil,1599.685mil) on Top Overlay And Pad C32-2(3390mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3349.252mil,1476.063mil)(3349.252mil,1512.283mil) on Top Overlay And Pad C32-1(3390mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3430.748mil,1476.063mil)(3430.748mil,1512.284mil) on Top Overlay And Pad C32-1(3390mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3365mil,1460.315mil)(3415mil,1460.315mil) on Top Overlay And Pad C32-1(3390mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3784.252mil,1547.717mil)(3784.252mil,1583.937mil) on Top Overlay And Pad C33-2(3825mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3865.748mil,1547.716mil)(3865.748mil,1583.937mil) on Top Overlay And Pad C33-2(3825mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800mil,1599.685mil)(3850mil,1599.685mil) on Top Overlay And Pad C33-2(3825mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3784.252mil,1476.063mil)(3784.252mil,1512.283mil) on Top Overlay And Pad C33-1(3825mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3865.748mil,1476.063mil)(3865.748mil,1512.284mil) on Top Overlay And Pad C33-1(3825mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3800mil,1460.315mil)(3850mil,1460.315mil) on Top Overlay And Pad C33-1(3825mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3114.252mil,1547.717mil)(3114.252mil,1583.937mil) on Top Overlay And Pad C30-2(3155mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3195.748mil,1547.716mil)(3195.748mil,1583.937mil) on Top Overlay And Pad C30-2(3155mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3130mil,1599.685mil)(3180mil,1599.685mil) on Top Overlay And Pad C30-2(3155mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3114.252mil,1476.063mil)(3114.252mil,1512.283mil) on Top Overlay And Pad C30-1(3155mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3195.748mil,1476.063mil)(3195.748mil,1512.284mil) on Top Overlay And Pad C30-1(3155mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3130mil,1460.315mil)(3180mil,1460.315mil) on Top Overlay And Pad C30-1(3155mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3589.252mil,1547.717mil)(3589.252mil,1583.937mil) on Top Overlay And Pad C31-2(3630mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.748mil,1547.716mil)(3670.748mil,1583.937mil) on Top Overlay And Pad C31-2(3630mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3605mil,1599.685mil)(3655mil,1599.685mil) on Top Overlay And Pad C31-2(3630mil,1565.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3589.252mil,1476.063mil)(3589.252mil,1512.283mil) on Top Overlay And Pad C31-1(3630mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3670.748mil,1476.063mil)(3670.748mil,1512.284mil) on Top Overlay And Pad C31-1(3630mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3605mil,1460.315mil)(3655mil,1460.315mil) on Top Overlay And Pad C31-1(3630mil,1494.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3529.686mil,3369.252mil)(3529.686mil,3450.748mil) on Top Overlay And Pad R26-2(3495.04mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3369.252mil)(3529.686mil,3369.252mil) on Top Overlay And Pad R26-2(3495.04mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3450.748mil)(3529.686mil,3450.748mil) on Top Overlay And Pad R26-2(3495.04mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3390.316mil,3369.252mil)(3390.316mil,3450.748mil) on Top Overlay And Pad R26-1(3424.96mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3369.252mil)(3442.284mil,3369.252mil) on Top Overlay And Pad R26-1(3424.96mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3450.748mil)(3442.284mil,3450.748mil) on Top Overlay And Pad R26-1(3424.96mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3529.686mil,3469.252mil)(3529.686mil,3550.748mil) on Top Overlay And Pad R25-2(3495.04mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3469.252mil)(3529.686mil,3469.252mil) on Top Overlay And Pad R25-2(3495.04mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3477.716mil,3550.748mil)(3529.686mil,3550.748mil) on Top Overlay And Pad R25-2(3495.04mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Track (3390.316mil,3469.252mil)(3390.316mil,3550.748mil) on Top Overlay And Pad R25-1(3424.96mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3469.252mil)(3442.284mil,3469.252mil) on Top Overlay And Pad R25-1(3424.96mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3390.316mil,3550.748mil)(3442.284mil,3550.748mil) on Top Overlay And Pad R25-1(3424.96mil,3510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2709.685mil,2345mil)(2709.685mil,2395mil) on Top Overlay And Pad C34-2(2675.039mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2657.716mil,2329.252mil)(2693.937mil,2329.252mil) on Top Overlay And Pad C34-2(2675.039mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2657.717mil,2410.748mil)(2693.937mil,2410.748mil) on Top Overlay And Pad C34-2(2675.039mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2570.315mil,2345mil)(2570.315mil,2395mil) on Top Overlay And Pad C34-1(2604.961mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2586.063mil,2329.252mil)(2622.284mil,2329.252mil) on Top Overlay And Pad C34-1(2604.961mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2586.063mil,2410.748mil)(2622.283mil,2410.748mil) on Top Overlay And Pad C34-1(2604.961mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (1773.072mil,2409.37mil)(1873.464mil,2409.37mil) on Top Overlay And Pad U4-0(1590mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.745mil < 10mil) Between Track (1773.072mil,2830.63mil)(1873.464mil,2830.63mil) on Top Overlay And Pad U4-0(1590mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1904.96mil,2738.11mil)(1904.96mil,2769.606mil) on Top Overlay And Pad U4-5(1995.512mil,2753.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1877.402mil,2738.11mil)(1904.96mil,2738.11mil) on Top Overlay And Pad U4-5(1995.512mil,2753.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1873.464mil,2769.606mil)(1904.96mil,2769.606mil) on Top Overlay And Pad U4-5(1995.512mil,2753.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1904.96mil,2671.182mil)(1904.96mil,2702.678mil) on Top Overlay And Pad U4-4(1995.512mil,2686.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1873.464mil,2702.678mil)(1904.96mil,2702.678mil) on Top Overlay And Pad U4-4(1995.512mil,2686.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1877.402mil,2671.182mil)(1904.96mil,2671.182mil) on Top Overlay And Pad U4-4(1995.512mil,2686.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1904.96mil,2604.252mil)(1904.96mil,2635.748mil) on Top Overlay And Pad U4-3(1995.512mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1873.464mil,2635.748mil)(1904.96mil,2635.748mil) on Top Overlay And Pad U4-3(1995.512mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1877.402mil,2604.252mil)(1904.96mil,2604.252mil) on Top Overlay And Pad U4-3(1995.512mil,2620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1904.96mil,2537.322mil)(1904.96mil,2568.818mil) on Top Overlay And Pad U4-2(1995.512mil,2553.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1877.402mil,2537.322mil)(1904.96mil,2537.322mil) on Top Overlay And Pad U4-2(1995.512mil,2553.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1873.464mil,2568.818mil)(1904.96mil,2568.818mil) on Top Overlay And Pad U4-2(1995.512mil,2553.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1904.96mil,2470.394mil)(1904.96mil,2501.89mil) on Top Overlay And Pad U4-1(1995.512mil,2486.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1873.464mil,2501.89mil)(1904.96mil,2501.89mil) on Top Overlay And Pad U4-1(1995.512mil,2486.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.749mil < 10mil) Between Track (1877.402mil,2470.394mil)(1904.96mil,2470.394mil) on Top Overlay And Pad U4-1(1995.512mil,2486.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2239.252mil,947.717mil)(2239.252mil,983.937mil) on Top Overlay And Pad C5-2(2280mil,965.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2320.748mil,947.716mil)(2320.748mil,983.937mil) on Top Overlay And Pad C5-2(2280mil,965.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2255mil,999.685mil)(2305mil,999.685mil) on Top Overlay And Pad C5-2(2280mil,965.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2239.252mil,876.063mil)(2239.252mil,912.283mil) on Top Overlay And Pad C5-1(2280mil,894.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2320.748mil,876.063mil)(2320.748mil,912.284mil) on Top Overlay And Pad C5-1(2280mil,894.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2255mil,860.315mil)(2305mil,860.315mil) on Top Overlay And Pad C5-1(2280mil,894.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2339.252mil,806.063mil)(2339.252mil,842.284mil) on Top Overlay And Pad C3-2(2380mil,824.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2420.748mil,806.063mil)(2420.748mil,842.283mil) on Top Overlay And Pad C3-2(2380mil,824.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2355mil,790.315mil)(2405mil,790.315mil) on Top Overlay And Pad C3-2(2380mil,824.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2339.252mil,877.716mil)(2339.252mil,913.937mil) on Top Overlay And Pad C3-1(2380mil,895.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2420.748mil,877.717mil)(2420.748mil,913.937mil) on Top Overlay And Pad C3-1(2380mil,895.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2355mil,929.685mil)(2405mil,929.685mil) on Top Overlay And Pad C3-1(2380mil,895.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1790mil,1963.78mil)(1930mil,1963.78mil) on Top Overlay And Pad key1-2(1860mil,1905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1790mil,2200mil)(1930mil,2200mil) on Top Overlay And Pad key1-1(1860mil,2260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2755mil,2468.78mil)(2755mil,2941.22mil) on Top Overlay And Pad L2-1(2711.85mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2278.78mil,2468.78mil)(2278.78mil,2941.22mil) on Top Overlay And Pad L2-2(2318.15mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (543.779mil,3240mil)(1016.221mil,3240mil) on Top Overlay And Pad L1-1(780mil,3196.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (543.779mil,2763.78mil)(1016.221mil,2763.78mil) on Top Overlay And Pad L1-2(780mil,2803.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (1425mil,-80mil)(1425mil,455mil) on Top Overlay And Pad USB1-5(1490.197mil,359.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (955mil,455mil)(1425mil,455mil) on Top Overlay And Pad USB1-5(1490.197mil,359.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (955mil,-80mil)(955mil,455mil) on Top Overlay And Pad USB1-6(889.803mil,359.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Track (955mil,455mil)(1425mil,455mil) on Top Overlay And Pad USB1-6(889.803mil,359.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (955mil,455mil)(1425mil,455mil) on Top Overlay And Pad USB1-4(1327.795mil,495.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (955mil,455mil)(1425mil,455mil) on Top Overlay And Pad USB1-3(1229.37mil,495.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (955mil,455mil)(1425mil,455mil) on Top Overlay And Pad USB1-2(1150.63mil,495.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (955mil,455mil)(1425mil,455mil) on Top Overlay And Pad USB1-1(1052.205mil,495.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (706.221mil,58.11mil)(706.221mil,491.181mil) on Top Overlay And Pad PJ1-3(740mil,415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (470mil,58.11mil)(470mil,491.181mil) on Top Overlay And Pad PJ1-2(440mil,220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (706.221mil,58.11mil)(706.221mil,491.181mil) on Top Overlay And Pad PJ1-1(740mil,140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7674.645mil,3192.873mil)(7689.33mil,3207.558mil) on Top Overlay And Pad USB2-1(7694.33mil,3217.558mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Track (7849.645mil,3091.219mil)(7904.33mil,3091.219mil) on Top Overlay And Pad USB2-0(7799.645mil,3111.259mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7676.535mil,3119.33mil)(7892.755mil,3119.33mil) on Top Overlay And Pad USB2-0(7799.645mil,3111.259mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7674.645mil,3091.219mil)(7864.645mil,3091.219mil) on Top Overlay And Pad USB2-0(7799.645mil,3111.259mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (7844.645mil,3446.219mil)(7904.33mil,3446.219mil) on Top Overlay And Pad USB2-0(7799.645mil,3426.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7676.535mil,3418.109mil)(7904.33mil,3417.558mil) on Top Overlay And Pad USB2-0(7799.645mil,3426.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7674.645mil,3446.219mil)(7864.645mil,3446.219mil) on Top Overlay And Pad USB2-0(7799.645mil,3426.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7674.645mil,3347.243mil)(7689.33mil,3332.558mil) on Top Overlay And Pad USB2-5(7694.33mil,3319.92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (373.464mil,3345.472mil)(373.464mil,3420.276mil) on Top Overlay And Pad PWR1-3(353.78mil,3506.89mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (373.464mil,3593.504mil)(373.464mil,3920.276mil) on Top Overlay And Pad PWR1-3(353.78mil,3506.89mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Track (373.464mil,3345.472mil)(464.016mil,3345.472mil) on Top Overlay And Pad PWR1-1(550.63mil,3380.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Track (637.244mil,3345.472mil)(727.796mil,3345.472mil) on Top Overlay And Pad PWR1-1(550.63mil,3380.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.464mil < 10mil) Between Track (4145mil,220mil)(4175mil,200mil) on Top Overlay And Pad U2-1(4145mil,260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.464mil < 10mil) Between Track (4115mil,200mil)(4145mil,220mil) on Top Overlay And Pad U2-1(4145mil,260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Track (2405mil,3030mil)(2405mil,3265mil) on Top Overlay And Pad C49-2(2436.102mil,3150mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2455mil,3000mil)(2455mil,3295mil) on Top Overlay And Pad C49-2(2436.102mil,3150mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1070mil,2766.102mil)(1365mil,2766.102mil) on Top Overlay And Pad C47-2(1220mil,2785mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Track (1100mil,2816.102mil)(1335mil,2816.102mil) on Top Overlay And Pad C47-2(1220mil,2785mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Track (1100mil,3208.898mil)(1335mil,3208.898mil) on Top Overlay And Pad C43-2(1220mil,3177.796mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1070mil,3158.898mil)(1365mil,3158.898mil) on Top Overlay And Pad C43-2(1220mil,3177.796mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1805mil,3275mil)(2100mil,3275mil) on Top Overlay And Pad C40-2(1955mil,3293.898mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Track (1835mil,3325mil)(2070mil,3325mil) on Top Overlay And Pad C40-2(1955mil,3293.898mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1200mil,3410mil)(1200mil,3705mil) on Top Overlay And Pad C38-2(1218.898mil,3555mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Track (1250mil,3440mil)(1250mil,3675mil) on Top Overlay And Pad C38-2(1218.898mil,3555mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Track (2948.898mil,1500mil)(2948.898mil,1735mil) on Top Overlay And Pad C29-2(2917.796mil,1615mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2898.898mil,1470mil)(2898.898mil,1765mil) on Top Overlay And Pad C29-2(2917.796mil,1615mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :2021

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.803mil < 10mil) Between Via (1750mil,3200mil) from Top Layer to Bottom Layer And Pad VR1-3(1735.552mil,3121.89mil) on Top Layer [Top Solder] Mask Sliver [1.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.598mil < 10mil) Between Via (5250mil,2400mil) from Top Layer to Bottom Layer And Pad R8-1(5190mil,2350.04mil) on Top Layer [Top Solder] Mask Sliver [6.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.525mil < 10mil) Between Via (5350mil,2400mil) from Top Layer to Bottom Layer And Pad Q3-1(5301.93mil,2352.402mil) on Top Layer [Top Solder] Mask Sliver [8.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (4800mil,2100mil) from Top Layer to Bottom Layer And Pad Q2-3(4774.212mil,2150mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-143(3130.196mil,2755.354mil) on Top Layer And Pad U1-144(3110.512mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-142(3149.882mil,2755.354mil) on Top Layer And Pad U1-143(3130.196mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-141(3169.568mil,2755.354mil) on Top Layer And Pad U1-142(3149.882mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-140(3189.252mil,2755.354mil) on Top Layer And Pad U1-141(3169.568mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-139(3208.938mil,2755.354mil) on Top Layer And Pad U1-140(3189.252mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-138(3228.622mil,2755.354mil) on Top Layer And Pad U1-139(3208.938mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-137(3248.308mil,2755.354mil) on Top Layer And Pad U1-138(3228.622mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-136(3267.992mil,2755.354mil) on Top Layer And Pad U1-137(3248.308mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-135(3287.678mil,2755.354mil) on Top Layer And Pad U1-136(3267.992mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-134(3307.362mil,2755.354mil) on Top Layer And Pad U1-135(3287.678mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-133(3327.048mil,2755.354mil) on Top Layer And Pad U1-134(3307.362mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-132(3346.732mil,2755.354mil) on Top Layer And Pad U1-133(3327.048mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-131(3366.418mil,2755.354mil) on Top Layer And Pad U1-132(3346.732mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-130(3386.102mil,2755.354mil) on Top Layer And Pad U1-131(3366.418mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-129(3405.788mil,2755.354mil) on Top Layer And Pad U1-130(3386.102mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-128(3425.472mil,2755.354mil) on Top Layer And Pad U1-129(3405.788mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-127(3445.158mil,2755.354mil) on Top Layer And Pad U1-128(3425.472mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-126(3464.842mil,2755.354mil) on Top Layer And Pad U1-127(3445.158mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-125(3484.528mil,2755.354mil) on Top Layer And Pad U1-126(3464.842mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-124(3504.212mil,2755.354mil) on Top Layer And Pad U1-125(3484.528mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-123(3523.898mil,2755.354mil) on Top Layer And Pad U1-124(3504.212mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-122(3543.582mil,2755.354mil) on Top Layer And Pad U1-123(3523.898mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-121(3563.268mil,2755.354mil) on Top Layer And Pad U1-122(3543.582mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-120(3582.952mil,2755.354mil) on Top Layer And Pad U1-121(3563.268mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-119(3602.638mil,2755.354mil) on Top Layer And Pad U1-120(3582.952mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-118(3622.322mil,2755.354mil) on Top Layer And Pad U1-119(3602.638mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-117(3642.008mil,2755.354mil) on Top Layer And Pad U1-118(3622.322mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-116(3661.692mil,2755.354mil) on Top Layer And Pad U1-117(3642.008mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-115(3681.378mil,2755.354mil) on Top Layer And Pad U1-116(3661.692mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-114(3701.064mil,2755.354mil) on Top Layer And Pad U1-115(3681.378mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-113(3720.748mil,2755.354mil) on Top Layer And Pad U1-114(3701.064mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-112(3740.434mil,2755.354mil) on Top Layer And Pad U1-113(3720.748mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-111(3760.118mil,2755.354mil) on Top Layer And Pad U1-112(3740.434mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-110(3779.804mil,2755.354mil) on Top Layer And Pad U1-111(3760.118mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-109(3799.488mil,2755.354mil) on Top Layer And Pad U1-110(3779.804mil,2755.354mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-107(3870.354mil,2664.804mil) on Top Layer And Pad U1-108(3870.354mil,2684.488mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-106(3870.354mil,2645.118mil) on Top Layer And Pad U1-107(3870.354mil,2664.804mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-105(3870.354mil,2625.434mil) on Top Layer And Pad U1-106(3870.354mil,2645.118mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-104(3870.354mil,2605.748mil) on Top Layer And Pad U1-105(3870.354mil,2625.434mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-103(3870.354mil,2586.064mil) on Top Layer And Pad U1-104(3870.354mil,2605.748mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-102(3870.354mil,2566.378mil) on Top Layer And Pad U1-103(3870.354mil,2586.064mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-101(3870.354mil,2546.692mil) on Top Layer And Pad U1-102(3870.354mil,2566.378mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-100(3870.354mil,2527.008mil) on Top Layer And Pad U1-101(3870.354mil,2546.692mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-99(3870.354mil,2507.322mil) on Top Layer And Pad U1-100(3870.354mil,2527.008mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-98(3870.354mil,2487.638mil) on Top Layer And Pad U1-99(3870.354mil,2507.322mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.579mil < 10mil) Between Via (3800mil,2500mil) from Top Layer to Bottom Layer And Pad U1-99(3870.354mil,2507.322mil) on Top Layer [Top Solder] Mask Sliver [4.579mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-97(3870.354mil,2467.952mil) on Top Layer And Pad U1-98(3870.354mil,2487.638mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.769mil < 10mil) Between Via (3800mil,2500mil) from Top Layer to Bottom Layer And Pad U1-98(3870.354mil,2487.638mil) on Top Layer [Top Solder] Mask Sliver [5.769mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-96(3870.354mil,2448.268mil) on Top Layer And Pad U1-97(3870.354mil,2467.952mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-95(3870.354mil,2428.582mil) on Top Layer And Pad U1-96(3870.354mil,2448.268mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-94(3870.354mil,2408.898mil) on Top Layer And Pad U1-95(3870.354mil,2428.582mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-93(3870.354mil,2389.212mil) on Top Layer And Pad U1-94(3870.354mil,2408.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-92(3870.354mil,2369.528mil) on Top Layer And Pad U1-93(3870.354mil,2389.212mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-91(3870.354mil,2349.842mil) on Top Layer And Pad U1-92(3870.354mil,2369.528mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-90(3870.354mil,2330.158mil) on Top Layer And Pad U1-91(3870.354mil,2349.842mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-89(3870.354mil,2310.472mil) on Top Layer And Pad U1-90(3870.354mil,2330.158mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-88(3870.354mil,2290.788mil) on Top Layer And Pad U1-89(3870.354mil,2310.472mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.255mil < 10mil) Between Via (3800mil,2300mil) from Top Layer to Bottom Layer And Pad U1-89(3870.354mil,2310.472mil) on Top Layer [Top Solder] Mask Sliver [5.255mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-87(3870.354mil,2271.102mil) on Top Layer And Pad U1-88(3870.354mil,2290.788mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.957mil < 10mil) Between Via (3800mil,2300mil) from Top Layer to Bottom Layer And Pad U1-88(3870.354mil,2290.788mil) on Top Layer [Top Solder] Mask Sliver [4.957mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-86(3870.354mil,2251.418mil) on Top Layer And Pad U1-87(3870.354mil,2271.102mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-85(3870.354mil,2231.732mil) on Top Layer And Pad U1-86(3870.354mil,2251.418mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-84(3870.354mil,2212.048mil) on Top Layer And Pad U1-85(3870.354mil,2231.732mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-83(3870.354mil,2192.362mil) on Top Layer And Pad U1-84(3870.354mil,2212.048mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-82(3870.354mil,2172.678mil) on Top Layer And Pad U1-83(3870.354mil,2192.362mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-81(3870.354mil,2152.992mil) on Top Layer And Pad U1-82(3870.354mil,2172.678mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-80(3870.354mil,2133.308mil) on Top Layer And Pad U1-81(3870.354mil,2152.992mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-79(3870.354mil,2113.622mil) on Top Layer And Pad U1-80(3870.354mil,2133.308mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-78(3870.354mil,2093.938mil) on Top Layer And Pad U1-79(3870.354mil,2113.622mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-77(3870.354mil,2074.252mil) on Top Layer And Pad U1-78(3870.354mil,2093.938mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-76(3870.354mil,2054.566mil) on Top Layer And Pad U1-77(3870.354mil,2074.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-75(3870.354mil,2034.882mil) on Top Layer And Pad U1-76(3870.354mil,2054.566mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-74(3870.354mil,2015.196mil) on Top Layer And Pad U1-75(3870.354mil,2034.882mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-73(3870.354mil,1995.512mil) on Top Layer And Pad U1-74(3870.354mil,2015.196mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-71(3779.804mil,1924.646mil) on Top Layer And Pad U1-72(3799.488mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-70(3760.118mil,1924.646mil) on Top Layer And Pad U1-71(3779.804mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-69(3740.434mil,1924.646mil) on Top Layer And Pad U1-70(3760.118mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-68(3720.748mil,1924.646mil) on Top Layer And Pad U1-69(3740.434mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-67(3701.064mil,1924.646mil) on Top Layer And Pad U1-68(3720.748mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-66(3681.378mil,1924.646mil) on Top Layer And Pad U1-67(3701.064mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-65(3661.692mil,1924.646mil) on Top Layer And Pad U1-66(3681.378mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-64(3642.008mil,1924.646mil) on Top Layer And Pad U1-65(3661.692mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-63(3622.322mil,1924.646mil) on Top Layer And Pad U1-64(3642.008mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-62(3602.638mil,1924.646mil) on Top Layer And Pad U1-63(3622.322mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-61(3582.952mil,1924.646mil) on Top Layer And Pad U1-62(3602.638mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-60(3563.268mil,1924.646mil) on Top Layer And Pad U1-61(3582.952mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-59(3543.582mil,1924.646mil) on Top Layer And Pad U1-60(3563.268mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-58(3523.898mil,1924.646mil) on Top Layer And Pad U1-59(3543.582mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-57(3504.212mil,1924.646mil) on Top Layer And Pad U1-58(3523.898mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-56(3484.528mil,1924.646mil) on Top Layer And Pad U1-57(3504.212mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-55(3464.842mil,1924.646mil) on Top Layer And Pad U1-56(3484.528mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-54(3445.158mil,1924.646mil) on Top Layer And Pad U1-55(3464.842mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-53(3425.472mil,1924.646mil) on Top Layer And Pad U1-54(3445.158mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.178mil < 10mil) Between Via (3450mil,2000mil) from Top Layer to Bottom Layer And Pad U1-54(3445.158mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [9.178mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-52(3405.788mil,1924.646mil) on Top Layer And Pad U1-53(3425.472mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-51(3386.102mil,1924.646mil) on Top Layer And Pad U1-52(3405.788mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-50(3366.418mil,1924.646mil) on Top Layer And Pad U1-51(3386.102mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-49(3346.732mil,1924.646mil) on Top Layer And Pad U1-50(3366.418mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-48(3327.048mil,1924.646mil) on Top Layer And Pad U1-49(3346.732mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.038mil < 10mil) Between Via (3350mil,2000mil) from Top Layer to Bottom Layer And Pad U1-49(3346.732mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [9.038mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-47(3307.362mil,1924.646mil) on Top Layer And Pad U1-48(3327.048mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-46(3287.678mil,1924.646mil) on Top Layer And Pad U1-47(3307.362mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-45(3267.992mil,1924.646mil) on Top Layer And Pad U1-46(3287.678mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-44(3248.308mil,1924.646mil) on Top Layer And Pad U1-45(3267.992mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-43(3228.622mil,1924.646mil) on Top Layer And Pad U1-44(3248.308mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.953mil < 10mil) Between Via (3250mil,2000mil) from Top Layer to Bottom Layer And Pad U1-44(3248.308mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [8.953mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-42(3208.938mil,1924.646mil) on Top Layer And Pad U1-43(3228.622mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-41(3189.252mil,1924.646mil) on Top Layer And Pad U1-42(3208.938mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-40(3169.568mil,1924.646mil) on Top Layer And Pad U1-41(3189.252mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-39(3149.882mil,1924.646mil) on Top Layer And Pad U1-40(3169.568mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-38(3130.196mil,1924.646mil) on Top Layer And Pad U1-39(3149.882mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-37(3110.512mil,1924.646mil) on Top Layer And Pad U1-38(3130.196mil,1924.646mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-35(3039.646mil,2015.196mil) on Top Layer And Pad U1-36(3039.646mil,1995.512mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-34(3039.646mil,2034.882mil) on Top Layer And Pad U1-35(3039.646mil,2015.196mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-33(3039.646mil,2054.566mil) on Top Layer And Pad U1-34(3039.646mil,2034.882mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(3039.646mil,2074.252mil) on Top Layer And Pad U1-33(3039.646mil,2054.566mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-31(3039.646mil,2093.938mil) on Top Layer And Pad U1-32(3039.646mil,2074.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-30(3039.646mil,2113.622mil) on Top Layer And Pad U1-31(3039.646mil,2093.938mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-29(3039.646mil,2133.308mil) on Top Layer And Pad U1-30(3039.646mil,2113.622mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-28(3039.646mil,2152.992mil) on Top Layer And Pad U1-29(3039.646mil,2133.308mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(3039.646mil,2172.678mil) on Top Layer And Pad U1-28(3039.646mil,2152.992mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-26(3039.646mil,2192.362mil) on Top Layer And Pad U1-27(3039.646mil,2172.678mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-25(3039.646mil,2212.048mil) on Top Layer And Pad U1-26(3039.646mil,2192.362mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-24(3039.646mil,2231.732mil) on Top Layer And Pad U1-25(3039.646mil,2212.048mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-23(3039.646mil,2251.418mil) on Top Layer And Pad U1-24(3039.646mil,2231.732mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-22(3039.646mil,2271.102mil) on Top Layer And Pad U1-23(3039.646mil,2251.418mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-21(3039.646mil,2290.788mil) on Top Layer And Pad U1-22(3039.646mil,2271.102mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-20(3039.646mil,2310.472mil) on Top Layer And Pad U1-21(3039.646mil,2290.788mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-19(3039.646mil,2330.158mil) on Top Layer And Pad U1-20(3039.646mil,2310.472mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-18(3039.646mil,2349.842mil) on Top Layer And Pad U1-19(3039.646mil,2330.158mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-17(3039.646mil,2369.528mil) on Top Layer And Pad U1-18(3039.646mil,2349.842mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-16(3039.646mil,2389.212mil) on Top Layer And Pad U1-17(3039.646mil,2369.528mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-15(3039.646mil,2408.898mil) on Top Layer And Pad U1-16(3039.646mil,2389.212mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-14(3039.646mil,2428.582mil) on Top Layer And Pad U1-15(3039.646mil,2408.898mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-13(3039.646mil,2448.268mil) on Top Layer And Pad U1-14(3039.646mil,2428.582mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-12(3039.646mil,2467.952mil) on Top Layer And Pad U1-13(3039.646mil,2448.268mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-11(3039.646mil,2487.638mil) on Top Layer And Pad U1-12(3039.646mil,2467.952mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-10(3039.646mil,2507.322mil) on Top Layer And Pad U1-11(3039.646mil,2487.638mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-9(3039.646mil,2527.008mil) on Top Layer And Pad U1-10(3039.646mil,2507.322mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-8(3039.646mil,2546.692mil) on Top Layer And Pad U1-9(3039.646mil,2527.008mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(3039.646mil,2566.378mil) on Top Layer And Pad U1-8(3039.646mil,2546.692mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-6(3039.646mil,2586.064mil) on Top Layer And Pad U1-7(3039.646mil,2566.378mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-5(3039.646mil,2605.748mil) on Top Layer And Pad U1-6(3039.646mil,2586.064mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(3039.646mil,2625.434mil) on Top Layer And Pad U1-5(3039.646mil,2605.748mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-3(3039.646mil,2645.118mil) on Top Layer And Pad U1-4(3039.646mil,2625.434mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(3039.646mil,2664.804mil) on Top Layer And Pad U1-3(3039.646mil,2645.118mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.66mil < 10mil) Between Pad U1-1(3039.646mil,2684.488mil) on Top Layer And Pad U1-2(3039.646mil,2664.804mil) on Top Layer [Top Solder] Mask Sliver [4.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Via (1350mil,3400mil) from Top Layer to Bottom Layer And Pad C45-2(1339.96mil,3335mil) on Top Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.646mil < 10mil) Between Via (1450mil,3400mil) from Top Layer to Bottom Layer And Pad C45-1(1410.04mil,3335mil) on Top Layer [Top Solder] Mask Sliver [5.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Via (4550mil,2400mil) from Top Layer to Bottom Layer And Pad C52-1(4485mil,2384.96mil) on Top Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.165mil < 10mil) Between Via (4550mil,600mil) from Top Layer to Bottom Layer And Pad R19_C4-2(4610mil,585.788mil) on Top Layer [Top Solder] Mask Sliver [4.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.551mil < 10mil) Between Via (5050mil,800mil) from Top Layer to Bottom Layer And Pad R15_C5-2(5005.078mil,860mil) on Top Layer [Top Solder] Mask Sliver [3.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.843mil < 10mil) Between Via (5450mil,1200mil) from Top Layer to Bottom Layer And Pad Q6_C7-1(5502.638mil,1216.93mil) on Top Layer [Top Solder] Mask Sliver [6.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.023mil < 10mil) Between Via (5550mil,400mil) from Top Layer to Bottom Layer And Pad R17_C7-2(5485.04mil,414.96mil) on Top Layer [Top Solder] Mask Sliver [3.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.843mil < 10mil) Between Via (5750mil,1200mil) from Top Layer to Bottom Layer And Pad Q6_C8-1(5802.638mil,1216.93mil) on Top Layer [Top Solder] Mask Sliver [6.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.023mil < 10mil) Between Via (5850mil,400mil) from Top Layer to Bottom Layer And Pad R17_C8-2(5785.04mil,414.96mil) on Top Layer [Top Solder] Mask Sliver [3.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.843mil < 10mil) Between Via (6050mil,1200mil) from Top Layer to Bottom Layer And Pad Q6_C9-1(6102.638mil,1216.93mil) on Top Layer [Top Solder] Mask Sliver [6.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.023mil < 10mil) Between Via (6150mil,400mil) from Top Layer to Bottom Layer And Pad R17_C9-2(6085.04mil,414.96mil) on Top Layer [Top Solder] Mask Sliver [3.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Via (6350mil,1200mil) from Top Layer to Bottom Layer And Pad Q6_C10-1(6397.638mil,1216.93mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.023mil < 10mil) Between Via (6450mil,400mil) from Top Layer to Bottom Layer And Pad R17_C10-2(6380.04mil,414.96mil) on Top Layer [Top Solder] Mask Sliver [8.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.26mil < 10mil) Between Via (6950mil,800mil) from Top Layer to Bottom Layer And Pad Q5_C12-3(7000.04mil,774.212mil) on Top Layer [Top Solder] Mask Sliver [3.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.103mil < 10mil) Between Via (6900mil,500mil) from Top Layer to Bottom Layer And Pad R17_C12-1(6965.04mil,485.04mil) on Top Layer [Top Solder] Mask Sliver [3.103mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.624mil < 10mil) Between Via (6950mil,800mil) from Top Layer to Bottom Layer And Pad R15_C12-1(7000mil,860mil) on Top Layer [Top Solder] Mask Sliver [6.624mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Via (850mil,2200mil) from Top Layer to Bottom Layer And Pad Q6_C3-1(863.07mil,2247.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.713mil < 10mil) Between Via (1000mil,2100mil) from Top Layer to Bottom Layer And Pad R18_C3-2(1040.04mil,2165.04mil) on Top Layer [Top Solder] Mask Sliver [5.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.263mil < 10mil) Between Via (1000mil,2100mil) from Top Layer to Bottom Layer And Pad R18_C3-1(969.96mil,2165.04mil) on Top Layer [Top Solder] Mask Sliver [3.263mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.904mil < 10mil) Between Via (1700mil,2300mil) from Top Layer to Bottom Layer And Pad R17_C3-2(1665.04mil,2230.04mil) on Top Layer [Top Solder] Mask Sliver [8.904mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.023mil < 10mil) Between Via (1600mil,2300mil) from Top Layer to Bottom Layer And Pad R17_C3-1(1594.96mil,2230.04mil) on Top Layer [Top Solder] Mask Sliver [8.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Via (4950mil,3400mil) from Top Layer to Bottom Layer And Pad Q8_R3-3(5005mil,3400.788mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Via (5200mil,3500mil) from Top Layer to Bottom Layer And Pad R23_R3-1(5135mil,3499.96mil) on Top Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.215mil < 10mil) Between Via (5800mil,3300mil) from Top Layer to Bottom Layer And Pad R22_R5-2(5735mil,3329.96mil) on Top Layer [Top Solder] Mask Sliver [3.215mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.125mil < 10mil) Between Via (6150mil,3600mil) from Top Layer to Bottom Layer And Pad R24_R7-2(6209.96mil,3585mil) on Top Layer [Top Solder] Mask Sliver [4.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.215mil < 10mil) Between Via (6750mil,3600mil) from Top Layer to Bottom Layer And Pad R23_R8-2(6685mil,3570.04mil) on Top Layer [Top Solder] Mask Sliver [3.215mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.215mil < 10mil) Between Via (6600mil,3300mil) from Top Layer to Bottom Layer And Pad R22_R8-2(6665mil,3329.96mil) on Top Layer [Top Solder] Mask Sliver [3.215mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Via (7350mil,3400mil) from Top Layer to Bottom Layer And Pad R22_R10-1(7285mil,3403.11mil) on Top Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.993mil < 10mil) Between Via (7200mil,3300mil) from Top Layer to Bottom Layer And Pad R21_R10-1(7214.96mil,3228.07mil) on Top Layer [Top Solder] Mask Sliver [9.993mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.197mil < 10mil) Between Via (200mil,1900mil) from Top Layer to Bottom Layer And Pad D2-1(278.567mil,1940mil) on Top Layer [Top Solder] Mask Sliver [6.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.197mil < 10mil) Between Via (200mil,1700mil) from Top Layer to Bottom Layer And Pad D1-1(278.567mil,1690mil) on Top Layer [Top Solder] Mask Sliver [6.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.952mil < 10mil) Between Via (7250mil,2000mil) from Top Layer to Bottom Layer And Pad D22-2(7259.142mil,1917.678mil) on Top Layer [Top Solder] Mask Sliver [9.952mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.632mil < 10mil) Between Via (7600mil,1900mil) from Top Layer to Bottom Layer And Pad D23-1(7524.998mil,1882.244mil) on Top Layer [Top Solder] Mask Sliver [2.632mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mil < 10mil) Between Via (6800mil,1900mil) from Top Layer to Bottom Layer And Pad D18-2(6727.432mil,1917.678mil) on Top Layer [Top Solder] Mask Sliver [0.198mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.874mil < 10mil) Between Via (6450mil,1800mil) from Top Layer to Bottom Layer And Pad D15-1(6461.576mil,1882.244mil) on Top Layer [Top Solder] Mask Sliver [9.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.552mil < 10mil) Between Via (5450mil,1800mil) from Top Layer to Bottom Layer And Pad C16-2(5511.712mil,1766.434mil) on Top Layer [Top Solder] Mask Sliver [0.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.874mil < 10mil) Between Via (5950mil,1800mil) from Top Layer to Bottom Layer And Pad D11-1(5929.864mil,1882.244mil) on Top Layer [Top Solder] Mask Sliver [9.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.952mil < 10mil) Between Via (5150mil,2000mil) from Top Layer to Bottom Layer And Pad D6-2(5132.298mil,1917.678mil) on Top Layer [Top Solder] Mask Sliver [9.952mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.386mil < 10mil) Between Via (5750mil,2600mil) from Top Layer to Bottom Layer And Pad D9-1(5737.166mil,2672.756mil) on Top Layer [Top Solder] Mask Sliver [0.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.126mil < 10mil) Between Via (4250mil,2430mil) from Top Layer to Bottom Layer And Pad C46-2(4309.961mil,2430mil) on Top Layer [Top Solder] Mask Sliver [4.126mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.063mil < 10mil) Between Via (2600mil,2300mil) from Top Layer to Bottom Layer And Pad C34-1(2604.961mil,2370mil) on Top Layer [Top Solder] Mask Sliver [8.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Via (1850mil,2000mil) from Top Layer to Bottom Layer And Pad key1-2(1860mil,1905mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mil < 10mil) Between Via (2600mil,2700mil) from Top Layer to Bottom Layer And Pad L2-1(2711.85mil,2705mil) on Top Layer [Top Solder] Mask Sliver [0.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.032mil < 10mil) Between Via (1400mil,300mil) from Top Layer to Bottom Layer And Pad USB1-5(1490.197mil,359.055mil) on Top Layer [Top Solder] Mask Sliver [5.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.638mil < 10mil) Between Via (800mil,300mil) from Top Layer to Bottom Layer And Pad USB1-6(889.803mil,359.055mil) on Top Layer [Top Solder] Mask Sliver [4.638mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Via (550mil,200mil) from Top Layer to Bottom Layer And Pad PJ1-2(440mil,220mil) on Top Layer [Top Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1650mil,3600mil) from Top Layer to Bottom Layer And Pad P9-2(1720mil,3590mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Via (1700mil,3700mil) from Top Layer to Bottom Layer And Pad P9-2(1720mil,3590mil) on Top Layer [Top Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Via (1800mil,3700mil) from Top Layer to Bottom Layer And Pad P9-1(1820mil,3590mil) on Top Layer [Top Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mil < 10mil) Between Via (850mil,3800mil) from Top Layer to Bottom Layer And Pad FUSE_1-1(850mil,3747.166mil) on Top Layer [Top Solder] Mask Sliver [0.149mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB2-2(7694.33mil,3243.149mil) on Top Layer And Pad USB2-1(7694.33mil,3217.558mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB2-3(7694.33mil,3268.739mil) on Top Layer And Pad USB2-2(7694.33mil,3243.149mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB2-4(7694.33mil,3294.33mil) on Top Layer And Pad USB2-3(7694.33mil,3268.739mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB2-5(7694.33mil,3319.92mil) on Top Layer And Pad USB2-4(7694.33mil,3294.33mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.379mil < 10mil) Between Via (7800mil,3500mil) from Top Layer to Bottom Layer And Pad USB2-0(7799.645mil,3426.219mil) on Top Layer [Top Solder] Mask Sliver [3.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.294mil < 10mil) Between Via (600mil,3700mil) from Top Layer to Bottom Layer And Pad PWR1-2(550.63mil,3625mil) on Multi-Layer [Top Solder] Mask Sliver [3.294mil] / [Bottom Solder] Mask Sliver [3.294mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.47mil < 10mil) Between Via (500mil,3700mil) from Top Layer to Bottom Layer And Pad PWR1-2(550.63mil,3625mil) on Multi-Layer [Top Solder] Mask Sliver [3.47mil] / [Bottom Solder] Mask Sliver [3.47mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Via (600mil,3300mil) from Top Layer to Bottom Layer And Pad PWR1-1(550.63mil,3380.906mil) on Multi-Layer [Top Solder] Mask Sliver [8.536mil] / [Bottom Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Via (1700mil,300mil) from Top Layer to Bottom Layer And Pad P7-1(1770mil,310mil) on Multi-Layer [Top Solder] Mask Sliver [7.473mil] / [Bottom Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.473mil < 10mil) Between Via (150mil,1400mil) from Top Layer to Bottom Layer And Pad P11-1(165mil,1335mil) on Multi-Layer [Top Solder] Mask Sliver [2.473mil] / [Bottom Solder] Mask Sliver [2.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.669mil < 10mil) Between Via (4900mil,2500mil) from Top Layer to Bottom Layer And Pad Y2-2(4831.457mil,2515mil) on Multi-Layer [Top Solder] Mask Sliver [5.669mil] / [Bottom Solder] Mask Sliver [5.669mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.575mil < 10mil) Between Via (1550mil,800mil) from Top Layer to Bottom Layer And Pad P4-1(1485mil,840mil) on Multi-Layer [Top Solder] Mask Sliver [2.575mil] / [Bottom Solder] Mask Sliver [2.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1550mil,1200mil) from Top Layer to Bottom Layer And Pad P3-3(1490mil,1175mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.751mil < 10mil) Between Via (7600mil,2100mil) from Top Layer to Bottom Layer And Pad Matrix1-20(7526.417mil,2150mil) on Multi-Layer [Top Solder] Mask Sliver [6.751mil] / [Bottom Solder] Mask Sliver [6.751mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.357mil < 10mil) Between Via (6600mil,2100mil) from Top Layer to Bottom Layer And Pad Matrix1-14(6534.291mil,2150mil) on Multi-Layer [Top Solder] Mask Sliver [0.357mil] / [Bottom Solder] Mask Sliver [0.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.542mil < 10mil) Between Via (100mil,100mil) from Top Layer to Bottom Layer And Via (196.85mil,196.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.542mil] / [Bottom Solder] Mask Sliver [5.542mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.303mil < 10mil) Between Via (7550mil,3800mil) from Top Layer to Bottom Layer And Via (7675.158mil,3740.158mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.303mil] / [Bottom Solder] Mask Sliver [7.303mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.765mil < 10mil) Between Via (7100mil,3300mil) from Top Layer to Bottom Layer And Via (7090mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.765mil] / [Bottom Solder] Mask Sliver [7.765mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.309mil < 10mil) Between Via (3400mil,1300mil) from Top Layer to Bottom Layer And Via (3350mil,1330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.309mil] / [Bottom Solder] Mask Sliver [0.309mil]
Rule Violations :220

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (7675.158mil,196.85mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (196.85mil,196.85mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (7675.158mil,3740.158mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Via (196.85mil,3740.158mil) from Top Layer to Bottom Layer Actual Hole Size = 129.921mil
Rule Violations :4

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net V24 Between Track (4746.808mil,989.368mil)(5005mil,989.368mil) on Top Layer And Pad Q4_C5-2(5007.442mil,940.788mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC9_2 Between Track (5465mil,2858.646mil)(5466.048mil,2857.598mil) on Top Layer And Pad D4-1(5466.048mil,2802.678mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC9_2 Between Track (6550mil,2858.646mil)(6550.524mil,2858.122mil) on Top Layer And Pad D12-1(6550.524mil,2802.678mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC9_2 Between Track (7092.76mil,2802.678mil)(7092.76mil,2855.884mil) on Top Layer And Pad D16-1(7092.76mil,2802.678mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC9_2 Between Track (5132.298mil,1698.652mil)(5132.298mil,1752.322mil) on Top Layer And Pad D6-1(5132.298mil,1752.322mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC9_2 Between Pad D10-1(5664.008mil,1752.322mil) on Top Layer And Track (5665mil,1696.354mil)(5777.566mil,1696.354mil) on Top Layer 
Rule Violations :6

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Room C1 (Bounding Region = (1710mil, 2520.04mil, 2735mil, 2800.04mil) (InComponentClass('C1'))
Rule Violations :0

Processing Rule : Room C2 (Bounding Region = (1710mil, 2810.04mil, 2735mil, 3090.04mil) (InComponentClass('C2'))
Rule Violations :0

Processing Rule : Room C3 (Bounding Region = (1710mil, 3100.04mil, 2735mil, 3380.04mil) (InComponentClass('C3'))
Rule Violations :0

Processing Rule : Room C4 (Bounding Region = (5480.039mil, 1345.787mil, 5760.039mil, 2370.787mil) (InComponentClass('C4'))
Rule Violations :0

Processing Rule : Room C5 (Bounding Region = (5770.039mil, 1345mil, 6050.039mil, 2370mil) (InComponentClass('C5'))
Rule Violations :0

Processing Rule : Room C6 (Bounding Region = (6060.039mil, 1345mil, 6340.039mil, 2370mil) (InComponentClass('C6'))
Rule Violations :0

Processing Rule : Room C7 (Bounding Region = (6355.039mil, 1345mil, 6635.039mil, 2370mil) (InComponentClass('C7'))
Rule Violations :0

Processing Rule : Room C8 (Bounding Region = (6655.039mil, 1345mil, 6935.039mil, 2370mil) (InComponentClass('C8'))
Rule Violations :0

Processing Rule : Room C9 (Bounding Region = (6955.039mil, 1345mil, 7235.039mil, 2370mil) (InComponentClass('C9'))
Rule Violations :0

Processing Rule : Room C10 (Bounding Region = (7250.039mil, 1345mil, 7530.039mil, 2370mil) (InComponentClass('C10'))
Rule Violations :0

Processing Rule : Room C11 (Bounding Region = (7545.039mil, 1345mil, 7825.039mil, 2370mil) (InComponentClass('C11'))
Rule Violations :0

Processing Rule : Room C12 (Bounding Region = (7835.039mil, 1345mil, 8115.039mil, 2370mil) (InComponentClass('C12'))
Rule Violations :0

Processing Rule : Room C13 (Bounding Region = (8125.039mil, 1345mil, 8405.039mil, 2370mil) (InComponentClass('C13'))
Rule Violations :0

Processing Rule : Room R1 (Bounding Region = (5300mil, 3945mil, 5605mil, 4645mil) (InComponentClass('R1'))
Rule Violations :0

Processing Rule : Room R2 (Bounding Region = (5610mil, 3945mil, 5915mil, 4645mil) (InComponentClass('R2'))
Rule Violations :0

Processing Rule : Room R3 (Bounding Region = (5920mil, 3945mil, 6225mil, 4645mil) (InComponentClass('R3'))
Rule Violations :0

Processing Rule : Room R4 (Bounding Region = (6230mil, 3945mil, 6535mil, 4645mil) (InComponentClass('R4'))
Rule Violations :0

Processing Rule : Room R5 (Bounding Region = (6540mil, 3945mil, 6845mil, 4645mil) (InComponentClass('R5'))
Rule Violations :0

Processing Rule : Room R6 (Bounding Region = (6850mil, 3945mil, 7155mil, 4645mil) (InComponentClass('R6'))
Rule Violations :0

Processing Rule : Room R7 (Bounding Region = (7160mil, 3945mil, 7465mil, 4645mil) (InComponentClass('R7'))
Rule Violations :0

Processing Rule : Room R8 (Bounding Region = (7470mil, 3945mil, 7775mil, 4645mil) (InComponentClass('R8'))
Rule Violations :0

Processing Rule : Room R9 (Bounding Region = (7780mil, 3945mil, 8085mil, 4645mil) (InComponentClass('R9'))
Rule Violations :0

Processing Rule : Room R10 (Bounding Region = (8090mil, 3948.071mil, 8395mil, 4648.071mil) (InComponentClass('R10'))
Rule Violations :0


Violations Detected : 2255
Time Elapsed        : 00:00:32