[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28382       tick       3230228       1507119       1452146       3230228 
      2  28382       tick       4405828       2156090       2140751       4405828 
      3  28382       tick       4406301       2156271       2135503       4406301 
      4  28382       tick       4398881       2153936       2133345       4398881 
      5  28382       tick       4402110       2154672       2135550       4402110 
      6  28382       tick       4404548       2156309       2140431       4404548 
      7  28382       tick       4406923       2157939       2134551       4406923 
      8  28382       tick       4391382       2150388       2134457       4391382 
      9  28382       tick       4400531       2154133       2131123       4400531 
     10  28382       tick       4399147       2154534       2136454       4399147 
     11  28382       tick       4403169       2156184       2140618       4403169 
     12  28382       tick       4400300       2154698       2133946       4400300 
     13  28382       tick       4401384       2155614       2131932       4401384 
     14  28382       tick       4395040       2151946       2131504       4395040 
     15  28382       tick       4401453       2155200       2138647       4401453 
     16  28382       tick       4402627       2155612       2138821       4402627 
     17  28382       tick       4402345       2154804       2133375       4402345 
     18  28382       tick       4394730       2151251       2135762       4394730 
     19  28382       tick       4396789       2152528       2134155       4396789 
     20  28382       tick       4415497       2161322       2137912       4415497 
     21  28382       exit       3013648       1475530       1463903       3013648 
