Timing Analyzer report for Ethernet
Tue Dec 11 05:21:29 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ETH_TX_CLK'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'ETH_TX_CLK'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'ETH_TX_CLK'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'ETH_TX_CLK'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'ETH_TX_CLK'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'ETH_TX_CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Ethernet                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.3%      ;
;     Processors 5-16        ;   1.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }        ;
; ETH_TX_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ETH_TX_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 144.34 MHz ; 144.34 MHz      ; ETH_TX_CLK ;      ;
; 147.49 MHz ; 147.49 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; ETH_TX_CLK ; -5.928 ; -74.914       ;
; clk        ; -3.921 ; -259.679      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clk        ; 0.453 ; 0.000         ;
; ETH_TX_CLK ; 0.485 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; clk        ; -3.201 ; -166.445                    ;
; ETH_TX_CLK ; -3.201 ; -40.629                     ;
+------------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ETH_TX_CLK'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.928 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.211     ; 6.738      ;
; -5.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.125     ; 6.795      ;
; -5.588 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.228     ; 6.381      ;
; -5.505 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.151     ; 6.375      ;
; -3.653 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 4.621      ;
; -3.547 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 4.041      ;
; -3.532 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 4.026      ;
; -3.507 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.372      ; 4.900      ;
; -3.503 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 4.471      ;
; -3.403 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.897      ;
; -3.388 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.372      ; 4.781      ;
; -3.325 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.819      ;
; -3.304 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 4.272      ;
; -3.234 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.728      ;
; -3.217 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.372      ; 4.610      ;
; -3.191 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 4.159      ;
; -3.188 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.682      ;
; -3.042 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.365      ; 4.428      ;
; -3.006 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.500      ;
; -3.005 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.973      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.960 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.307      ;
; -2.943 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.365      ; 4.329      ;
; -2.904 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.872      ;
; -2.901 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.869      ;
; -2.798 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.365      ; 4.184      ;
; -2.795 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.289      ;
; -2.772 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.740      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 4.086      ;
; -2.706 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.355      ; 4.082      ;
; -2.697 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 3.191      ;
; -2.684 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.365      ; 4.070      ;
; -2.678 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.355      ; 4.054      ;
; -2.646 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.372      ; 4.039      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.990      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.372      ; 4.036      ;
; -2.643 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.372      ; 4.036      ;
; -2.636 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.604      ;
; -2.629 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.597      ;
; -2.561 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.355      ; 3.937      ;
; -2.520 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.049     ; 3.492      ;
; -2.475 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.443      ;
; -2.458 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.049     ; 3.430      ;
; -2.447 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.355      ; 3.823      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.426 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.326      ; 3.773      ;
; -2.398 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.366      ;
; -2.364 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 2.858      ;
; -2.320 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.288      ;
; -2.288 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.256      ;
; -2.285 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.253      ;
; -2.239 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.006     ; 3.224      ;
; -2.221 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.527     ; 2.715      ;
; -2.184 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.152      ;
; -2.167 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.135      ;
; -2.082 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]                                                                                                             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.476      ; 3.549      ;
; -2.073 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.006     ; 3.058      ;
; -2.065 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN      ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.045     ; 3.041      ;
; -2.055 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 3.023      ;
; -2.033 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[23]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.020     ; 3.004      ;
; -2.005 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.020     ; 2.976      ;
; -2.000 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.053     ; 2.968      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                             ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -3.921 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.838      ;
; -3.921 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.838      ;
; -3.921 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.838      ;
; -3.921 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.838      ;
; -3.914 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.835      ;
; -3.914 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.835      ;
; -3.914 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.835      ;
; -3.914 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.835      ;
; -3.888 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.805      ;
; -3.888 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.805      ;
; -3.888 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.805      ;
; -3.888 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.805      ;
; -3.887 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.803      ;
; -3.887 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.803      ;
; -3.887 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.803      ;
; -3.880 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.800      ;
; -3.880 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.800      ;
; -3.880 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.800      ;
; -3.854 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.770      ;
; -3.854 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.770      ;
; -3.854 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.770      ;
; -3.822 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.743      ;
; -3.815 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.740      ;
; -3.794 ; cnt[26]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.725      ;
; -3.789 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.710      ;
; -3.779 ; cnt[22]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.710      ;
; -3.750 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.668      ;
; -3.739 ; cnt[24]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.670      ;
; -3.726 ; cnt[27]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.657      ;
; -3.714 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.077     ; 4.638      ;
; -3.705 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.625      ;
; -3.689 ; cnt[30]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.620      ;
; -3.688 ; cnt[26]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.609      ;
; -3.673 ; cnt[22]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.594      ;
; -3.669 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.589      ;
; -3.668 ; cnt[29]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.599      ;
; -3.644 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.562      ;
; -3.633 ; cnt[24]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.554      ;
; -3.622 ; cnt[31]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.553      ;
; -3.620 ; cnt[27]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.541      ;
; -3.604 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|Send_State[3] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.526      ;
; -3.583 ; cnt[30]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.504      ;
; -3.562 ; cnt[29]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.483      ;
; -3.543 ; cnt[16]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.474      ;
; -3.543 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|Send_State[3] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.465      ;
; -3.530 ; cnt[20]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.461      ;
; -3.516 ; cnt[31]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.437      ;
; -3.504 ; cnt[23]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.435      ;
; -3.501 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|Send_State[4] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.423      ;
; -3.476 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.394      ;
; -3.455 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.373      ;
; -3.453 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.374      ;
; -3.450 ; cnt[26]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.371      ;
; -3.449 ; cnt[26]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.370      ;
; -3.444 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.365      ;
; -3.437 ; cnt[16]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.358      ;
; -3.435 ; cnt[22]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.356      ;
; -3.434 ; cnt[22]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.355      ;
; -3.424 ; cnt[21]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.355      ;
; -3.424 ; cnt[20]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.345      ;
; -3.421 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.338      ;
; -3.421 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.338      ;
; -3.421 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.338      ;
; -3.398 ; cnt[23]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.319      ;
; -3.395 ; cnt[24]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.316      ;
; -3.394 ; cnt[24]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.315      ;
; -3.392 ; cnt[25]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.323      ;
; -3.391 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.312      ;
; -3.391 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.312      ;
; -3.391 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.312      ;
; -3.382 ; cnt[27]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.303      ;
; -3.381 ; cnt[27]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.302      ;
; -3.375 ; cnt[0]                 ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.083     ; 4.293      ;
; -3.371 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|Send_State[4] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.292      ;
; -3.357 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.277      ;
; -3.357 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.277      ;
; -3.357 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.277      ;
; -3.356 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.079     ; 4.278      ;
; -3.345 ; cnt[30]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.266      ;
; -3.344 ; cnt[30]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.265      ;
; -3.336 ; cnt[0]                 ; cnt[31]                ; clk          ; clk         ; 1.000        ; -0.084     ; 4.253      ;
; -3.324 ; cnt[29]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.245      ;
; -3.323 ; cnt[29]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.244      ;
; -3.319 ; cnt[28]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.250      ;
; -3.318 ; cnt[21]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.239      ;
; -3.317 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|Send_State[4] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.239      ;
; -3.313 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.231      ;
; -3.313 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.231      ;
; -3.313 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.231      ;
; -3.313 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.231      ;
; -3.292 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.217      ;
; -3.286 ; cnt[25]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.207      ;
; -3.279 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.196      ;
; -3.279 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.196      ;
; -3.279 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.196      ;
; -3.278 ; cnt[18]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.209      ;
; -3.278 ; cnt[31]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.199      ;
; -3.277 ; cnt[31]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.080     ; 4.198      ;
; -3.268 ; cnt[19]                ; start                  ; clk          ; clk         ; 1.000        ; -0.070     ; 4.199      ;
; -3.229 ; cnt[0]                 ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.083     ; 4.147      ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ARP:ARP1|SEND_EN                                            ; ARP:ARP1|SEND_EN                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[5]                                      ; ARP:ARP1|Send_State[5]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[0]                                      ; ARP:ARP1|Send_State[0]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[6]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[2]                                      ; ARP:ARP1|Send_State[2]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[3]                                      ; ARP:ARP1|Send_State[3]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[4]                                      ; ARP:ARP1|Send_State[4]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARP:ARP1|Send_State[1]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.633 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.663 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.956      ;
; 0.682 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.473      ; 1.409      ;
; 0.687 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.980      ;
; 0.699 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.719 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.012      ;
; 0.726 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[20]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.039      ;
; 0.752 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[8]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.760 ; cnt[3]                                                      ; cnt[3]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; cnt[13]                                                     ; cnt[13]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt[11]                                                     ; cnt[11]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt[5]                                                      ; cnt[5]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt[1]                                                      ; cnt[1]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; cnt[29]                                                     ; cnt[29]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; cnt[27]                                                     ; cnt[27]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; cnt[21]                                                     ; cnt[21]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; cnt[17]                                                     ; cnt[17]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; cnt[31]                                                     ; cnt[31]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt[16]                                                     ; cnt[16]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt[6]                                                      ; cnt[6]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt[2]                                                      ; cnt[2]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt[25]                                                     ; cnt[25]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt[22]                                                     ; cnt[22]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt[18]                                                     ; cnt[18]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt[14]                                                     ; cnt[14]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt[4]                                                      ; cnt[4]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[18]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; cnt[30]                                                     ; cnt[30]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; cnt[8]                                                      ; cnt[8]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; cnt[28]                                                     ; cnt[28]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; cnt[26]                                                     ; cnt[26]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; cnt[24]                                                     ; cnt[24]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.493      ;
; 0.768 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[4]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.501      ;
; 0.784 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.511      ;
; 0.787 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.517      ;
; 0.796 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.523      ;
; 0.797 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[27]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.090      ;
; 0.798 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.525      ;
; 0.798 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.091      ;
; 0.818 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.544      ;
; 0.819 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.546      ;
; 0.832 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.558      ;
; 0.832 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.558      ;
; 0.851 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.577      ;
; 0.859 ; ARP:ARP1|Send_State[0]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.151      ;
; 0.867 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.594      ;
; 0.879 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.172      ;
; 0.880 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[30]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.580      ; 1.672      ;
; 0.907 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.577      ; 1.696      ;
; 0.911 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.577      ; 1.700      ;
; 0.915 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[29]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.580      ; 1.707      ;
; 0.915 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[28]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.580      ; 1.707      ;
; 0.926 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.579      ; 1.717      ;
; 0.926 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.579      ; 1.717      ;
; 0.930 ; ARP:ARP1|Send_State[4]                                      ; ARP:ARP1|SEND_DATA[4]                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.222      ;
; 0.943 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.236      ;
; 0.953 ; ARP:ARP1|SEND_DATA[0]                                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.434      ; 1.161      ;
; 0.971 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.264      ;
; 0.983 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.276      ;
; 0.985 ; ARP:ARP1|SEND_DATA[5]                                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[29]                                                                                                            ; clk          ; clk         ; -0.500       ; 0.534      ; 1.251      ;
; 0.988 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[28]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.578      ; 1.778      ;
; 0.991 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[31]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.578      ; 1.781      ;
; 1.011 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.474      ; 1.739      ;
; 1.038 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.331      ;
; 1.045 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.338      ;
; 1.087 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.814      ;
; 1.097 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.823      ;
; 1.102 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.829      ;
; 1.104 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.395      ;
; 1.108 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[11]                                                                                                            ; clk          ; clk         ; 0.000        ; -0.396     ; 0.924      ;
; 1.115 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.841      ;
; 1.115 ; cnt[1]                                                      ; cnt[2]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; cnt[3]                                                      ; cnt[4]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; cnt[5]                                                      ; cnt[6]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; cnt[17]                                                     ; cnt[18]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; cnt[13]                                                     ; cnt[14]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ETH_TX_CLK'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.582 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.112      ;
; 0.588 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.118      ;
; 0.595 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.596      ; 1.403      ;
; 0.596 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.126      ;
; 0.604 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.134      ;
; 0.605 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.596      ; 1.413      ;
; 0.610 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.140      ;
; 0.612 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.142      ;
; 0.631 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.161      ;
; 0.637 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.167      ;
; 0.696 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.226      ;
; 0.711 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.614      ; 1.537      ;
; 0.734 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.614      ; 1.560      ;
; 0.751 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.276      ; 1.281      ;
; 0.781 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.053      ; 1.046      ;
; 0.795 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.059      ;
; 0.815 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.614      ; 1.641      ;
; 0.816 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.614      ; 1.642      ;
; 0.818 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.079      ;
; 0.820 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.081      ;
; 0.836 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.049      ; 1.097      ;
; 0.872 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.614      ; 1.698      ;
; 0.880 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.614      ; 1.706      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.927 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.527      ; 1.666      ;
; 0.954 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.234      ; 1.430      ;
; 0.981 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.425      ;
; 0.996 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.440      ;
; 1.003 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.053      ; 1.268      ;
; 1.009 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.596      ; 1.817      ;
; 1.014 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.458      ;
; 1.029 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.473      ;
; 1.048 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.492      ;
; 1.050 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.494      ;
; 1.128 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.572      ;
; 1.132 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.190      ; 1.576      ;
; 1.142 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.410      ;
; 1.143 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.411      ;
; 1.151 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.419      ;
; 1.152 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.420      ;
; 1.160 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.428      ;
; 1.161 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.429      ;
; 1.166 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.434      ;
; 1.173 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.441      ;
; 1.174 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.442      ;
; 1.182 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.450      ;
; 1.183 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.451      ;
; 1.234 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.568      ; 2.014      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.637      ; 2.123      ;
; 1.268 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.053      ; 1.533      ;
; 1.273 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.541      ;
; 1.274 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.542      ;
; 1.274 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.542      ;
; 1.276 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.108      ; 1.596      ;
; 1.282 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.550      ;
; 1.283 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.551      ;
; 1.283 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.551      ;
; 1.290 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.053      ; 1.555      ;
; 1.292 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.560      ;
; 1.292 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.560      ;
; 1.297 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.565      ;
; 1.301 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.569      ;
; 1.301 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.569      ;
; 1.306 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.574      ;
; 1.313 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.581      ;
; 1.314 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.056      ; 1.582      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 156.03 MHz ; 156.03 MHz      ; ETH_TX_CLK ;      ;
; 156.45 MHz ; 156.45 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; ETH_TX_CLK ; -5.409 ; -67.899       ;
; clk        ; -3.606 ; -234.817      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clk        ; 0.401 ; 0.000         ;
; ETH_TX_CLK ; 0.430 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; clk        ; -3.201 ; -166.445                   ;
; ETH_TX_CLK ; -3.201 ; -40.629                    ;
+------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ETH_TX_CLK'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.409 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.176     ; 6.255      ;
; -5.384 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.086     ; 6.320      ;
; -5.076 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.181     ; 5.917      ;
; -5.013 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.101     ; 5.934      ;
; -3.432 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 4.406      ;
; -3.330 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.851      ;
; -3.318 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 4.292      ;
; -3.316 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.837      ;
; -3.265 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.356      ; 4.643      ;
; -3.195 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.356      ; 4.573      ;
; -3.193 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.714      ;
; -3.129 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.650      ;
; -3.041 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.562      ;
; -3.022 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.996      ;
; -2.993 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.356      ; 4.371      ;
; -2.952 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.473      ;
; -2.841 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.362      ;
; -2.835 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.809      ;
; -2.831 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.358      ; 4.211      ;
; -2.739 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.358      ; 4.119      ;
; -2.677 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.651      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.657 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.993      ;
; -2.630 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.604      ;
; -2.624 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 3.145      ;
; -2.603 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.358      ; 3.983      ;
; -2.589 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.563      ;
; -2.520 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.351      ; 3.893      ;
; -2.499 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.473      ;
; -2.492 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.351      ; 3.865      ;
; -2.489 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.358      ; 3.869      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.356      ; 3.845      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.356      ; 3.845      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.803      ;
; -2.465 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.356      ; 3.843      ;
; -2.454 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 2.975      ;
; -2.390 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.364      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.386 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.722      ;
; -2.384 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.351      ; 3.757      ;
; -2.350 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.324      ;
; -2.339 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.044     ; 3.317      ;
; -2.270 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.351      ; 3.643      ;
; -2.261 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.235      ;
; -2.222 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.196      ;
; -2.213 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.044     ; 3.191      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.200 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.314      ; 3.536      ;
; -2.160 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.134      ;
; -2.134 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 3.108      ;
; -2.127 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 2.648      ;
; -2.007 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 2.981      ;
; -2.005 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 2.979      ;
; -2.002 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.501     ; 2.523      ;
; -1.917 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 2.891      ;
; -1.917 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.081      ; 2.990      ;
; -1.892 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 2.866      ;
; -1.864 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN      ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.040     ; 2.846      ;
; -1.847 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.048     ; 2.821      ;
; -1.834 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]                                                                                                             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.543      ; 3.369      ;
; -1.795 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[23]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.072      ; 2.859      ;
; -1.782 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.081      ; 2.855      ;
; -1.756 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.072      ; 2.820      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                              ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -3.606 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.533      ;
; -3.606 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.533      ;
; -3.606 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.533      ;
; -3.606 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.533      ;
; -3.591 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.522      ;
; -3.591 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.522      ;
; -3.591 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.522      ;
; -3.591 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.522      ;
; -3.569 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.494      ;
; -3.569 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.494      ;
; -3.569 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.494      ;
; -3.566 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.493      ;
; -3.566 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.493      ;
; -3.566 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.493      ;
; -3.566 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.493      ;
; -3.554 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.483      ;
; -3.554 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.483      ;
; -3.554 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.483      ;
; -3.529 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.454      ;
; -3.529 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.454      ;
; -3.529 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.454      ;
; -3.512 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.069     ; 4.445      ;
; -3.498 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.425      ;
; -3.497 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.065     ; 4.434      ;
; -3.490 ; cnt[26]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.435      ;
; -3.472 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.069     ; 4.405      ;
; -3.469 ; cnt[22]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.414      ;
; -3.429 ; cnt[24]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.374      ;
; -3.421 ; cnt[27]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.366      ;
; -3.393 ; cnt[30]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.338      ;
; -3.392 ; cnt[26]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.323      ;
; -3.371 ; cnt[22]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.302      ;
; -3.362 ; cnt[29]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.307      ;
; -3.331 ; cnt[24]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.262      ;
; -3.326 ; cnt[31]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.271      ;
; -3.323 ; cnt[27]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.254      ;
; -3.321 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.066     ; 4.257      ;
; -3.315 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|Send_State[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 4.248      ;
; -3.305 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.070     ; 4.237      ;
; -3.302 ; cnt[20]                ; start                  ; clk          ; clk         ; 1.000        ; -0.058     ; 4.246      ;
; -3.295 ; cnt[30]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.226      ;
; -3.276 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.070     ; 4.208      ;
; -3.274 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|Send_State[3] ; clk          ; clk         ; 1.000        ; -0.069     ; 4.207      ;
; -3.271 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.198      ;
; -3.264 ; cnt[29]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.195      ;
; -3.261 ; cnt[23]                ; start                  ; clk          ; clk         ; 1.000        ; -0.058     ; 4.205      ;
; -3.259 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.186      ;
; -3.249 ; cnt[16]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.194      ;
; -3.228 ; cnt[31]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.159      ;
; -3.210 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|Send_State[0] ; clk          ; clk         ; 1.000        ; -0.070     ; 4.142      ;
; -3.204 ; cnt[20]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.072     ; 4.134      ;
; -3.182 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.075     ; 4.109      ;
; -3.172 ; cnt[26]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.103      ;
; -3.170 ; cnt[26]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.101      ;
; -3.163 ; cnt[23]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.072     ; 4.093      ;
; -3.153 ; cnt[21]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.098      ;
; -3.151 ; cnt[16]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.082      ;
; -3.151 ; cnt[22]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.082      ;
; -3.149 ; cnt[22]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.080      ;
; -3.145 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.070      ;
; -3.145 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.070      ;
; -3.145 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.077     ; 4.070      ;
; -3.134 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|Send_State[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 4.067      ;
; -3.125 ; cnt[25]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.070      ;
; -3.124 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.055      ;
; -3.111 ; cnt[24]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.042      ;
; -3.109 ; cnt[24]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.040      ;
; -3.103 ; cnt[27]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.034      ;
; -3.101 ; cnt[27]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.032      ;
; -3.088 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.069     ; 4.021      ;
; -3.078 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.009      ;
; -3.078 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.009      ;
; -3.078 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.009      ;
; -3.075 ; cnt[30]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.006      ;
; -3.073 ; cnt[30]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 4.004      ;
; -3.059 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.988      ;
; -3.059 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.988      ;
; -3.059 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.988      ;
; -3.057 ; cnt[28]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 4.002      ;
; -3.055 ; cnt[21]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 3.986      ;
; -3.052 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[2]  ; clk          ; clk         ; 1.000        ; -0.075     ; 3.979      ;
; -3.052 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[5]  ; clk          ; clk         ; 1.000        ; -0.075     ; 3.979      ;
; -3.052 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[1]  ; clk          ; clk         ; 1.000        ; -0.075     ; 3.979      ;
; -3.052 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[0]  ; clk          ; clk         ; 1.000        ; -0.075     ; 3.979      ;
; -3.044 ; cnt[29]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 3.975      ;
; -3.043 ; cnt[19]                ; start                  ; clk          ; clk         ; 1.000        ; -0.058     ; 3.987      ;
; -3.042 ; cnt[29]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 3.973      ;
; -3.027 ; cnt[25]                ; cnt[19]                ; clk          ; clk         ; 1.000        ; -0.071     ; 3.958      ;
; -3.025 ; cnt[18]                ; start                  ; clk          ; clk         ; 1.000        ; -0.057     ; 3.970      ;
; -3.018 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|Send_State[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.951      ;
; -3.015 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[3]  ; clk          ; clk         ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[6]  ; clk          ; clk         ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|SEND_DATA[7]  ; clk          ; clk         ; 1.000        ; -0.077     ; 3.940      ;
; -3.013 ; ARP:ARP1|Send_State[0] ; ARP:ARP1|Send_State[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.946      ;
; -3.008 ; cnt[31]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.071     ; 3.939      ;
; -3.006 ; cnt[31]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.071     ; 3.937      ;
; -2.984 ; cnt[20]                ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.072     ; 3.914      ;
; -2.982 ; cnt[20]                ; cnt[20]                ; clk          ; clk         ; 1.000        ; -0.072     ; 3.912      ;
; -2.965 ; cnt[0]                 ; cnt[23]                ; clk          ; clk         ; 1.000        ; -0.075     ; 3.892      ;
; -2.964 ; ARP:ARP1|Send_State[2] ; ARP:ARP1|SEND_DATA[4]  ; clk          ; clk         ; 1.000        ; -0.065     ; 3.901      ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; ARP:ARP1|SEND_EN                                            ; ARP:ARP1|SEND_EN                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ARP:ARP1|Send_State[0]                                      ; ARP:ARP1|Send_State[0]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ARP:ARP1|Send_State[1]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; ARP:ARP1|Send_State[5]                                      ; ARP:ARP1|Send_State[5]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[6]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; ARP:ARP1|Send_State[2]                                      ; ARP:ARP1|Send_State[2]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; ARP:ARP1|Send_State[3]                                      ; ARP:ARP1|Send_State[3]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; ARP:ARP1|Send_State[4]                                      ; ARP:ARP1|Send_State[4]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.417 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.587 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.854      ;
; 0.614 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.882      ;
; 0.620 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.637 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.418      ; 1.285      ;
; 0.649 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.917      ;
; 0.675 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[20]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.961      ;
; 0.702 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[8]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.969      ;
; 0.705 ; cnt[13]                                                     ; cnt[13]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt[5]                                                      ; cnt[5]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt[3]                                                      ; cnt[3]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; cnt[29]                                                     ; cnt[29]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt[21]                                                     ; cnt[21]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt[11]                                                     ; cnt[11]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.352      ;
; 0.707 ; cnt[27]                                                     ; cnt[27]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; cnt[17]                                                     ; cnt[17]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; cnt[6]                                                      ; cnt[6]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; cnt[1]                                                      ; cnt[1]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; cnt[31]                                                     ; cnt[31]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt[22]                                                     ; cnt[22]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; cnt[25]                                                     ; cnt[25]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[18]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; cnt[16]                                                     ; cnt[16]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; cnt[14]                                                     ; cnt[14]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; cnt[2]                                                      ; cnt[2]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; cnt[18]                                                     ; cnt[18]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; cnt[4]                                                      ; cnt[4]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; cnt[30]                                                     ; cnt[30]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt[28]                                                     ; cnt[28]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt[26]                                                     ; cnt[26]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt[8]                                                      ; cnt[8]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; cnt[24]                                                     ; cnt[24]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.359      ;
; 0.714 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[4]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 0.980      ;
; 0.719 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.365      ;
; 0.719 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.726 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.372      ;
; 0.729 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.997      ;
; 0.732 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.378      ;
; 0.733 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.001      ;
; 0.740 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.386      ;
; 0.742 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[27]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.009      ;
; 0.742 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.009      ;
; 0.760 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.406      ;
; 0.760 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.405      ;
; 0.763 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.408      ;
; 0.764 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[30]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.545      ; 1.504      ;
; 0.772 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.417      ;
; 0.781 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.543      ; 1.519      ;
; 0.785 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.543      ; 1.523      ;
; 0.790 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.435      ;
; 0.796 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.542      ; 1.533      ;
; 0.797 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.542      ; 1.534      ;
; 0.800 ; ARP:ARP1|Send_State[0]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 1.065      ;
; 0.801 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.447      ;
; 0.812 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 1.080      ;
; 0.856 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.124      ;
; 0.873 ; ARP:ARP1|Send_State[4]                                      ; ARP:ARP1|SEND_DATA[4]                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.069      ; 1.137      ;
; 0.874 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.142      ;
; 0.877 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.145      ;
; 0.882 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[31]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.545      ; 1.622      ;
; 0.883 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[29]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.545      ; 1.623      ;
; 0.883 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[28]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.545      ; 1.623      ;
; 0.911 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[28]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.546      ; 1.652      ;
; 0.912 ; ARP:ARP1|SEND_DATA[0]                                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.402      ; 1.064      ;
; 0.916 ; ARP:ARP1|SEND_DATA[5]                                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[29]                                                                                                            ; clk          ; clk         ; -0.500       ; 0.523      ; 1.154      ;
; 0.924 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.192      ;
; 0.931 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.419      ; 1.580      ;
; 0.932 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.199      ;
; 0.978 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 1.242      ;
; 0.990 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.636      ;
; 0.999 ; ARP:ARP1|SEND_DATA[4]                                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; -0.500       ; 0.515      ; 1.229      ;
; 1.000 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.645      ;
; 1.003 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[11]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.075      ; 1.273      ;
; 1.004 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[25]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.271      ;
; 1.012 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.658      ;
; 1.023 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.668      ;
; 1.026 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.416      ; 1.672      ;
; 1.027 ; cnt[5]                                                      ; cnt[6]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt[13]                                                     ; cnt[14]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ETH_TX_CLK'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.504 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.574      ; 1.273      ;
; 0.538 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.574      ; 1.307      ;
; 0.542 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.007      ;
; 0.547 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.012      ;
; 0.554 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.019      ;
; 0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.029      ;
; 0.568 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.033      ;
; 0.569 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.034      ;
; 0.587 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.052      ;
; 0.591 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.056      ;
; 0.613 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.580      ; 1.388      ;
; 0.628 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.580      ; 1.403      ;
; 0.652 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.117      ;
; 0.692 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.580      ; 1.467      ;
; 0.692 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.580      ; 1.467      ;
; 0.703 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.235      ; 1.168      ;
; 0.714 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 0.957      ;
; 0.737 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.977      ;
; 0.740 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.580      ; 1.515      ;
; 0.741 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.980      ;
; 0.747 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.580      ; 1.522      ;
; 0.747 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.304      ; 1.276      ;
; 0.757 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.996      ;
; 0.758 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 0.997      ;
; 0.779 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.044      ; 1.018      ;
; 0.850 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.574      ; 1.619      ;
; 0.891 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.134      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.899 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.501      ; 1.595      ;
; 0.913 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.288      ;
; 0.926 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.301      ;
; 0.940 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.315      ;
; 0.953 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.328      ;
; 0.975 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.350      ;
; 0.975 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.350      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.016 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.687      ; 1.928      ;
; 1.052 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.295      ;
; 1.053 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.428      ;
; 1.055 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.298      ;
; 1.055 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.298      ;
; 1.057 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.300      ;
; 1.057 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.145      ; 1.432      ;
; 1.058 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.301      ;
; 1.058 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.301      ;
; 1.058 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.301      ;
; 1.062 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.547      ; 1.804      ;
; 1.067 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.310      ;
; 1.071 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.314      ;
; 1.071 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.314      ;
; 1.073 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.316      ;
; 1.073 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.316      ;
; 1.075 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.318      ;
; 1.088 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.331      ;
; 1.088 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.331      ;
; 1.130 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.373      ;
; 1.134 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.104      ; 1.433      ;
; 1.149 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.392      ;
; 1.152 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.395      ;
; 1.153 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.396      ;
; 1.153 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.396      ;
; 1.155 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2]                                                                                                          ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.733      ; 2.113      ;
; 1.163 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; clk          ; ETH_TX_CLK  ; 0.000        ; 0.743      ; 2.131      ;
; 1.168 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.411      ;
; 1.177 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.420      ;
; 1.177 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.420      ;
; 1.179 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.422      ;
; 1.180 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.423      ;
; 1.180 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.423      ;
; 1.193 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.436      ;
; 1.193 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.436      ;
; 1.195 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.048      ; 1.438      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; ETH_TX_CLK ; -1.774 ; -18.011       ;
; clk        ; -1.384 ; -87.206       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clk        ; 0.184 ; 0.000         ;
; ETH_TX_CLK ; 0.197 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; clk        ; -3.000 ; -113.837                   ;
; ETH_TX_CLK ; -3.000 ; -36.621                    ;
+------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ETH_TX_CLK'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.774 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.108     ; 2.673      ;
; -1.762 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.080     ; 2.689      ;
; -1.596 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.131     ; 2.472      ;
; -1.560 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.096     ; 2.471      ;
; -1.114 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 2.097      ;
; -1.018 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.152      ; 2.177      ;
; -1.015 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.998      ;
; -0.986 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.784      ;
; -0.977 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.775      ;
; -0.949 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.747      ;
; -0.934 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.152      ; 2.093      ;
; -0.896 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.694      ;
; -0.876 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.859      ;
; -0.868 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.152      ; 2.027      ;
; -0.852 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.650      ;
; -0.837 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.820      ;
; -0.836 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.634      ;
; -0.813 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.145      ; 1.965      ;
; -0.802 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.145      ; 1.954      ;
; -0.741 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.724      ;
; -0.731 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.145      ; 1.883      ;
; -0.728 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.526      ;
; -0.700 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.683      ;
; -0.675 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.129      ; 1.811      ;
; -0.672 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.145      ; 1.824      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.660 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.790      ;
; -0.647 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.152      ; 1.806      ;
; -0.642 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.625      ;
; -0.640 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.129      ; 1.776      ;
; -0.638 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.436      ;
; -0.624 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.185     ; 1.416      ;
; -0.613 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.596      ;
; -0.604 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.129      ; 1.740      ;
; -0.594 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.022     ; 1.579      ;
; -0.587 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]                                                                                                             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.019      ; 1.583      ;
; -0.579 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.377      ;
; -0.568 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.551      ;
; -0.566 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.185     ; 1.358      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.564 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.694      ;
; -0.561 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.152      ; 1.720      ;
; -0.561 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.152      ; 1.720      ;
; -0.545 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.129      ; 1.681      ;
; -0.544 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[23]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.185     ; 1.336      ;
; -0.515 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.185     ; 1.307      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.508 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]  ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.638      ;
; -0.500 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.483      ;
; -0.491 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.003      ; 1.471      ;
; -0.487 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.470      ;
; -0.485 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.022     ; 1.470      ;
; -0.477 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[21]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.017      ; 1.471      ;
; -0.469 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.452      ;
; -0.464 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.185     ; 1.256      ;
; -0.443 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.209     ; 1.241      ;
; -0.443 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.208     ; 1.212      ;
; -0.433 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]                                                                                                           ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; -0.185     ; 1.225      ;
; -0.431 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.414      ;
; -0.430 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2] ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; -0.024     ; 1.413      ;
; -0.419 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[15]                                                                                                            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.019      ; 1.415      ;
; -0.416 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[7]                                                                                                             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.019      ; 1.412      ;
; -0.414 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1] ; clk          ; ETH_TX_CLK  ; 1.000        ; 0.019      ; 1.410      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
; -0.412 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]   ; ETH_TX_CLK   ; ETH_TX_CLK  ; 1.000        ; 0.123      ; 1.542      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                  ;
+--------+------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.384 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.437      ;
; -1.384 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]               ; clk          ; clk         ; 0.500        ; -0.434     ; 1.437      ;
; -1.354 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[21]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.407      ;
; -1.354 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.407      ;
; -1.354 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[11]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.407      ;
; -1.354 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[8]               ; clk          ; clk         ; 0.500        ; -0.434     ; 1.407      ;
; -1.313 ; ARP:ARP1|SEND_DATA[6]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.367      ;
; -1.263 ; ARP:ARP1|SEND_DATA[4]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[18]              ; clk          ; clk         ; 0.500        ; -0.438     ; 1.312      ;
; -1.262 ; ARP:ARP1|SEND_DATA[4]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]              ; clk          ; clk         ; 0.500        ; -0.438     ; 1.311      ;
; -1.205 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]               ; clk          ; clk         ; 0.500        ; -0.433     ; 1.259      ;
; -1.204 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[15]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.258      ;
; -1.204 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[25]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.258      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[0]               ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]               ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[15]              ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[25]              ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]               ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[27]              ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]               ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[13]              ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[7]               ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.179 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]               ; clk          ; clk         ; 0.500        ; -0.436     ; 1.230      ;
; -1.177 ; ARP:ARP1|SEND_DATA[3]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]               ; clk          ; clk         ; 0.500        ; -0.432     ; 1.232      ;
; -1.176 ; ARP:ARP1|SEND_DATA[3]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[15]              ; clk          ; clk         ; 0.500        ; -0.432     ; 1.231      ;
; -1.176 ; ARP:ARP1|SEND_DATA[3]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[25]              ; clk          ; clk         ; 0.500        ; -0.432     ; 1.231      ;
; -1.163 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[2]                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 2.113      ;
; -1.163 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[5]                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 2.113      ;
; -1.163 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[1]                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 2.113      ;
; -1.163 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[0]                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 2.113      ;
; -1.152 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[3]                                      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.101      ;
; -1.152 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[6]                                      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.101      ;
; -1.152 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[7]                                      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.101      ;
; -1.145 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.198      ;
; -1.144 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.197      ;
; -1.143 ; ARP:ARP1|SEND_DATA[1]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.196      ;
; -1.140 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]              ; clk          ; clk         ; 0.500        ; -0.241     ; 1.386      ;
; -1.140 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]              ; clk          ; clk         ; 0.500        ; -0.241     ; 1.386      ;
; -1.140 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[23]              ; clk          ; clk         ; 0.500        ; -0.241     ; 1.386      ;
; -1.140 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[20]              ; clk          ; clk         ; 0.500        ; -0.241     ; 1.386      ;
; -1.140 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]              ; clk          ; clk         ; 0.500        ; -0.241     ; 1.386      ;
; -1.127 ; ARP:ARP1|SEND_DATA[7]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.181      ;
; -1.127 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[2]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.072      ;
; -1.127 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[5]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.072      ;
; -1.127 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[1]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.072      ;
; -1.127 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[0]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.072      ;
; -1.123 ; ARP:ARP1|SEND_DATA[7]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[27]              ; clk          ; clk         ; 0.500        ; -0.432     ; 1.178      ;
; -1.122 ; ARP:ARP1|SEND_DATA[7]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]               ; clk          ; clk         ; 0.500        ; -0.432     ; 1.177      ;
; -1.118 ; ARP:ARP1|SEND_DATA[1]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]               ; clk          ; clk         ; 0.500        ; -0.431     ; 1.174      ;
; -1.118 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[1]                                      ; clk          ; clk         ; 1.000        ; -0.041     ; 2.064      ;
; -1.117 ; ARP:ARP1|SEND_DATA[3]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.171      ;
; -1.116 ; ARP:ARP1|SEND_DATA[3]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.170      ;
; -1.116 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[3]                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 2.060      ;
; -1.116 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[6]                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 2.060      ;
; -1.116 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[7]                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 2.060      ;
; -1.112 ; ARP:ARP1|SEND_DATA[6]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[25]              ; clk          ; clk         ; 0.500        ; -0.432     ; 1.167      ;
; -1.110 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[2]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.110 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[5]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.110 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[1]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.110 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[0]                                      ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.107 ; ARP:ARP1|SEND_DATA[4]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]               ; clk          ; clk         ; 0.500        ; -0.438     ; 1.156      ;
; -1.106 ; ARP:ARP1|SEND_DATA[0]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.159      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]               ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[18]              ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]              ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]              ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]              ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]               ; clk          ; clk         ; 0.500        ; -0.437     ; 1.149      ;
; -1.099 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[3]                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 2.043      ;
; -1.099 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[6]                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 2.043      ;
; -1.099 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[7]                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 2.043      ;
; -1.093 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]             ; clk          ; clk         ; 0.500        ; -0.434     ; 1.146      ;
; -1.088 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]              ; clk          ; clk         ; 0.500        ; -0.431     ; 1.144      ;
; -1.084 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|SEND_DATA[4]                                      ; clk          ; clk         ; 1.000        ; -0.034     ; 2.037      ;
; -1.083 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[18]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.136      ;
; -1.074 ; ARP:ARP1|SEND_DATA[0]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]              ; clk          ; clk         ; 0.500        ; -0.431     ; 1.130      ;
; -1.063 ; ARP:ARP1|Send_State[5] ; ARP:ARP1|Send_State[0]                                     ; clk          ; clk         ; 1.000        ; -0.034     ; 2.016      ;
; -1.060 ; ARP:ARP1|SEND_DATA[3]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]              ; clk          ; clk         ; 0.500        ; -0.430     ; 1.117      ;
; -1.056 ; cnt[26]                ; start                                                      ; clk          ; clk         ; 1.000        ; -0.023     ; 2.020      ;
; -1.053 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.106      ;
; -1.052 ; ARP:ARP1|SEND_DATA[6]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]              ; clk          ; clk         ; 0.500        ; -0.433     ; 1.106      ;
; -1.049 ; ARP:ARP1|SEND_DATA[2]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[21]              ; clk          ; clk         ; 0.500        ; -0.431     ; 1.105      ;
; -1.048 ; cnt[22]                ; start                                                      ; clk          ; clk         ; 1.000        ; -0.023     ; 2.012      ;
; -1.048 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|SEND_DATA[4]                                      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.996      ;
; -1.046 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[0]                                      ; clk          ; clk         ; 1.000        ; -0.041     ; 1.992      ;
; -1.036 ; ARP:ARP1|SEND_DATA[7]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[21]              ; clk          ; clk         ; 0.500        ; -0.430     ; 1.093      ;
; -1.031 ; ARP:ARP1|SEND_DATA[5]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[21]              ; clk          ; clk         ; 0.500        ; -0.431     ; 1.087      ;
; -1.031 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|SEND_DATA[4]                                      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.979      ;
; -1.030 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|Send_State[3]                                     ; clk          ; clk         ; 1.000        ; -0.038     ; 1.979      ;
; -1.028 ; cnt[24]                ; start                                                      ; clk          ; clk         ; 1.000        ; -0.023     ; 1.992      ;
; -1.027 ; ARP:ARP1|Send_State[4] ; ARP:ARP1|Send_State[0]                                     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.975      ;
; -1.025 ; cnt[27]                ; start                                                      ; clk          ; clk         ; 1.000        ; -0.023     ; 1.989      ;
; -1.025 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]              ; clk          ; clk         ; 0.500        ; -0.434     ; 1.078      ;
; -1.023 ; ARP:ARP1|SEND_DATA[4]  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]              ; clk          ; clk         ; 0.500        ; -0.438     ; 1.072      ;
; -1.010 ; ARP:ARP1|Send_State[3] ; ARP:ARP1|Send_State[0]                                     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.958      ;
; -1.008 ; cnt[26]                ; cnt[19]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.960      ;
; -1.005 ; ARP:ARP1|SEND_EN       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; clk          ; clk         ; 0.500        ; -0.435     ; 1.057      ;
; -1.004 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|Send_State[4]                                     ; clk          ; clk         ; 1.000        ; -0.038     ; 1.953      ;
; -1.003 ; ARP:ARP1|Send_State[1] ; ARP:ARP1|SEND_DATA[5]                                      ; clk          ; clk         ; 1.000        ; -0.041     ; 1.949      ;
; -1.000 ; cnt[22]                ; cnt[19]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.952      ;
+--------+------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[6]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ARP:ARP1|Send_State[3]                                      ; ARP:ARP1|Send_State[3]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ARP:ARP1|Send_State[4]                                      ; ARP:ARP1|Send_State[4]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; ARP:ARP1|SEND_EN                                            ; ARP:ARP1|SEND_EN                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ARP:ARP1|Send_State[5]                                      ; ARP:ARP1|Send_State[5]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ARP:ARP1|Send_State[0]                                      ; ARP:ARP1|Send_State[0]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ARP:ARP1|Send_State[2]                                      ; ARP:ARP1|Send_State[2]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ARP:ARP1|Send_State[1]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH  ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.257 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.377      ;
; 0.264 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[9]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.271 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[10]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.278 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[10]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.284 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.581      ;
; 0.289 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[20]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.418      ;
; 0.290 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.613      ;
; 0.293 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.615      ;
; 0.294 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.617      ;
; 0.296 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.618      ;
; 0.297 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.620      ;
; 0.302 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[16]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[8]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; cnt[31]                                                     ; cnt[31]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[13]                                                     ; cnt[13]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[5]                                                      ; cnt[5]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[3]                                                      ; cnt[3]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[18]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt[29]                                                     ; cnt[29]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[27]                                                     ; cnt[27]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[21]                                                     ; cnt[21]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[17]                                                     ; cnt[17]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[11]                                                     ; cnt[11]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[6]                                                      ; cnt[6]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt[1]                                                      ; cnt[1]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ARP:ARP1|Send_State[6]                                      ; ARP:ARP1|Send_State[4]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.428      ;
; 0.306 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wren                       ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.220      ; 0.630      ;
; 0.306 ; cnt[25]                                                     ; cnt[25]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt[22]                                                     ; cnt[22]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt[16]                                                     ; cnt[16]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt[14]                                                     ; cnt[14]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt[8]                                                      ; cnt[8]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt[2]                                                      ; cnt[2]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[22]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; cnt[30]                                                     ; cnt[30]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt[24]                                                     ; cnt[24]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt[18]                                                     ; cnt[18]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt[4]                                                      ; cnt[4]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[17]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; cnt[28]                                                     ; cnt[28]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; cnt[26]                                                     ; cnt[26]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.634      ;
; 0.314 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[9]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.637      ;
; 0.317 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.614      ;
; 0.317 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE                                                                                              ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.619      ;
; 0.322 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.645      ;
; 0.323 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.645      ;
; 0.323 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[27]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[5]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.444      ;
; 0.330 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.627      ;
; 0.332 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE                                                                                              ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.629      ;
; 0.332 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[2]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.654      ;
; 0.342 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.665      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.665      ;
; 0.344 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.641      ;
; 0.349 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[29]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.669      ;
; 0.349 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[28]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.669      ;
; 0.351 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[19]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 0.673      ;
; 0.351 ; ARP:ARP1|Send_State[0]                                      ; ARP:ARP1|Send_State[1]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.473      ;
; 0.352 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[30]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.672      ;
; 0.352 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[2]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 0.674      ;
; 0.360 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.480      ;
; 0.363 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.660      ;
; 0.365 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[24]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.240      ; 0.689      ;
; 0.368 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[14]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.489      ;
; 0.369 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[12]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.240      ; 0.693      ;
; 0.370 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.667      ;
; 0.370 ; ARP:ARP1|Send_State[4]                                      ; ARP:ARP1|SEND_DATA[4]                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.039      ; 0.493      ;
; 0.380 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[6]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.501      ;
; 0.385 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[0]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.506      ;
; 0.387 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[31]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.237      ; 0.708      ;
; 0.392 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE                                                                                              ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.689      ;
; 0.393 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.690      ;
; 0.399 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.696      ;
; 0.399 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[3]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[1]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.520      ;
; 0.404 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[6]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[28]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.238      ; 0.726      ;
; 0.406 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[4]                ; RTL8201_MII_MAC:RTL8201_MII_MAC1|CRC32_in[26]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.526      ;
; 0.423 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SENT_BUSY                                                                                                               ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.720      ;
; 0.430 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV                                                                                              ; ETH_TX_CLK   ; clk         ; 0.000        ; 0.183      ; 0.727      ;
; 0.432 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|wraddress[7]               ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.755      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ETH_TX_CLK'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.197 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.447      ;
; 0.199 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.449      ;
; 0.201 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.453      ;
; 0.208 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.458      ;
; 0.208 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.458      ;
; 0.208 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.458      ;
; 0.218 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.468      ;
; 0.220 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.470      ;
; 0.244 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.234      ; 0.562      ;
; 0.245 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.234      ; 0.563      ;
; 0.252 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.502      ;
; 0.277 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a0~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.146      ; 0.527      ;
; 0.285 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.258      ; 0.627      ;
; 0.285 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.258      ; 0.627      ;
; 0.309 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.024      ; 0.417      ;
; 0.320 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.428      ;
; 0.328 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.258      ; 0.670      ;
; 0.329 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.258      ; 0.671      ;
; 0.331 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.438      ;
; 0.340 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.022      ; 0.446      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.343 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.209      ; 0.636      ;
; 0.349 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.258      ; 0.691      ;
; 0.349 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[1]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.258      ; 0.691      ;
; 0.365 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.587      ;
; 0.373 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.595      ;
; 0.379 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.601      ;
; 0.385 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.607      ;
; 0.390 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.612      ;
; 0.391 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.613      ;
; 0.398 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.024      ; 0.506      ;
; 0.398 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.234      ; 0.716      ;
; 0.434 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.656      ;
; 0.439 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.661      ;
; 0.466 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.575      ;
; 0.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.576      ;
; 0.467 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.576      ;
; 0.475 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.586      ;
; 0.478 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.588      ;
; 0.480 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.589      ;
; 0.486 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.595      ;
; 0.487 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.596      ;
; 0.489 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.598      ;
; 0.490 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.599      ;
; 0.503 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.233      ; 0.820      ;
; 0.507 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.024      ; 0.615      ;
; 0.510 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[0]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.041      ; 0.635      ;
; 0.511 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[2]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.024      ; 0.619      ;
; 0.528 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_EN                                                                                                               ; clk          ; ETH_TX_CLK  ; 0.000        ; -0.081     ; 0.561      ;
; 0.529 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.638      ;
; 0.530 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.639      ;
; 0.532 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.641      ;
; 0.532 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.641      ;
; 0.533 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.755      ;
; 0.533 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.642      ;
; 0.540 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.649      ;
; 0.542 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.651      ;
; 0.543 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.652      ;
; 0.543 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.652      ;
; 0.545 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[8]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.654      ;
; 0.546 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.655      ;
; 0.552 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.661      ;
; 0.553 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.662      ;
; 0.554 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]             ; RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ram_block1a2~portb_address_reg0 ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.118      ; 0.776      ;
; 0.555 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[0]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[4]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.664      ;
; 0.556 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[2]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.665      ;
; 0.595 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.704      ;
; 0.595 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[9]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.704      ;
; 0.596 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|ETH_TX_DATA[2]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.233      ; 0.913      ;
; 0.598 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[1]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[6]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.707      ;
; 0.598 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[5]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[10]                                                                                                           ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.707      ;
; 0.601 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[4]            ; RTL8201_MII_MAC:RTL8201_MII_MAC1|Toggle_Send[3]                                                                                                          ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.024      ; 0.709      ;
; 0.606 ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[3]              ; RTL8201_MII_MAC:RTL8201_MII_MAC1|rdaddress[7]                                                                                                            ; ETH_TX_CLK   ; ETH_TX_CLK  ; 0.000        ; 0.025      ; 0.715      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.928   ; 0.184 ; N/A      ; N/A     ; -3.201              ;
;  ETH_TX_CLK      ; -5.928   ; 0.197 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -3.921   ; 0.184 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -334.593 ; 0.0   ; 0.0      ; 0.0     ; -207.074            ;
;  ETH_TX_CLK      ; -74.914  ; 0.000 ; N/A      ; N/A     ; -40.629             ;
;  clk             ; -259.679 ; 0.000 ; N/A      ; N/A     ; -166.445            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ETH_TX_EN      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_TX_DATA[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_TX_DATA[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_TX_DATA[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_TX_DATA[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ETH_TX_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ETH_TX_EN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH_TX_DATA[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH_TX_DATA[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH_TX_DATA[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH_TX_DATA[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ETH_TX_EN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH_TX_DATA[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH_TX_DATA[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH_TX_DATA[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH_TX_DATA[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ETH_TX_EN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH_TX_DATA[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH_TX_DATA[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH_TX_DATA[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH_TX_DATA[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk        ; clk        ; 1196     ; 181      ; 9        ; 400      ;
; ETH_TX_CLK ; clk        ; 20       ; 0        ; 0        ; 0        ;
; clk        ; ETH_TX_CLK ; 61       ; 0        ; 0        ; 0        ;
; ETH_TX_CLK ; ETH_TX_CLK ; 354      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk        ; clk        ; 1196     ; 181      ; 9        ; 400      ;
; ETH_TX_CLK ; clk        ; 20       ; 0        ; 0        ; 0        ;
; clk        ; ETH_TX_CLK ; 61       ; 0        ; 0        ; 0        ;
; ETH_TX_CLK ; ETH_TX_CLK ; 354      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 119   ; 119  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; ETH_TX_CLK ; ETH_TX_CLK ; Base ; Constrained ;
; clk        ; clk        ; Base ; Constrained ;
+------------+------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ETH_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ETH_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ETH_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 11 05:21:26 2018
Info: Command: quartus_sta Ethernet -c Ethernet
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ETH_TX_CLK ETH_TX_CLK
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.928             -74.914 ETH_TX_CLK 
    Info (332119):    -3.921            -259.679 clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk 
    Info (332119):     0.485               0.000 ETH_TX_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -166.445 clk 
    Info (332119):    -3.201             -40.629 ETH_TX_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.409             -67.899 ETH_TX_CLK 
    Info (332119):    -3.606            -234.817 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
    Info (332119):     0.430               0.000 ETH_TX_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -166.445 clk 
    Info (332119):    -3.201             -40.629 ETH_TX_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.774             -18.011 ETH_TX_CLK 
    Info (332119):    -1.384             -87.206 clk 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 clk 
    Info (332119):     0.197               0.000 ETH_TX_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -113.837 clk 
    Info (332119):    -3.000             -36.621 ETH_TX_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Tue Dec 11 05:21:29 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


