// Seed: 2960310344
module module_0;
  genvar id_1;
  assign module_1.id_11 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd28
) (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wor _id_10,
    output tri0 id_11,
    input supply1 id_12,
    output tri id_13,
    input tri0 id_14,
    input tri1 id_15
);
  assign id_13 = {1, id_4, 1, 1} - 1;
  assign id_13 = 1'd0;
  int id_17[1 : 1];
  ;
  module_0 modCall_1 ();
  wire id_18[-1  ==  1 'h0 : id_10];
  ;
  assign id_3 = id_0 * (id_14);
endmodule
