# Counter Load Clear Module

## Overview
The `counter_load_clear` module is a versatile counter with loadable terminal count and clear functionality. It provides precise control over counting behavior with configurable match values, making it ideal for timing applications, protocol implementations, and configurable delay generation.

## Module Declaration
```systemverilog
module counter_load_clear #(
    parameter int MAX = 32'd32
) (
    input logic                     clk,
    input logic                     rst_n,
    input logic                     clear,
    input logic                     increment,
    input logic                     load,
    input logic [$clog2(MAX)-1:0]   loadval,
    output logic [$clog2(MAX)-1:0]  count,
    output logic                    done
);
```

## Parameters

### MAX
- **Type**: `int`
- **Default**: `32'd32`
- **Description**: Maximum possible count value
- **Range**: Any positive 32-bit integer
- **Usage**: Determines counter width and maximum loadable value
- **Width Calculation**: Counter width = `$clog2(MAX)`

## Ports

### Inputs
| Port | Width | Type | Description |
|------|-------|------|-------------|
| `clk` | 1 | `logic` | System clock |
| `rst_n` | 1 | `logic` | Active-low asynchronous reset |
| `clear` | 1 | `logic` | Synchronous clear (highest priority) |
| `increment` | 1 | `logic` | Enable counter increment |
| `load` | 1 | `logic` | Load new match value |
| `loadval` | `$clog2(MAX)` | `logic` | New terminal count value |

### Outputs
| Port | Width | Type | Description |
|------|-------|------|-------------|
| `count` | `$clog2(MAX)` | `logic` | Current counter value |
| `done` | 1 | `logic` | Terminal count reached flag |

## Architecture Details

### Internal Registers
```systemverilog
logic [$clog2(MAX)-1:0] count;        // Current count value
logic [$clog2(MAX)-1:0] r_match_val;  // Terminal count register
```

### Priority Logic
The module implements a priority-based control scheme:

1. **Asynchronous Reset** (Highest Priority)
   - Resets both `count` and `r_match_val` to 0
   - Independent of clock edge

2. **Load Operation** (High Priority)
   - Updates `r_match_val` with `loadval`
   - Can occur simultaneously with other operations

3. **Clear Operation** (Medium Priority)
   - Immediately sets `count` to 0
   - Overrides increment operation

4. **Increment Operation** (Lowest Priority)
   - Advances counter or wraps to 0 at terminal count
   - Only when `increment` is asserted

## Implementation Details

### Main Control Logic
```systemverilog
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 'b0;
        r_match_val <= 'b0;
    end else begin
        // Load has independent priority
        if (load) r_match_val <= loadval;

        // Clear has highest operational priority
        if (clear) begin
            count <= 'b0;
        end else if (increment) begin
            count <= (count == r_match_val) ? 'b0 : count + 'b1;
        end
    end
end
```

### Done Signal Generation
```systemverilog
assign done = (count == r_match_val);
```

## Operation Modes

### 1. Basic Counting Mode
```systemverilog
// Simple timer: count to 100
counter_load_clear #(.MAX(1000)) timer (
    .clk(clk),
    .rst_n(rst_n),
    .clear(1'b0),
    .increment(1'b1),
    .load(1'b1),
    .loadval(8'd99),    // Count 0-99 (100 cycles)
    .count(timer_count),
    .done(timer_done)
);
```

### 2. Configurable Delay Mode
```systemverilog
// Variable delay generator
logic [7:0] delay_setting;
logic start_delay, delay_complete;

counter_load_clear #(.MAX(256)) delay_gen (
    .clk(clk),
    .rst_n(rst_n),
    .clear(start_delay),        // Start new delay
    .increment(1'b1),
    .load(start_delay),         // Load new value when starting
    .loadval(delay_setting),
    .count(),
    .done(delay_complete)
);
```

### 3. Retriggerable Timer Mode
```systemverilog
// Watchdog timer that resets on activity
logic activity_detected, timeout;

counter_load_clear #(.MAX(10000)) watchdog (
    .clk(clk),
    .rst_n(rst_n),
    .clear(activity_detected),  // Reset on activity
    .increment(1'b1),
    .load(1'b1),
    .loadval(16'd9999),         // 10000 cycle timeout
    .count(),
    .done(timeout)
);
```

## Timing Diagrams

### Basic Operation
```
Clock     : __|‾|__|‾|__|‾|__|‾|__|‾|__|‾|__|‾|__|‾|__
Reset_n   : _____|‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾
Load      : __________|‾‾‾|_________________________
LoadVal   : ─────────< 3 >─────────────────────────
Clear     : __________________________________|‾‾‾|_
Increment : ________________|‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾|_
Count     : ──< 0 >──< 0 >──< 0 >──< 1 >──< 2 >──< 3 >──< 0 >
Done      : ___________________________|‾‾‾|_______
```

### Load During Count
```
Clock     : __|‾|__|‾|__|‾|__|‾|__|‾|__|‾|__|‾|__
Load      : ______________|‾‾‾|_______________
LoadVal   : ─────────────< 5 >───────────────
Increment : |‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾|
Count     : < 0 >< 1 >< 2 >< 2 >< 3 >< 4 >< 5 >< 0 >
r_match   : ──────< 3 >───< 5 >─────────────────
Done      : _____________________________|‾‾‾|___
```

## Advanced Usage Examples

### 1. Dual-Rate Timer
```systemverilog
// Timer with fast/slow modes
logic fast_mode;
logic [15:0] timer_period;

always_comb begin
    timer_period = fast_mode ? 16'd99 : 16'd999;  // 100 vs 1000 cycles
end

counter_load_clear #(.MAX(65536)) dual_timer (
    .clk(clk),
    .rst_n(rst_n),
    .clear(timer_done),         // Auto-restart
    .increment(1'b1),
    .load(timer_done),          // Reload on completion
    .loadval(timer_period),
    .count(timer_value),
    .done(timer_done)
);
```

### 2. PWM Generator
```systemverilog
// Simple PWM with configurable duty cycle
logic [7:0] duty_cycle;  // 0-255
logic pwm_out;

counter_load_clear #(.MAX(256)) pwm_counter (
    .clk(clk),
    .rst_n(rst_n),
    .clear(1'b0),
    .increment(1'b1),
    .load(1'b1),
    .loadval(8'd255),           // Always count 0-255
    .count(pwm_count),
    .done()
);

assign pwm_out = (pwm_count < duty_cycle);
```

### 3. Burst Generator
```systemverilog
// Generate bursts of N pulses
logic [7:0] burst_length;
logic start_burst, burst_active, burst_complete;

counter_load_clear #(.MAX(256)) burst_counter (
    .clk(clk),
    .rst_n(rst_n),
    .clear(start_burst),
    .increment(burst_active),
    .load(start_burst),
    .loadval(burst_length - 1),
    .count(burst_count),
    .done(burst_complete)
);

// State machine for burst control
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        burst_active <= 1'b0;
    end else begin
        if (start_burst)
            burst_active <= 1'b1;
        else if (burst_complete)
            burst_active <= 1'b0;
    end
end
```

### 4. Communication Timeout
```systemverilog
// UART receive timeout
logic rx_active, rx_timeout, char_received;
parameter RX_TIMEOUT_CYCLES = 1000;

counter_load_clear #(.MAX(2048)) rx_timer (
    .clk(clk),
    .rst_n(rst_n),
    .clear(char_received),      // Reset on new character
    .increment(rx_active),      // Only count when receiving
    .load(rx_active && !char_received),
    .loadval(RX_TIMEOUT_CYCLES-1),
    .count(),
    .done(rx_timeout)
);
```

## Design Patterns

### Pattern 1: Auto-Reloading Timer
```systemverilog
wire auto_reload = timer_done;
counter_load_clear timer (
    .clear(auto_reload),
    .load(auto_reload),
    .loadval(PERIOD-1),
    .done(timer_done),
    ...
);
```

### Pattern 2: Conditional Counting
```systemverilog
wire count_enable = condition_met && !paused;
counter_load_clear conditional_timer (
    .increment(count_enable),
    ...
);
```

### Pattern 3: Dynamic Period Adjustment
```systemverilog
logic period_changed;
wire reload_needed = timer_done || period_changed;

counter_load_clear adaptive_timer (
    .clear(reload_needed),
    .load(reload_needed),
    .loadval(current_period),
    ...
);
```

## Verification Strategy

### Test Scenarios
1. **Basic Counting**: Verify normal increment operation
2. **Terminal Count**: Test done signal generation
3. **Load Operation**: Verify match value updates
4. **Clear Priority**: Test clear overrides increment
5. **Simultaneous Operations**: Load + clear + increment
6. **Boundary Conditions**: Count = 0, count = match_val
7. **Reset Behavior**: Async reset during various operations

### Coverage Model
```systemverilog
covergroup load_clear_cg @(posedge clk);
    cp_count: coverpoint count {
        bins zero = {0};
        bins low = {[1:MAX/4]};
        bins mid = {[MAX/4+1:3*MAX/4]};
        bins high = {[3*MAX/4+1:MAX-1]};
    }
    
    cp_match_val: coverpoint r_match_val {
        bins zero = {0};
        bins low = {[1:MAX/4]};
        bins mid = {[MAX/4+1:3*MAX/4]};
        bins high = {[3*MAX/4+1:MAX-1]};
    }
    
    cp_operations: coverpoint {clear, increment, load} {
        bins clear_only = {3'b100};
        bins inc_only = {3'b010};
        bins load_only = {3'b001};
        bins clear_inc = {3'b110};
        bins clear_load = {3'b101};
        bins inc_load = {3'b011};
        bins all_ops = {3'b111};
        bins no_ops = {3'b000};
    }
    
    cp_done: coverpoint done;
    
    // Cross coverage
    cross_done_ops: cross cp_operations, done;
endgroup
```

### Assertions
```systemverilog
// Count should never exceed match value
property count_bounds;
    @(posedge clk) disable iff (!rst_n)
    count <= r_match_val;
endproperty

// Done should be true when count equals match
property done_when_match;
    @(posedge clk) disable iff (!rst_n)
    (count == r_match_val) |-> done;
endproperty

// Clear should reset count to 0
property clear_resets_count;
    @(posedge clk) disable iff (!rst_n)
    clear |=> (count == 0);
endproperty

// Load should update match value
property load_updates_match;
    @(posedge clk) disable iff (!rst_n)
    load |=> (r_match_val == $past(loadval));
endproperty

assert property (count_bounds);
assert property (done_when_match);
assert property (clear_resets_count);
assert property (load_updates_match);
```

## Synthesis Considerations

### Resource Usage
- **Flip-Flops**: `$clog2(MAX)` for count + `$clog2(MAX)` for match = `2 × $clog2(MAX)`
- **LUTs**: Increment logic, comparator, and control logic
- **Typical**: 15-25 LUTs for 16-bit counter

### Timing Optimization
```systemverilog
// For high-speed operation, pipeline the comparison
logic done_pipe;
always_ff @(posedge clk) begin
    done_pipe <= (count == r_match_val);
end
```

### Parameter Validation
```systemverilog
initial begin
    assert (MAX > 0) else $error("MAX must be positive");
    assert (MAX <= 2**30) else $warning("Large MAX may impact synthesis");
end
```

## Performance Characteristics

### Maximum Frequency
- **Typical**: 300-500 MHz in modern FPGAs
- **Critical Path**: Increment + comparison logic
- **Optimization**: Consider pipelining for extreme speeds

### Latency
- **Load Operation**: 1 cycle to update match value
- **Clear Operation**: 1 cycle to reset count
- **Done Signal**: Combinational (0 cycles)

## Common Applications
1. **Timer Modules**: Configurable timing generation
2. **Protocol Engines**: Timeout and retry mechanisms
3. **PWM Controllers**: Variable duty cycle generation
4. **Burst Generators**: Programmable pulse trains
5. **Watchdog Timers**: System monitoring and reset
6. **Clock Dividers**: Variable frequency division
7. **Test Pattern Generators**: Configurable test sequences

## Related Modules
- `counter`: Basic counter without load/clear
- `counter_freq_invariant`: Uses this module for prescaling
- Standard timer and PWM controller implementations