[2025-09-17 12:01:29] START suite=qualcomm_srv trace=srv491_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv491_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2652716 heartbeat IPC: 3.77 cumulative IPC: 3.77 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5079883 heartbeat IPC: 4.12 cumulative IPC: 3.937 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5079883 cumulative IPC: 3.937 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5079883 cumulative IPC: 3.937 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13570401 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22103457 heartbeat IPC: 1.172 cumulative IPC: 1.175 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30429405 heartbeat IPC: 1.201 cumulative IPC: 1.183 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 38961377 heartbeat IPC: 1.172 cumulative IPC: 1.181 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 47676179 heartbeat IPC: 1.147 cumulative IPC: 1.174 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 55867949 heartbeat IPC: 1.221 cumulative IPC: 1.181 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 64295704 heartbeat IPC: 1.187 cumulative IPC: 1.182 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 72747235 heartbeat IPC: 1.183 cumulative IPC: 1.182 (Simulation time: 00 hr 10 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv491_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 81399917 heartbeat IPC: 1.156 cumulative IPC: 1.179 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84699301 cumulative IPC: 1.181 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84699301 cumulative IPC: 1.181 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv491_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.181 instructions: 100000000 cycles: 84699301
CPU 0 Branch Prediction Accuracy: 91.57% MPKI: 14.89 Average ROB Occupancy at Mispredict: 27.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2791
BRANCH_INDIRECT: 0.4178
BRANCH_CONDITIONAL: 12.5
BRANCH_DIRECT_CALL: 0.7093
BRANCH_INDIRECT_CALL: 0.519
BRANCH_RETURN: 0.4593


====Backend Stall Breakdown====
ROB_STALL: 190575
LQ_STALL: 0
SQ_STALL: 526034


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 85.58878
REPLAY_LOAD: 78.548615
NON_REPLAY_LOAD: 21.226105

== Total ==
ADDR_TRANS: 9158
REPLAY_LOAD: 11311
NON_REPLAY_LOAD: 170106

== Counts ==
ADDR_TRANS: 107
REPLAY_LOAD: 144
NON_REPLAY_LOAD: 8014

cpu0->cpu0_STLB TOTAL        ACCESS:    1773429 HIT:    1768785 MISS:       4644 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1773429 HIT:    1768785 MISS:       4644 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 207.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7756851 HIT:    6765367 MISS:     991484 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6292311 HIT:    5500305 MISS:     792006 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     537942 HIT:     364308 MISS:     173634 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     917862 HIT:     900058 MISS:      17804 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8736 HIT:        696 MISS:       8040 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14448700 HIT:    8036498 MISS:    6412202 MSHR_MERGE:    1543373
cpu0->cpu0_L1I LOAD         ACCESS:   14448700 HIT:    8036498 MISS:    6412202 MSHR_MERGE:    1543373
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29895706 HIT:   26517160 MISS:    3378546 MSHR_MERGE:    1408349
cpu0->cpu0_L1D LOAD         ACCESS:   16855257 HIT:   15074515 MISS:    1780742 MSHR_MERGE:     357233
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13030768 HIT:   11441713 MISS:    1589055 MSHR_MERGE:    1051103
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9681 HIT:        932 MISS:       8749 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12072326 HIT:   10325618 MISS:    1746708 MSHR_MERGE:     880962
cpu0->cpu0_ITLB LOAD         ACCESS:   12072326 HIT:   10325618 MISS:    1746708 MSHR_MERGE:     880962
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.096 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28284729 HIT:   27069555 MISS:    1215174 MSHR_MERGE:     307491
cpu0->cpu0_DTLB LOAD         ACCESS:   28284729 HIT:   27069555 MISS:    1215174 MSHR_MERGE:     307491
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.981 cycles
cpu0->LLC TOTAL        ACCESS:    1208007 HIT:    1140159 MISS:      67848 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     792005 HIT:     765197 MISS:      26808 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     173634 HIT:     136894 MISS:      36740 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     234328 HIT:     234095 MISS:        233 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8040 HIT:       3973 MISS:       4067 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 123 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3524
  ROW_BUFFER_MISS:      64086
  AVG DBUS CONGESTED CYCLE: 3.694
Channel 0 WQ ROW_BUFFER_HIT:       1771
  ROW_BUFFER_MISS:      33306
  FULL:          0
Channel 0 REFRESHES ISSUED:       7058

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       530339       425210        69152         4887
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          201          288          196
  STLB miss resolved @ L2C                0           80          112          371          132
  STLB miss resolved @ LLC                0          229          438         2010          916
  STLB miss resolved @ MEM                0            1          239         1928         2275

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160908        50937      1167837       105126          535
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          142          121           28
  STLB miss resolved @ L2C                0           89          114           42           16
  STLB miss resolved @ LLC                0           83          204          416           68
  STLB miss resolved @ MEM                0            0           83          247          117
[2025-09-17 12:14:09] END   suite=qualcomm_srv trace=srv491_ap (rc=0)
