// xc5202
chip CHIP0 {
	kind xc5200;
	columns 10;
	rows 10;
	cfg_io A0 = IOB_N8_3;
	cfg_io A1 = IOB_N7_1;
	cfg_io A2 = IOB_N7_2;
	cfg_io A3 = IOB_N7_3;
	cfg_io A4 = IOB_N6_1;
	cfg_io A5 = IOB_N6_2;
	cfg_io A6 = IOB_N5_2;
	cfg_io A7 = IOB_N5_3;
	cfg_io A8 = IOB_N4_1;
	cfg_io A9 = IOB_N4_2;
	cfg_io A10 = IOB_N3_2;
	cfg_io A11 = IOB_N3_3;
	cfg_io A12 = IOB_N2_2;
	cfg_io A13 = IOB_N2_3;
	cfg_io A14 = IOB_N1_2;
	cfg_io A15 = IOB_N1_3;
	cfg_io A16 = IOB_W8_1;
	cfg_io A17 = IOB_W8_0;
	cfg_io D0 = IOB_E8_0;
	cfg_io D1 = IOB_E7_1;
	cfg_io D2 = IOB_E6_1;
	cfg_io D3 = IOB_E5_0;
	cfg_io D4 = IOB_E4_0;
	cfg_io D5 = IOB_E2_2;
	cfg_io D6 = IOB_E2_0;
	cfg_io D7 = IOB_E1_0;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S2_3;
	cfg_io RCLK_B = IOB_E7_2;
	cfg_io DOUT = IOB_E8_1;
	cfg_io M2 = IOB_S1_3;
	cfg_io INIT_B = IOB_S4_1;
	cfg_io CS0_B = IOB_E3_0;
	cfg_io CS1_B = IOB_E5_1;
	cfg_io TCK = IOB_W7_1;
	cfg_io TDI = IOB_W7_2;
	cfg_io TMS = IOB_W7_0;
	cfg_io TDO = IOB_N8_0;
	cfg_io M0 = IOB_W1_0;
	cfg_io M1 = IOB_W1_1;
}

// xc5204
chip CHIP1 {
	kind xc5200;
	columns 14;
	rows 12;
	cfg_io A0 = IOB_N12_3;
	cfg_io A1 = IOB_N11_1;
	cfg_io A2 = IOB_N10_1;
	cfg_io A3 = IOB_N10_2;
	cfg_io A4 = IOB_N8_1;
	cfg_io A5 = IOB_N8_2;
	cfg_io A6 = IOB_N7_2;
	cfg_io A7 = IOB_N7_3;
	cfg_io A8 = IOB_N6_2;
	cfg_io A9 = IOB_N6_3;
	cfg_io A10 = IOB_N5_3;
	cfg_io A11 = IOB_N4_1;
	cfg_io A12 = IOB_N3_3;
	cfg_io A13 = IOB_N2_1;
	cfg_io A14 = IOB_N1_2;
	cfg_io A15 = IOB_N1_3;
	cfg_io A16 = IOB_W10_1;
	cfg_io A17 = IOB_W10_0;
	cfg_io D0 = IOB_E10_0;
	cfg_io D1 = IOB_E8_2;
	cfg_io D2 = IOB_E7_1;
	cfg_io D3 = IOB_E6_0;
	cfg_io D4 = IOB_E5_1;
	cfg_io D5 = IOB_E4_0;
	cfg_io D6 = IOB_E2_2;
	cfg_io D7 = IOB_E1_0;
	cfg_io LDC = IOB_S3_2;
	cfg_io HDC = IOB_S2_3;
	cfg_io RCLK_B = IOB_E9_0;
	cfg_io DOUT = IOB_E10_1;
	cfg_io M2 = IOB_S1_3;
	cfg_io INIT_B = IOB_S6_1;
	cfg_io CS0_B = IOB_E4_1;
	cfg_io CS1_B = IOB_E6_1;
	cfg_io TCK = IOB_W8_2;
	cfg_io TDI = IOB_W9_0;
	cfg_io TMS = IOB_W7_3;
	cfg_io TDO = IOB_N12_0;
	cfg_io M0 = IOB_W1_0;
	cfg_io M1 = IOB_W1_1;
}

// xc5206
chip CHIP2 {
	kind xc5200;
	columns 16;
	rows 16;
	cfg_io A0 = IOB_N14_3;
	cfg_io A1 = IOB_N13_1;
	cfg_io A2 = IOB_N12_1;
	cfg_io A3 = IOB_N12_2;
	cfg_io A4 = IOB_N10_2;
	cfg_io A5 = IOB_N10_3;
	cfg_io A6 = IOB_N8_2;
	cfg_io A7 = IOB_N8_3;
	cfg_io A8 = IOB_N7_1;
	cfg_io A9 = IOB_N7_2;
	cfg_io A10 = IOB_N5_1;
	cfg_io A11 = IOB_N5_2;
	cfg_io A12 = IOB_N3_2;
	cfg_io A13 = IOB_N3_3;
	cfg_io A14 = IOB_N1_2;
	cfg_io A15 = IOB_N1_3;
	cfg_io A16 = IOB_W14_1;
	cfg_io A17 = IOB_W14_0;
	cfg_io D0 = IOB_E14_0;
	cfg_io D1 = IOB_E12_2;
	cfg_io D2 = IOB_E10_2;
	cfg_io D3 = IOB_E8_0;
	cfg_io D4 = IOB_E7_0;
	cfg_io D5 = IOB_E5_0;
	cfg_io D6 = IOB_E2_2;
	cfg_io D7 = IOB_E1_0;
	cfg_io LDC = IOB_S3_2;
	cfg_io HDC = IOB_S2_3;
	cfg_io RCLK_B = IOB_E13_0;
	cfg_io DOUT = IOB_E14_1;
	cfg_io M2 = IOB_S1_3;
	cfg_io INIT_B = IOB_S7_1;
	cfg_io CS0_B = IOB_E5_1;
	cfg_io CS1_B = IOB_E8_1;
	cfg_io TCK = IOB_W12_2;
	cfg_io TDI = IOB_W13_0;
	cfg_io TMS = IOB_W11_0;
	cfg_io TDO = IOB_N14_0;
	cfg_io M0 = IOB_W1_0;
	cfg_io M1 = IOB_W1_1;
}

// xc5210
chip CHIP3 {
	kind xc5200;
	columns 20;
	rows 20;
	cfg_io A0 = IOB_N18_3;
	cfg_io A1 = IOB_N17_1;
	cfg_io A2 = IOB_N16_1;
	cfg_io A3 = IOB_N16_2;
	cfg_io A4 = IOB_N12_2;
	cfg_io A5 = IOB_N12_3;
	cfg_io A6 = IOB_N10_2;
	cfg_io A7 = IOB_N10_3;
	cfg_io A8 = IOB_N9_1;
	cfg_io A9 = IOB_N9_2;
	cfg_io A10 = IOB_N7_1;
	cfg_io A11 = IOB_N7_2;
	cfg_io A12 = IOB_N3_1;
	cfg_io A13 = IOB_N3_2;
	cfg_io A14 = IOB_N1_2;
	cfg_io A15 = IOB_N1_3;
	cfg_io A16 = IOB_W18_1;
	cfg_io A17 = IOB_W18_0;
	cfg_io D0 = IOB_E18_1;
	cfg_io D1 = IOB_E16_2;
	cfg_io D2 = IOB_E12_2;
	cfg_io D3 = IOB_E10_0;
	cfg_io D4 = IOB_E9_0;
	cfg_io D5 = IOB_E7_0;
	cfg_io D6 = IOB_E3_1;
	cfg_io D7 = IOB_E1_0;
	cfg_io LDC = IOB_S3_2;
	cfg_io HDC = IOB_S2_3;
	cfg_io RCLK_B = IOB_E17_0;
	cfg_io DOUT = IOB_E18_2;
	cfg_io M2 = IOB_S1_3;
	cfg_io INIT_B = IOB_S9_1;
	cfg_io CS0_B = IOB_E7_1;
	cfg_io CS1_B = IOB_E10_1;
	cfg_io TCK = IOB_W16_2;
	cfg_io TDI = IOB_W17_0;
	cfg_io TMS = IOB_W13_2;
	cfg_io TDO = IOB_N18_0;
	cfg_io M0 = IOB_W1_0;
	cfg_io M1 = IOB_W1_1;
}

// xc5215
chip CHIP4 {
	kind xc5200;
	columns 24;
	rows 24;
	cfg_io A0 = IOB_N22_3;
	cfg_io A1 = IOB_N21_1;
	cfg_io A2 = IOB_N20_1;
	cfg_io A3 = IOB_N20_2;
	cfg_io A4 = IOB_N14_1;
	cfg_io A5 = IOB_N14_2;
	cfg_io A6 = IOB_N12_2;
	cfg_io A7 = IOB_N12_3;
	cfg_io A8 = IOB_N11_2;
	cfg_io A9 = IOB_N11_3;
	cfg_io A10 = IOB_N9_2;
	cfg_io A11 = IOB_N9_3;
	cfg_io A12 = IOB_N4_1;
	cfg_io A13 = IOB_N4_2;
	cfg_io A14 = IOB_N1_2;
	cfg_io A15 = IOB_N1_3;
	cfg_io A16 = IOB_W22_1;
	cfg_io A17 = IOB_W22_0;
	cfg_io D0 = IOB_E22_0;
	cfg_io D1 = IOB_E19_2;
	cfg_io D2 = IOB_E15_0;
	cfg_io D3 = IOB_E12_0;
	cfg_io D4 = IOB_E11_0;
	cfg_io D5 = IOB_E8_1;
	cfg_io D6 = IOB_E4_1;
	cfg_io D7 = IOB_E1_0;
	cfg_io LDC = IOB_S3_2;
	cfg_io HDC = IOB_S2_3;
	cfg_io RCLK_B = IOB_E20_0;
	cfg_io DOUT = IOB_E22_1;
	cfg_io M2 = IOB_S1_3;
	cfg_io INIT_B = IOB_S11_2;
	cfg_io CS0_B = IOB_E8_2;
	cfg_io CS1_B = IOB_E12_1;
	cfg_io TCK = IOB_W20_1;
	cfg_io TDI = IOB_W21_0;
	cfg_io TMS = IOB_W16_0;
	cfg_io TDO = IOB_N22_0;
	cfg_io M0 = IOB_W1_0;
	cfg_io M1 = IOB_W1_1;
}

// xc5202-pc84
bond BOND0 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N4_1;
	pin P4 = IOB_N4_2;
	pin P5 = IOB_N3_2;
	pin P6 = IOB_N3_3;
	pin P7 = IOB_N2_2;
	pin P8 = IOB_N2_3;
	pin P9 = IOB_N1_2;
	pin P10 = IOB_N1_3;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W8_1;
	pin P14 = IOB_W8_0;
	pin P15 = IOB_W7_2;
	pin P16 = IOB_W7_1;
	pin P17 = IOB_W7_0;
	pin P18 = IOB_W6_2;
	pin P19 = IOB_W5_2;
	pin P20 = IOB_W5_1;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W5_0;
	pin P24 = IOB_W4_2;
	pin P25 = IOB_W3_2;
	pin P26 = IOB_W3_1;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W2_1;
	pin P29 = IOB_W2_0;
	pin P30 = IOB_W1_1;
	pin P31 = GND;
	pin P32 = IOB_W1_0;
	pin P33 = VCC;
	pin P34 = IOB_S1_3;
	pin P35 = IOB_S1_2;
	pin P36 = IOB_S2_3;
	pin P37 = IOB_S2_1;
	pin P38 = IOB_S3_3;
	pin P39 = IOB_S3_2;
	pin P40 = IOB_S4_2;
	pin P41 = IOB_S4_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S5_3;
	pin P45 = IOB_S5_2;
	pin P46 = IOB_S6_2;
	pin P47 = IOB_S6_1;
	pin P48 = IOB_S7_3;
	pin P49 = IOB_S7_2;
	pin P50 = IOB_S8_3;
	pin P51 = IOB_S8_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E2_0;
	pin P59 = IOB_E2_2;
	pin P60 = IOB_E3_0;
	pin P61 = IOB_E4_0;
	pin P62 = IOB_E4_1;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E5_0;
	pin P66 = IOB_E5_1;
	pin P67 = IOB_E6_1;
	pin P68 = IOB_E7_0;
	pin P69 = IOB_E7_1;
	pin P70 = IOB_E7_2;
	pin P71 = IOB_E8_0;
	pin P72 = IOB_E8_1;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = IOB_N8_0;
	pin P76 = GND;
	pin P77 = IOB_N8_3;
	pin P78 = IOB_N7_1;
	pin P79 = IOB_N7_2;
	pin P80 = IOB_N7_3;
	pin P81 = IOB_N6_1;
	pin P82 = IOB_N6_2;
	pin P83 = IOB_N5_2;
	pin P84 = IOB_N5_3;
}

// xc5202-pg156
bond BOND1 {
	pin A1 = IOB_W8_0;
	pin A2 = NC;
	pin A3 = IOB_W7_1;
	pin A4 = NC;
	pin A5 = IOB_W7_0;
	pin A6 = IOB_W6_0;
	pin A7 = IOB_W5_2;
	pin A8 = IOB_W5_1;
	pin A9 = IOB_W4_1;
	pin A10 = IOB_W3_1;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = IOB_W2_2;
	pin A14 = NC;
	pin A15 = IOB_W1_1;
	pin A16 = IOB_W1_0;
	pin B1 = IOB_N1_2;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_W8_1;
	pin B4 = IOB_W7_2;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = IOB_W6_1;
	pin B8 = VCC;
	pin B9 = IOB_W4_2;
	pin B10 = IOB_W4_0;
	pin B11 = NC;
	pin B12 = IOB_W3_0;
	pin B13 = IOB_W2_1;
	pin B14 = IOB_W2_0;
	pin B15 = IOB_S1_3;
	pin B16 = IOB_S1_2;
	pin C1 = IOB_N2_3;
	pin C2 = NC;
	pin C3 = VCC;
	pin C4 = GND;
	pin C5 = NC;
	pin C6 = GND;
	pin C7 = IOB_W6_2;
	pin C8 = GND;
	pin C9 = IOB_W5_0;
	pin C10 = IOB_W3_2;
	pin C11 = GND;
	pin C12 = NC;
	pin C13 = GND;
	pin C14 = VCC;
	pin C15 = NC;
	pin C16 = IOB_S2_1;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = NC;
	pin D14 = IOB_S2_3;
	pin D15 = NC;
	pin D16 = NC;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = IOB_N2_2;
	pin E14 = IOB_S2_2;
	pin E15 = NC;
	pin E16 = NC;
	pin F1 = IOB_N3_2;
	pin F2 = IOB_N3_3;
	pin F3 = GND;
	pin F14 = GND;
	pin F15 = NC;
	pin F16 = IOB_S3_3;
	pin G1 = IOB_N4_2;
	pin G2 = IOB_N4_3;
	pin G3 = IOB_N3_1;
	pin G14 = IOB_S3_2;
	pin G15 = IOB_S3_1;
	pin G16 = IOB_S4_3;
	pin H1 = IOB_N4_1;
	pin H2 = GND;
	pin H3 = VCC;
	pin H14 = VCC;
	pin H15 = IOB_S4_1;
	pin H16 = IOB_S4_2;
	pin J1 = IOB_N5_1;
	pin J2 = IOB_N5_2;
	pin J3 = IOB_N5_3;
	pin J14 = GND;
	pin J15 = IOB_S5_3;
	pin J16 = IOB_S5_2;
	pin K1 = IOB_N6_3;
	pin K2 = IOB_N6_2;
	pin K3 = IOB_N6_1;
	pin K14 = IOB_S6_2;
	pin K15 = IOB_S6_3;
	pin K16 = IOB_S5_1;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = GND;
	pin L14 = GND;
	pin L15 = NC;
	pin L16 = IOB_S6_1;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M14 = IOB_S7_2;
	pin M15 = NC;
	pin M16 = NC;
	pin N1 = IOB_N7_3;
	pin N2 = NC;
	pin N3 = GND;
	pin N14 = IOB_S8_3;
	pin N15 = NC;
	pin N16 = NC;
	pin P1 = IOB_N7_2;
	pin P2 = IOB_N7_1;
	pin P3 = VCC;
	pin P4 = IOB_E8_0;
	pin P5 = IOB_E7_2;
	pin P6 = GND;
	pin P7 = IOB_E6_1;
	pin P8 = GND;
	pin P9 = IOB_E4_1;
	pin P10 = IOB_E3_0;
	pin P11 = GND;
	pin P12 = NC;
	pin P13 = VCC;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = IOB_S7_3;
	pin R1 = IOB_N8_3;
	pin R2 = CCLK;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_E6_0;
	pin R8 = VCC;
	pin R9 = IOB_E4_0;
	pin R10 = IOB_E3_1;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = NC;
	pin R14 = PROG_B;
	pin R15 = DONE;
	pin R16 = IOB_S8_2;
	pin T1 = IOB_N8_0;
	pin T2 = IOB_E8_1;
	pin T3 = IOB_E7_1;
	pin T4 = NC;
	pin T5 = IOB_E7_0;
	pin T6 = IOB_E5_2;
	pin T7 = IOB_E5_1;
	pin T8 = IOB_E5_0;
	pin T9 = IOB_E3_2;
	pin T10 = IOB_E2_2;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = IOB_E2_1;
	pin T14 = IOB_E2_0;
	pin T15 = IOB_E1_1;
	pin T16 = IOB_E1_0;
}

// xc5202-pq100
bond BOND2 {
	pin P1 = IOB_N1_2;
	pin P2 = IOB_N1_3;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_W8_1;
	pin P6 = IOB_W8_0;
	pin P7 = IOB_W7_2;
	pin P8 = IOB_W7_1;
	pin P9 = IOB_W7_0;
	pin P10 = IOB_W6_2;
	pin P11 = IOB_W6_0;
	pin P12 = IOB_W5_2;
	pin P13 = IOB_W5_1;
	pin P14 = GND;
	pin P15 = VCC;
	pin P16 = IOB_W5_0;
	pin P17 = IOB_W4_2;
	pin P18 = IOB_W4_1;
	pin P19 = IOB_W3_2;
	pin P20 = IOB_W3_1;
	pin P21 = IOB_W3_0;
	pin P22 = IOB_W2_2;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_W2_0;
	pin P25 = IOB_W1_1;
	pin P26 = GND;
	pin P27 = IOB_W1_0;
	pin P28 = VCC;
	pin P29 = IOB_S1_3;
	pin P30 = IOB_S1_2;
	pin P31 = IOB_S2_3;
	pin P32 = IOB_S2_2;
	pin P33 = IOB_S2_1;
	pin P34 = IOB_S3_3;
	pin P35 = IOB_S3_2;
	pin P36 = IOB_S3_1;
	pin P37 = IOB_S4_3;
	pin P38 = IOB_S4_2;
	pin P39 = IOB_S4_1;
	pin P40 = VCC;
	pin P41 = GND;
	pin P42 = IOB_S5_3;
	pin P43 = IOB_S5_2;
	pin P44 = IOB_S5_1;
	pin P45 = IOB_S6_3;
	pin P46 = IOB_S6_2;
	pin P47 = IOB_S6_1;
	pin P48 = IOB_S7_3;
	pin P49 = IOB_S7_2;
	pin P50 = IOB_S8_3;
	pin P51 = IOB_S8_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E2_0;
	pin P59 = IOB_E2_1;
	pin P60 = IOB_E2_2;
	pin P61 = IOB_E3_0;
	pin P62 = IOB_E3_1;
	pin P63 = IOB_E3_2;
	pin P64 = IOB_E4_0;
	pin P65 = IOB_E4_1;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_E5_0;
	pin P69 = IOB_E5_1;
	pin P70 = IOB_E5_2;
	pin P71 = IOB_E6_1;
	pin P72 = IOB_E7_0;
	pin P73 = IOB_E7_1;
	pin P74 = IOB_E7_2;
	pin P75 = IOB_E8_0;
	pin P76 = IOB_E8_1;
	pin P77 = CCLK;
	pin P78 = VCC;
	pin P79 = IOB_N8_0;
	pin P80 = GND;
	pin P81 = IOB_N8_3;
	pin P82 = IOB_N7_1;
	pin P83 = IOB_N7_2;
	pin P84 = IOB_N7_3;
	pin P85 = IOB_N6_1;
	pin P86 = IOB_N6_2;
	pin P87 = IOB_N6_3;
	pin P88 = IOB_N5_1;
	pin P89 = IOB_N5_2;
	pin P90 = IOB_N5_3;
	pin P91 = GND;
	pin P92 = VCC;
	pin P93 = IOB_N4_1;
	pin P94 = IOB_N4_2;
	pin P95 = IOB_N4_3;
	pin P96 = IOB_N3_1;
	pin P97 = IOB_N3_2;
	pin P98 = IOB_N3_3;
	pin P99 = IOB_N2_2;
	pin P100 = IOB_N2_3;
}

// xc5202-tq144
bond BOND3 {
	pin P1 = GND;
	pin P2 = IOB_W8_1;
	pin P3 = IOB_W8_0;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = IOB_W7_2;
	pin P7 = IOB_W7_1;
	pin P8 = GND;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = IOB_W7_0;
	pin P12 = IOB_W6_2;
	pin P13 = IOB_W6_1;
	pin P14 = IOB_W6_0;
	pin P15 = IOB_W5_2;
	pin P16 = IOB_W5_1;
	pin P17 = GND;
	pin P18 = VCC;
	pin P19 = IOB_W5_0;
	pin P20 = IOB_W4_2;
	pin P21 = IOB_W4_1;
	pin P22 = IOB_W4_0;
	pin P23 = IOB_W3_2;
	pin P24 = IOB_W3_1;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = GND;
	pin P28 = IOB_W3_0;
	pin P29 = IOB_W2_2;
	pin P30 = NC;
	pin P31 = NC;
	pin P32 = IOB_W2_1;
	pin P33 = IOB_W2_0;
	pin P34 = IOB_W1_1;
	pin P35 = GND;
	pin P36 = IOB_W1_0;
	pin P37 = VCC;
	pin P38 = IOB_S1_3;
	pin P39 = IOB_S1_2;
	pin P40 = IOB_S2_3;
	pin P41 = NC;
	pin P42 = NC;
	pin P43 = IOB_S2_2;
	pin P44 = IOB_S2_1;
	pin P45 = GND;
	pin P46 = NC;
	pin P47 = NC;
	pin P48 = IOB_S3_3;
	pin P49 = IOB_S3_2;
	pin P50 = IOB_S3_1;
	pin P51 = IOB_S4_3;
	pin P52 = IOB_S4_2;
	pin P53 = IOB_S4_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S5_3;
	pin P57 = IOB_S5_2;
	pin P58 = IOB_S5_1;
	pin P59 = IOB_S6_3;
	pin P60 = IOB_S6_2;
	pin P61 = IOB_S6_1;
	pin P62 = NC;
	pin P63 = NC;
	pin P64 = GND;
	pin P65 = IOB_S7_3;
	pin P66 = IOB_S7_2;
	pin P67 = NC;
	pin P68 = NC;
	pin P69 = IOB_S8_3;
	pin P70 = IOB_S8_2;
	pin P71 = GND;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = PROG_B;
	pin P75 = IOB_E1_0;
	pin P76 = IOB_E1_1;
	pin P77 = NC;
	pin P78 = NC;
	pin P79 = IOB_E2_0;
	pin P80 = IOB_E2_1;
	pin P81 = GND;
	pin P82 = NC;
	pin P83 = NC;
	pin P84 = IOB_E2_2;
	pin P85 = IOB_E3_0;
	pin P86 = IOB_E3_1;
	pin P87 = IOB_E3_2;
	pin P88 = IOB_E4_0;
	pin P89 = IOB_E4_1;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E5_0;
	pin P93 = IOB_E5_1;
	pin P94 = IOB_E5_2;
	pin P95 = IOB_E6_0;
	pin P96 = IOB_E6_1;
	pin P97 = IOB_E7_0;
	pin P98 = NC;
	pin P99 = NC;
	pin P100 = GND;
	pin P101 = IOB_E7_1;
	pin P102 = IOB_E7_2;
	pin P103 = NC;
	pin P104 = NC;
	pin P105 = IOB_E8_0;
	pin P106 = IOB_E8_1;
	pin P107 = CCLK;
	pin P108 = VCC;
	pin P109 = IOB_N8_0;
	pin P110 = GND;
	pin P111 = IOB_N8_3;
	pin P112 = IOB_N7_1;
	pin P113 = NC;
	pin P114 = NC;
	pin P115 = IOB_N7_2;
	pin P116 = IOB_N7_3;
	pin P117 = NC;
	pin P118 = GND;
	pin P119 = NC;
	pin P120 = NC;
	pin P121 = IOB_N6_1;
	pin P122 = IOB_N6_2;
	pin P123 = IOB_N6_3;
	pin P124 = IOB_N5_1;
	pin P125 = IOB_N5_2;
	pin P126 = IOB_N5_3;
	pin P127 = GND;
	pin P128 = VCC;
	pin P129 = IOB_N4_1;
	pin P130 = IOB_N4_2;
	pin P131 = IOB_N4_3;
	pin P132 = IOB_N3_1;
	pin P133 = IOB_N3_2;
	pin P134 = IOB_N3_3;
	pin P135 = NC;
	pin P136 = NC;
	pin P137 = GND;
	pin P138 = IOB_N2_2;
	pin P139 = IOB_N2_3;
	pin P140 = NC;
	pin P141 = NC;
	pin P142 = IOB_N1_2;
	pin P143 = IOB_N1_3;
	pin P144 = VCC;
}

// xc5202-vq100
bond BOND4 {
	pin P1 = GND;
	pin P2 = IOB_W8_1;
	pin P3 = IOB_W8_0;
	pin P4 = IOB_W7_2;
	pin P5 = IOB_W7_1;
	pin P6 = IOB_W7_0;
	pin P7 = IOB_W6_2;
	pin P8 = IOB_W6_0;
	pin P9 = IOB_W5_2;
	pin P10 = IOB_W5_1;
	pin P11 = GND;
	pin P12 = VCC;
	pin P13 = IOB_W5_0;
	pin P14 = IOB_W4_2;
	pin P15 = IOB_W4_1;
	pin P16 = IOB_W3_2;
	pin P17 = IOB_W3_1;
	pin P18 = IOB_W3_0;
	pin P19 = IOB_W2_2;
	pin P20 = IOB_W2_1;
	pin P21 = IOB_W2_0;
	pin P22 = IOB_W1_1;
	pin P23 = GND;
	pin P24 = IOB_W1_0;
	pin P25 = VCC;
	pin P26 = IOB_S1_3;
	pin P27 = IOB_S1_2;
	pin P28 = IOB_S2_3;
	pin P29 = IOB_S2_2;
	pin P30 = IOB_S2_1;
	pin P31 = IOB_S3_3;
	pin P32 = IOB_S3_2;
	pin P33 = IOB_S3_1;
	pin P34 = IOB_S4_3;
	pin P35 = IOB_S4_2;
	pin P36 = IOB_S4_1;
	pin P37 = VCC;
	pin P38 = GND;
	pin P39 = IOB_S5_3;
	pin P40 = IOB_S5_2;
	pin P41 = IOB_S5_1;
	pin P42 = IOB_S6_3;
	pin P43 = IOB_S6_2;
	pin P44 = IOB_S6_1;
	pin P45 = IOB_S7_3;
	pin P46 = IOB_S7_2;
	pin P47 = IOB_S8_3;
	pin P48 = IOB_S8_2;
	pin P49 = GND;
	pin P50 = DONE;
	pin P51 = VCC;
	pin P52 = PROG_B;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E2_0;
	pin P56 = IOB_E2_1;
	pin P57 = IOB_E2_2;
	pin P58 = IOB_E3_0;
	pin P59 = IOB_E3_1;
	pin P60 = IOB_E3_2;
	pin P61 = IOB_E4_0;
	pin P62 = IOB_E4_1;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E5_0;
	pin P66 = IOB_E5_1;
	pin P67 = IOB_E5_2;
	pin P68 = IOB_E6_1;
	pin P69 = IOB_E7_0;
	pin P70 = IOB_E7_1;
	pin P71 = IOB_E7_2;
	pin P72 = IOB_E8_0;
	pin P73 = IOB_E8_1;
	pin P74 = CCLK;
	pin P75 = VCC;
	pin P76 = IOB_N8_0;
	pin P77 = GND;
	pin P78 = IOB_N8_3;
	pin P79 = IOB_N7_1;
	pin P80 = IOB_N7_2;
	pin P81 = IOB_N7_3;
	pin P82 = IOB_N6_1;
	pin P83 = IOB_N6_2;
	pin P84 = IOB_N6_3;
	pin P85 = IOB_N5_1;
	pin P86 = IOB_N5_2;
	pin P87 = IOB_N5_3;
	pin P88 = GND;
	pin P89 = VCC;
	pin P90 = IOB_N4_1;
	pin P91 = IOB_N4_2;
	pin P92 = IOB_N4_3;
	pin P93 = IOB_N3_1;
	pin P94 = IOB_N3_2;
	pin P95 = IOB_N3_3;
	pin P96 = IOB_N2_2;
	pin P97 = IOB_N2_3;
	pin P98 = IOB_N1_2;
	pin P99 = IOB_N1_3;
	pin P100 = VCC;
}

// xc5202-vq64
bond BOND5 {
	pin P1 = IOB_W8_1;
	pin P2 = IOB_W8_0;
	pin P3 = IOB_W7_2;
	pin P4 = IOB_W7_1;
	pin P5 = IOB_W7_0;
	pin P6 = IOB_W6_2;
	pin P7 = IOB_W5_1;
	pin P8 = GND;
	pin P9 = VCC;
	pin P10 = IOB_W4_2;
	pin P11 = IOB_W3_1;
	pin P12 = IOB_W3_0;
	pin P13 = IOB_W2_1;
	pin P14 = IOB_W2_0;
	pin P15 = IOB_W1_1;
	pin P16 = IOB_W1_0;
	pin P17 = IOB_S1_3;
	pin P18 = IOB_S1_2;
	pin P19 = IOB_S2_3;
	pin P20 = IOB_S2_1;
	pin P21 = IOB_S3_2;
	pin P22 = IOB_S4_2;
	pin P23 = IOB_S4_1;
	pin P24 = VCC;
	pin P25 = GND;
	pin P26 = IOB_S5_3;
	pin P27 = IOB_S5_2;
	pin P28 = IOB_S6_2;
	pin P29 = IOB_S6_1;
	pin P30 = IOB_S7_2;
	pin P31 = IOB_S8_2;
	pin P32 = DONE;
	pin P33 = VCC;
	pin P34 = PROG_B;
	pin P35 = IOB_E1_0;
	pin P36 = IOB_E1_1;
	pin P37 = IOB_E2_0;
	pin P38 = IOB_E2_2;
	pin P39 = IOB_E4_0;
	pin P40 = VCC;
	pin P41 = GND;
	pin P42 = IOB_E5_0;
	pin P43 = IOB_E5_1;
	pin P44 = IOB_E6_1;
	pin P45 = IOB_E7_1;
	pin P46 = IOB_E8_0;
	pin P47 = IOB_E8_1;
	pin P48 = CCLK;
	pin P49 = IOB_N8_0;
	pin P50 = IOB_N8_3;
	pin P51 = IOB_N7_1;
	pin P52 = IOB_N7_2;
	pin P53 = IOB_N6_2;
	pin P54 = IOB_N5_2;
	pin P55 = IOB_N5_3;
	pin P56 = GND;
	pin P57 = IOB_N4_1;
	pin P58 = IOB_N4_2;
	pin P59 = IOB_N3_3;
	pin P60 = IOB_N2_2;
	pin P61 = IOB_N2_3;
	pin P62 = IOB_N1_2;
	pin P63 = IOB_N1_3;
	pin P64 = VCC;
}

// xc5204-pc84
bond BOND6 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N6_2;
	pin P4 = IOB_N6_3;
	pin P5 = IOB_N5_3;
	pin P6 = IOB_N4_1;
	pin P7 = IOB_N3_3;
	pin P8 = IOB_N2_1;
	pin P9 = IOB_N1_2;
	pin P10 = IOB_N1_3;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W10_1;
	pin P14 = IOB_W10_0;
	pin P15 = IOB_W9_0;
	pin P16 = IOB_W8_2;
	pin P17 = IOB_W7_3;
	pin P18 = IOB_W7_2;
	pin P19 = IOB_W6_2;
	pin P20 = IOB_W6_1;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W6_0;
	pin P24 = IOB_W5_2;
	pin P25 = IOB_W4_2;
	pin P26 = IOB_W4_1;
	pin P27 = IOB_W3_1;
	pin P28 = IOB_W2_1;
	pin P29 = IOB_W2_0;
	pin P30 = IOB_W1_1;
	pin P31 = GND;
	pin P32 = IOB_W1_0;
	pin P33 = VCC;
	pin P34 = IOB_S1_3;
	pin P35 = IOB_S1_2;
	pin P36 = IOB_S2_3;
	pin P37 = IOB_S3_2;
	pin P38 = IOB_S5_3;
	pin P39 = IOB_S5_2;
	pin P40 = IOB_S6_2;
	pin P41 = IOB_S6_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S7_3;
	pin P45 = IOB_S7_2;
	pin P46 = IOB_S8_1;
	pin P47 = IOB_S9_3;
	pin P48 = IOB_S10_1;
	pin P49 = IOB_S11_3;
	pin P50 = IOB_S12_3;
	pin P51 = IOB_S12_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E2_2;
	pin P59 = IOB_E4_0;
	pin P60 = IOB_E4_1;
	pin P61 = IOB_E5_1;
	pin P62 = IOB_E5_2;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E6_0;
	pin P66 = IOB_E6_1;
	pin P67 = IOB_E7_1;
	pin P68 = IOB_E7_2;
	pin P69 = IOB_E8_2;
	pin P70 = IOB_E9_0;
	pin P71 = IOB_E10_0;
	pin P72 = IOB_E10_1;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = IOB_N12_0;
	pin P76 = GND;
	pin P77 = IOB_N12_3;
	pin P78 = IOB_N11_1;
	pin P79 = IOB_N10_1;
	pin P80 = IOB_N10_2;
	pin P81 = IOB_N8_1;
	pin P82 = IOB_N8_2;
	pin P83 = IOB_N7_2;
	pin P84 = IOB_N7_3;
}

// xc5204-pg156
bond BOND7 {
	pin A1 = IOB_W10_0;
	pin A2 = IOB_W9_2;
	pin A3 = IOB_W8_2;
	pin A4 = NC;
	pin A5 = IOB_W7_3;
	pin A6 = IOB_W7_0;
	pin A7 = IOB_W6_2;
	pin A8 = IOB_W6_1;
	pin A9 = IOB_W5_1;
	pin A10 = IOB_W4_1;
	pin A11 = IOB_W4_0;
	pin A12 = NC;
	pin A13 = IOB_W3_0;
	pin A14 = IOB_W2_3;
	pin A15 = IOB_W1_1;
	pin A16 = IOB_W1_0;
	pin B1 = IOB_N1_2;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_W10_1;
	pin B4 = IOB_W9_0;
	pin B5 = IOB_W8_1;
	pin B6 = IOB_W8_0;
	pin B7 = IOB_W7_1;
	pin B8 = VCC;
	pin B9 = IOB_W5_2;
	pin B10 = IOB_W5_0;
	pin B11 = IOB_W3_2;
	pin B12 = IOB_W3_1;
	pin B13 = IOB_W2_1;
	pin B14 = IOB_W2_0;
	pin B15 = IOB_S1_3;
	pin B16 = IOB_S1_2;
	pin C1 = IOB_N2_1;
	pin C2 = IOB_N2_2;
	pin C3 = VCC;
	pin C4 = GND;
	pin C5 = IOB_W9_1;
	pin C6 = GND;
	pin C7 = IOB_W7_2;
	pin C8 = GND;
	pin C9 = IOB_W6_0;
	pin C10 = IOB_W4_2;
	pin C11 = GND;
	pin C12 = IOB_W2_2;
	pin C13 = GND;
	pin C14 = VCC;
	pin C15 = IOB_S2_2;
	pin C16 = IOB_S3_2;
	pin D1 = IOB_N3_1;
	pin D2 = IOB_N3_2;
	pin D3 = IOB_N2_3;
	pin D14 = IOB_S2_3;
	pin D15 = IOB_S2_1;
	pin D16 = IOB_S4_3;
	pin E1 = IOB_N4_2;
	pin E2 = IOB_N4_3;
	pin E3 = IOB_N3_3;
	pin E14 = IOB_S3_3;
	pin E15 = IOB_S3_1;
	pin E16 = IOB_S4_1;
	pin F1 = IOB_N5_3;
	pin F2 = IOB_N4_1;
	pin F3 = GND;
	pin F14 = GND;
	pin F15 = IOB_S4_2;
	pin F16 = IOB_S5_3;
	pin G1 = IOB_N6_3;
	pin G2 = IOB_N5_1;
	pin G3 = IOB_N5_2;
	pin G14 = IOB_S5_2;
	pin G15 = IOB_S5_1;
	pin G16 = IOB_S6_3;
	pin H1 = IOB_N6_2;
	pin H2 = GND;
	pin H3 = VCC;
	pin H14 = VCC;
	pin H15 = IOB_S6_1;
	pin H16 = IOB_S6_2;
	pin J1 = IOB_N7_1;
	pin J2 = IOB_N7_2;
	pin J3 = IOB_N7_3;
	pin J14 = GND;
	pin J15 = IOB_S7_3;
	pin J16 = IOB_S7_2;
	pin K1 = IOB_N8_3;
	pin K2 = IOB_N8_2;
	pin K3 = IOB_N8_1;
	pin K14 = IOB_S8_1;
	pin K15 = IOB_S8_2;
	pin K16 = IOB_S8_3;
	pin L1 = IOB_N9_3;
	pin L2 = IOB_N9_2;
	pin L3 = GND;
	pin L14 = GND;
	pin L15 = IOB_S9_1;
	pin L16 = IOB_S9_3;
	pin M1 = IOB_N9_1;
	pin M2 = IOB_N10_3;
	pin M3 = IOB_N11_3;
	pin M14 = IOB_S11_3;
	pin M15 = IOB_S10_2;
	pin M16 = IOB_S9_2;
	pin N1 = IOB_N10_2;
	pin N2 = IOB_N11_2;
	pin N3 = GND;
	pin N14 = IOB_S12_3;
	pin N15 = IOB_S11_2;
	pin N16 = IOB_S10_3;
	pin P1 = IOB_N10_1;
	pin P2 = IOB_N11_1;
	pin P3 = VCC;
	pin P4 = IOB_E10_0;
	pin P5 = IOB_E9_0;
	pin P6 = GND;
	pin P7 = IOB_E7_1;
	pin P8 = GND;
	pin P9 = IOB_E5_2;
	pin P10 = IOB_E4_1;
	pin P11 = GND;
	pin P12 = IOB_E2_1;
	pin P13 = VCC;
	pin P14 = GND;
	pin P15 = IOB_S11_1;
	pin P16 = IOB_S10_1;
	pin R1 = IOB_N12_3;
	pin R2 = CCLK;
	pin R3 = IOB_E9_2;
	pin R4 = IOB_E9_1;
	pin R5 = NC;
	pin R6 = IOB_E8_0;
	pin R7 = IOB_E7_0;
	pin R8 = VCC;
	pin R9 = IOB_E5_1;
	pin R10 = IOB_E4_2;
	pin R11 = IOB_E3_1;
	pin R12 = NC;
	pin R13 = IOB_E2_0;
	pin R14 = PROG_B;
	pin R15 = DONE;
	pin R16 = IOB_S12_2;
	pin T1 = IOB_N12_0;
	pin T2 = IOB_E10_1;
	pin T3 = IOB_E8_2;
	pin T4 = IOB_E8_1;
	pin T5 = IOB_E7_2;
	pin T6 = IOB_E6_2;
	pin T7 = IOB_E6_1;
	pin T8 = IOB_E6_0;
	pin T9 = IOB_E5_0;
	pin T10 = IOB_E4_0;
	pin T11 = IOB_E3_2;
	pin T12 = NC;
	pin T13 = IOB_E3_0;
	pin T14 = IOB_E2_2;
	pin T15 = IOB_E1_1;
	pin T16 = IOB_E1_0;
}

// xc5204-pq100
bond BOND8 {
	pin P1 = IOB_N1_2;
	pin P2 = IOB_N1_3;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_W10_1;
	pin P6 = IOB_W10_0;
	pin P7 = IOB_W9_0;
	pin P8 = IOB_W8_2;
	pin P9 = IOB_W7_3;
	pin P10 = IOB_W7_2;
	pin P11 = IOB_W7_0;
	pin P12 = IOB_W6_2;
	pin P13 = IOB_W6_1;
	pin P14 = GND;
	pin P15 = VCC;
	pin P16 = IOB_W6_0;
	pin P17 = IOB_W5_2;
	pin P18 = IOB_W5_1;
	pin P19 = IOB_W4_2;
	pin P20 = IOB_W4_1;
	pin P21 = IOB_W3_1;
	pin P22 = IOB_W3_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_W2_0;
	pin P25 = IOB_W1_1;
	pin P26 = GND;
	pin P27 = IOB_W1_0;
	pin P28 = VCC;
	pin P29 = IOB_S1_3;
	pin P30 = IOB_S1_2;
	pin P31 = IOB_S2_3;
	pin P32 = IOB_S3_3;
	pin P33 = IOB_S3_2;
	pin P34 = IOB_S5_3;
	pin P35 = IOB_S5_2;
	pin P36 = IOB_S5_1;
	pin P37 = IOB_S6_3;
	pin P38 = IOB_S6_2;
	pin P39 = IOB_S6_1;
	pin P40 = VCC;
	pin P41 = GND;
	pin P42 = IOB_S7_3;
	pin P43 = IOB_S7_2;
	pin P44 = IOB_S8_3;
	pin P45 = IOB_S8_2;
	pin P46 = IOB_S8_1;
	pin P47 = IOB_S9_3;
	pin P48 = IOB_S10_1;
	pin P49 = IOB_S11_3;
	pin P50 = IOB_S12_3;
	pin P51 = IOB_S12_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E2_2;
	pin P59 = IOB_E3_0;
	pin P60 = IOB_E4_0;
	pin P61 = IOB_E4_1;
	pin P62 = IOB_E4_2;
	pin P63 = IOB_E5_0;
	pin P64 = IOB_E5_1;
	pin P65 = IOB_E5_2;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_E6_0;
	pin P69 = IOB_E6_1;
	pin P70 = IOB_E6_2;
	pin P71 = IOB_E7_1;
	pin P72 = IOB_E7_2;
	pin P73 = IOB_E8_2;
	pin P74 = IOB_E9_0;
	pin P75 = IOB_E10_0;
	pin P76 = IOB_E10_1;
	pin P77 = CCLK;
	pin P78 = VCC;
	pin P79 = IOB_N12_0;
	pin P80 = GND;
	pin P81 = IOB_N12_3;
	pin P82 = IOB_N11_1;
	pin P83 = IOB_N10_1;
	pin P84 = IOB_N10_2;
	pin P85 = IOB_N8_1;
	pin P86 = IOB_N8_2;
	pin P87 = IOB_N8_3;
	pin P88 = IOB_N7_1;
	pin P89 = IOB_N7_2;
	pin P90 = IOB_N7_3;
	pin P91 = GND;
	pin P92 = VCC;
	pin P93 = IOB_N6_2;
	pin P94 = IOB_N6_3;
	pin P95 = IOB_N5_1;
	pin P96 = IOB_N5_2;
	pin P97 = IOB_N5_3;
	pin P98 = IOB_N4_1;
	pin P99 = IOB_N3_3;
	pin P100 = IOB_N2_1;
}

// xc5204-pq160
bond BOND9 {
	pin P1 = GND;
	pin P2 = IOB_W10_1;
	pin P3 = IOB_W10_0;
	pin P4 = IOB_W9_2;
	pin P5 = IOB_W9_1;
	pin P6 = IOB_W9_0;
	pin P7 = IOB_W8_2;
	pin P8 = NC;
	pin P9 = NC;
	pin P10 = GND;
	pin P11 = IOB_W8_1;
	pin P12 = IOB_W8_0;
	pin P13 = IOB_W7_3;
	pin P14 = IOB_W7_2;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W7_0;
	pin P17 = IOB_W6_2;
	pin P18 = IOB_W6_1;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W6_0;
	pin P22 = IOB_W5_2;
	pin P23 = IOB_W5_1;
	pin P24 = IOB_W5_0;
	pin P25 = IOB_W4_2;
	pin P26 = IOB_W4_1;
	pin P27 = IOB_W4_0;
	pin P28 = IOB_W3_2;
	pin P29 = GND;
	pin P30 = NC;
	pin P31 = NC;
	pin P32 = IOB_W3_1;
	pin P33 = IOB_W3_0;
	pin P34 = IOB_W2_3;
	pin P35 = IOB_W2_2;
	pin P36 = IOB_W2_1;
	pin P37 = IOB_W2_0;
	pin P38 = IOB_W1_1;
	pin P39 = GND;
	pin P40 = IOB_W1_0;
	pin P41 = VCC;
	pin P42 = IOB_S1_3;
	pin P43 = IOB_S1_2;
	pin P44 = IOB_S2_3;
	pin P45 = IOB_S2_2;
	pin P46 = IOB_S2_1;
	pin P47 = IOB_S3_3;
	pin P48 = IOB_S3_2;
	pin P49 = IOB_S3_1;
	pin P50 = IOB_S4_3;
	pin P51 = GND;
	pin P52 = IOB_S4_2;
	pin P53 = IOB_S4_1;
	pin P54 = IOB_S5_3;
	pin P55 = IOB_S5_2;
	pin P56 = IOB_S5_1;
	pin P57 = IOB_S6_3;
	pin P58 = IOB_S6_2;
	pin P59 = IOB_S6_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S7_3;
	pin P63 = IOB_S7_2;
	pin P64 = IOB_S8_3;
	pin P65 = IOB_S8_2;
	pin P66 = IOB_S8_1;
	pin P67 = IOB_S9_3;
	pin P68 = IOB_S9_2;
	pin P69 = IOB_S9_1;
	pin P70 = GND;
	pin P71 = IOB_S10_3;
	pin P72 = IOB_S10_2;
	pin P73 = IOB_S10_1;
	pin P74 = IOB_S11_3;
	pin P75 = IOB_S11_2;
	pin P76 = IOB_S11_1;
	pin P77 = IOB_S12_3;
	pin P78 = IOB_S12_2;
	pin P79 = GND;
	pin P80 = DONE;
	pin P81 = VCC;
	pin P82 = PROG_B;
	pin P83 = IOB_E1_0;
	pin P84 = IOB_E1_1;
	pin P85 = IOB_E2_0;
	pin P86 = IOB_E2_1;
	pin P87 = IOB_E2_2;
	pin P88 = IOB_E3_0;
	pin P89 = NC;
	pin P90 = NC;
	pin P91 = GND;
	pin P92 = IOB_E3_1;
	pin P93 = IOB_E3_2;
	pin P94 = IOB_E4_0;
	pin P95 = IOB_E4_1;
	pin P96 = IOB_E4_2;
	pin P97 = IOB_E5_0;
	pin P98 = IOB_E5_1;
	pin P99 = IOB_E5_2;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E6_0;
	pin P103 = IOB_E6_1;
	pin P104 = IOB_E6_2;
	pin P105 = IOB_E7_0;
	pin P106 = IOB_E7_1;
	pin P107 = IOB_E7_2;
	pin P108 = IOB_E8_0;
	pin P109 = IOB_E8_1;
	pin P110 = GND;
	pin P111 = NC;
	pin P112 = NC;
	pin P113 = IOB_E8_2;
	pin P114 = IOB_E9_0;
	pin P115 = IOB_E9_1;
	pin P116 = IOB_E9_2;
	pin P117 = IOB_E10_0;
	pin P118 = IOB_E10_1;
	pin P119 = CCLK;
	pin P120 = VCC;
	pin P121 = IOB_N12_0;
	pin P122 = GND;
	pin P123 = IOB_N12_3;
	pin P124 = IOB_N11_1;
	pin P125 = IOB_N11_2;
	pin P126 = IOB_N11_3;
	pin P127 = IOB_N10_1;
	pin P128 = IOB_N10_2;
	pin P129 = IOB_N10_3;
	pin P130 = IOB_N9_1;
	pin P131 = GND;
	pin P132 = IOB_N9_2;
	pin P133 = IOB_N9_3;
	pin P134 = IOB_N8_1;
	pin P135 = IOB_N8_2;
	pin P136 = NC;
	pin P137 = IOB_N8_3;
	pin P138 = IOB_N7_1;
	pin P139 = IOB_N7_2;
	pin P140 = IOB_N7_3;
	pin P141 = GND;
	pin P142 = VCC;
	pin P143 = IOB_N6_2;
	pin P144 = IOB_N6_3;
	pin P145 = IOB_N5_1;
	pin P146 = IOB_N5_2;
	pin P147 = IOB_N5_3;
	pin P148 = IOB_N4_1;
	pin P149 = IOB_N4_2;
	pin P150 = IOB_N4_3;
	pin P151 = GND;
	pin P152 = IOB_N3_1;
	pin P153 = IOB_N3_2;
	pin P154 = IOB_N3_3;
	pin P155 = IOB_N2_1;
	pin P156 = IOB_N2_2;
	pin P157 = IOB_N2_3;
	pin P158 = IOB_N1_2;
	pin P159 = IOB_N1_3;
	pin P160 = VCC;
}

// xc5204-tq144
bond BOND10 {
	pin P1 = GND;
	pin P2 = IOB_W10_1;
	pin P3 = IOB_W10_0;
	pin P4 = IOB_W9_2;
	pin P5 = IOB_W9_1;
	pin P6 = IOB_W9_0;
	pin P7 = IOB_W8_2;
	pin P8 = GND;
	pin P9 = IOB_W8_1;
	pin P10 = IOB_W8_0;
	pin P11 = IOB_W7_3;
	pin P12 = IOB_W7_2;
	pin P13 = IOB_W7_1;
	pin P14 = IOB_W7_0;
	pin P15 = IOB_W6_2;
	pin P16 = IOB_W6_1;
	pin P17 = GND;
	pin P18 = VCC;
	pin P19 = IOB_W6_0;
	pin P20 = IOB_W5_2;
	pin P21 = IOB_W5_1;
	pin P22 = IOB_W5_0;
	pin P23 = IOB_W4_2;
	pin P24 = IOB_W4_1;
	pin P25 = IOB_W4_0;
	pin P26 = IOB_W3_2;
	pin P27 = GND;
	pin P28 = IOB_W3_1;
	pin P29 = IOB_W3_0;
	pin P30 = IOB_W2_3;
	pin P31 = IOB_W2_2;
	pin P32 = IOB_W2_1;
	pin P33 = IOB_W2_0;
	pin P34 = IOB_W1_1;
	pin P35 = GND;
	pin P36 = IOB_W1_0;
	pin P37 = VCC;
	pin P38 = IOB_S1_3;
	pin P39 = IOB_S1_2;
	pin P40 = IOB_S2_3;
	pin P41 = IOB_S2_2;
	pin P42 = IOB_S2_1;
	pin P43 = IOB_S3_3;
	pin P44 = IOB_S3_2;
	pin P45 = GND;
	pin P46 = IOB_S4_2;
	pin P47 = IOB_S4_1;
	pin P48 = IOB_S5_3;
	pin P49 = IOB_S5_2;
	pin P50 = IOB_S5_1;
	pin P51 = IOB_S6_3;
	pin P52 = IOB_S6_2;
	pin P53 = IOB_S6_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S7_3;
	pin P57 = IOB_S7_2;
	pin P58 = IOB_S8_3;
	pin P59 = IOB_S8_2;
	pin P60 = IOB_S8_1;
	pin P61 = IOB_S9_3;
	pin P62 = IOB_S9_2;
	pin P63 = IOB_S9_1;
	pin P64 = GND;
	pin P65 = IOB_S10_1;
	pin P66 = IOB_S11_3;
	pin P67 = IOB_S11_2;
	pin P68 = IOB_S11_1;
	pin P69 = IOB_S12_3;
	pin P70 = IOB_S12_2;
	pin P71 = GND;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = PROG_B;
	pin P75 = IOB_E1_0;
	pin P76 = IOB_E1_1;
	pin P77 = IOB_E2_0;
	pin P78 = IOB_E2_1;
	pin P79 = IOB_E2_2;
	pin P80 = IOB_E3_0;
	pin P81 = GND;
	pin P82 = IOB_E3_1;
	pin P83 = IOB_E3_2;
	pin P84 = IOB_E4_0;
	pin P85 = IOB_E4_1;
	pin P86 = IOB_E4_2;
	pin P87 = IOB_E5_0;
	pin P88 = IOB_E5_1;
	pin P89 = IOB_E5_2;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E6_0;
	pin P93 = IOB_E6_1;
	pin P94 = IOB_E6_2;
	pin P95 = IOB_E7_0;
	pin P96 = IOB_E7_1;
	pin P97 = IOB_E7_2;
	pin P98 = IOB_E8_0;
	pin P99 = IOB_E8_1;
	pin P100 = GND;
	pin P101 = IOB_E8_2;
	pin P102 = IOB_E9_0;
	pin P103 = IOB_E9_1;
	pin P104 = IOB_E9_2;
	pin P105 = IOB_E10_0;
	pin P106 = IOB_E10_1;
	pin P107 = CCLK;
	pin P108 = VCC;
	pin P109 = IOB_N12_0;
	pin P110 = GND;
	pin P111 = IOB_N12_3;
	pin P112 = IOB_N11_1;
	pin P113 = IOB_N11_2;
	pin P114 = IOB_N11_3;
	pin P115 = IOB_N10_1;
	pin P116 = IOB_N10_2;
	pin P117 = IOB_N10_3;
	pin P118 = GND;
	pin P119 = IOB_N9_2;
	pin P120 = IOB_N9_3;
	pin P121 = IOB_N8_1;
	pin P122 = IOB_N8_2;
	pin P123 = IOB_N8_3;
	pin P124 = IOB_N7_1;
	pin P125 = IOB_N7_2;
	pin P126 = IOB_N7_3;
	pin P127 = GND;
	pin P128 = VCC;
	pin P129 = IOB_N6_2;
	pin P130 = IOB_N6_3;
	pin P131 = IOB_N5_1;
	pin P132 = IOB_N5_2;
	pin P133 = IOB_N5_3;
	pin P134 = IOB_N4_1;
	pin P135 = IOB_N4_2;
	pin P136 = IOB_N4_3;
	pin P137 = GND;
	pin P138 = IOB_N3_3;
	pin P139 = IOB_N2_1;
	pin P140 = IOB_N2_2;
	pin P141 = IOB_N2_3;
	pin P142 = IOB_N1_2;
	pin P143 = IOB_N1_3;
	pin P144 = VCC;
}

// xc5204-vq100
bond BOND11 {
	pin P1 = GND;
	pin P2 = IOB_W10_1;
	pin P3 = IOB_W10_0;
	pin P4 = IOB_W9_0;
	pin P5 = IOB_W8_2;
	pin P6 = IOB_W7_3;
	pin P7 = IOB_W7_2;
	pin P8 = IOB_W7_0;
	pin P9 = IOB_W6_2;
	pin P10 = IOB_W6_1;
	pin P11 = GND;
	pin P12 = VCC;
	pin P13 = IOB_W6_0;
	pin P14 = IOB_W5_2;
	pin P15 = IOB_W5_1;
	pin P16 = IOB_W4_2;
	pin P17 = IOB_W4_1;
	pin P18 = IOB_W3_1;
	pin P19 = IOB_W3_0;
	pin P20 = IOB_W2_1;
	pin P21 = IOB_W2_0;
	pin P22 = IOB_W1_1;
	pin P23 = GND;
	pin P24 = IOB_W1_0;
	pin P25 = VCC;
	pin P26 = IOB_S1_3;
	pin P27 = IOB_S1_2;
	pin P28 = IOB_S2_3;
	pin P29 = IOB_S3_3;
	pin P30 = IOB_S3_2;
	pin P31 = IOB_S5_3;
	pin P32 = IOB_S5_2;
	pin P33 = IOB_S5_1;
	pin P34 = IOB_S6_3;
	pin P35 = IOB_S6_2;
	pin P36 = IOB_S6_1;
	pin P37 = VCC;
	pin P38 = GND;
	pin P39 = IOB_S7_3;
	pin P40 = IOB_S7_2;
	pin P41 = IOB_S8_3;
	pin P42 = IOB_S8_2;
	pin P43 = IOB_S8_1;
	pin P44 = IOB_S9_3;
	pin P45 = IOB_S10_1;
	pin P46 = IOB_S11_3;
	pin P47 = IOB_S12_3;
	pin P48 = IOB_S12_2;
	pin P49 = GND;
	pin P50 = DONE;
	pin P51 = VCC;
	pin P52 = PROG_B;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E2_2;
	pin P56 = IOB_E3_0;
	pin P57 = IOB_E4_0;
	pin P58 = IOB_E4_1;
	pin P59 = IOB_E4_2;
	pin P60 = IOB_E5_0;
	pin P61 = IOB_E5_1;
	pin P62 = IOB_E5_2;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E6_0;
	pin P66 = IOB_E6_1;
	pin P67 = IOB_E6_2;
	pin P68 = IOB_E7_1;
	pin P69 = IOB_E7_2;
	pin P70 = IOB_E8_2;
	pin P71 = IOB_E9_0;
	pin P72 = IOB_E10_0;
	pin P73 = IOB_E10_1;
	pin P74 = CCLK;
	pin P75 = VCC;
	pin P76 = IOB_N12_0;
	pin P77 = GND;
	pin P78 = IOB_N12_3;
	pin P79 = IOB_N11_1;
	pin P80 = IOB_N10_1;
	pin P81 = IOB_N10_2;
	pin P82 = IOB_N8_1;
	pin P83 = IOB_N8_2;
	pin P84 = IOB_N8_3;
	pin P85 = IOB_N7_1;
	pin P86 = IOB_N7_2;
	pin P87 = IOB_N7_3;
	pin P88 = GND;
	pin P89 = VCC;
	pin P90 = IOB_N6_2;
	pin P91 = IOB_N6_3;
	pin P92 = IOB_N5_1;
	pin P93 = IOB_N5_2;
	pin P94 = IOB_N5_3;
	pin P95 = IOB_N4_1;
	pin P96 = IOB_N3_3;
	pin P97 = IOB_N2_1;
	pin P98 = IOB_N1_2;
	pin P99 = IOB_N1_3;
	pin P100 = VCC;
}

// xc5206-pc84
bond BOND12 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N7_1;
	pin P4 = IOB_N7_2;
	pin P5 = IOB_N5_1;
	pin P6 = IOB_N5_2;
	pin P7 = IOB_N3_2;
	pin P8 = IOB_N3_3;
	pin P9 = IOB_N1_2;
	pin P10 = IOB_N1_3;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W14_1;
	pin P14 = IOB_W14_0;
	pin P15 = IOB_W13_0;
	pin P16 = IOB_W12_2;
	pin P17 = IOB_W11_0;
	pin P18 = IOB_W10_2;
	pin P19 = IOB_W8_1;
	pin P20 = IOB_W8_0;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W7_2;
	pin P24 = IOB_W7_1;
	pin P25 = IOB_W5_2;
	pin P26 = IOB_W5_1;
	pin P27 = IOB_W3_2;
	pin P28 = IOB_W2_1;
	pin P29 = IOB_W2_0;
	pin P30 = IOB_W1_1;
	pin P31 = GND;
	pin P32 = IOB_W1_0;
	pin P33 = VCC;
	pin P34 = IOB_S1_3;
	pin P35 = IOB_S1_2;
	pin P36 = IOB_S2_3;
	pin P37 = IOB_S3_2;
	pin P38 = IOB_S5_2;
	pin P39 = IOB_S5_1;
	pin P40 = IOB_S7_2;
	pin P41 = IOB_S7_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S8_3;
	pin P45 = IOB_S8_2;
	pin P46 = IOB_S10_3;
	pin P47 = IOB_S10_2;
	pin P48 = IOB_S12_2;
	pin P49 = IOB_S13_3;
	pin P50 = IOB_S14_3;
	pin P51 = IOB_S14_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E2_2;
	pin P59 = IOB_E5_0;
	pin P60 = IOB_E5_1;
	pin P61 = IOB_E7_0;
	pin P62 = IOB_E7_1;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E8_0;
	pin P66 = IOB_E8_1;
	pin P67 = IOB_E10_2;
	pin P68 = IOB_E11_0;
	pin P69 = IOB_E12_2;
	pin P70 = IOB_E13_0;
	pin P71 = IOB_E14_0;
	pin P72 = IOB_E14_1;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = IOB_N14_0;
	pin P76 = GND;
	pin P77 = IOB_N14_3;
	pin P78 = IOB_N13_1;
	pin P79 = IOB_N12_1;
	pin P80 = IOB_N12_2;
	pin P81 = IOB_N10_2;
	pin P82 = IOB_N10_3;
	pin P83 = IOB_N8_2;
	pin P84 = IOB_N8_3;
}

// xc5206-pg191
bond BOND13 {
	pin A2 = IOB_W13_0;
	pin A3 = IOB_W12_0;
	pin A4 = IOB_W11_2;
	pin A5 = IOB_W11_1;
	pin A6 = IOB_W10_2;
	pin A7 = IOB_W10_0;
	pin A8 = IOB_W9_0;
	pin A9 = IOB_W7_0;
	pin A10 = IOB_W6_2;
	pin A11 = IOB_W6_1;
	pin A12 = IOB_W5_1;
	pin A13 = IOB_W4_2;
	pin A14 = NC;
	pin A15 = IOB_W4_1;
	pin A16 = IOB_W3_1;
	pin A17 = IOB_W2_1;
	pin A18 = IOB_W1_0;
	pin B1 = IOB_N2_2;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_W13_2;
	pin B4 = IOB_W12_2;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = IOB_W11_0;
	pin B8 = IOB_W9_1;
	pin B9 = IOB_W8_1;
	pin B10 = IOB_W7_1;
	pin B11 = IOB_W5_2;
	pin B12 = IOB_W5_0;
	pin B13 = NC;
	pin B14 = IOB_W3_2;
	pin B15 = IOB_W3_0;
	pin B16 = IOB_W2_0;
	pin B17 = IOB_S1_2;
	pin B18 = IOB_S3_3;
	pin C1 = IOB_N4_2;
	pin C2 = IOB_N1_2;
	pin C3 = IOB_W14_1;
	pin C4 = IOB_W14_0;
	pin C5 = IOB_W13_1;
	pin C6 = IOB_W12_1;
	pin C7 = GND;
	pin C8 = IOB_W10_1;
	pin C9 = IOB_W8_0;
	pin C10 = IOB_W7_2;
	pin C11 = IOB_W6_0;
	pin C12 = GND;
	pin C13 = IOB_W4_0;
	pin C14 = IOB_W2_2;
	pin C15 = IOB_W1_1;
	pin C16 = IOB_S1_3;
	pin C17 = IOB_S2_2;
	pin C18 = IOB_S4_2;
	pin D1 = NC;
	pin D2 = IOB_N3_3;
	pin D3 = VCC;
	pin D4 = GND;
	pin D9 = GND;
	pin D10 = VCC;
	pin D15 = GND;
	pin D16 = VCC;
	pin D17 = IOB_S2_1;
	pin D18 = NC;
	pin E1 = IOB_N4_1;
	pin E2 = IOB_N4_3;
	pin E3 = IOB_N2_3;
	pin E16 = IOB_S2_3;
	pin E17 = IOB_S3_2;
	pin E18 = IOB_S4_1;
	pin F1 = IOB_N5_3;
	pin F2 = NC;
	pin F3 = IOB_N3_2;
	pin F16 = IOB_S4_3;
	pin F17 = NC;
	pin F18 = IOB_S5_3;
	pin G1 = IOB_N5_1;
	pin G2 = IOB_N5_2;
	pin G3 = GND;
	pin G16 = GND;
	pin G17 = IOB_S5_2;
	pin G18 = IOB_S5_1;
	pin H1 = IOB_N6_1;
	pin H2 = IOB_N6_2;
	pin H3 = IOB_N6_3;
	pin H16 = IOB_S6_3;
	pin H17 = IOB_S6_2;
	pin H18 = IOB_S6_1;
	pin J1 = IOB_N7_3;
	pin J2 = IOB_N7_2;
	pin J3 = IOB_N7_1;
	pin J4 = VCC;
	pin J15 = VCC;
	pin J16 = IOB_S7_1;
	pin J17 = IOB_S7_2;
	pin J18 = IOB_S7_3;
	pin K1 = IOB_N8_1;
	pin K2 = IOB_N8_2;
	pin K3 = IOB_N8_3;
	pin K4 = GND;
	pin K15 = GND;
	pin K16 = IOB_S8_3;
	pin K17 = IOB_S8_2;
	pin K18 = IOB_S8_1;
	pin L1 = IOB_N9_3;
	pin L2 = IOB_N9_2;
	pin L3 = IOB_N9_1;
	pin L16 = IOB_S9_1;
	pin L17 = IOB_S9_2;
	pin L18 = IOB_S9_3;
	pin M1 = IOB_N10_3;
	pin M2 = IOB_N10_2;
	pin M3 = GND;
	pin M16 = GND;
	pin M17 = IOB_S10_2;
	pin M18 = IOB_S10_3;
	pin N1 = IOB_N10_1;
	pin N2 = NC;
	pin N3 = IOB_N12_2;
	pin N16 = IOB_S12_2;
	pin N17 = NC;
	pin N18 = IOB_S10_1;
	pin P1 = IOB_N11_3;
	pin P2 = IOB_N12_3;
	pin P3 = IOB_N13_2;
	pin P16 = IOB_S13_1;
	pin P17 = IOB_S12_3;
	pin P18 = IOB_S11_3;
	pin R1 = NC;
	pin R2 = IOB_N13_3;
	pin R3 = GND;
	pin R4 = VCC;
	pin R9 = GND;
	pin R10 = VCC;
	pin R15 = VCC;
	pin R16 = GND;
	pin R17 = IOB_S13_2;
	pin R18 = NC;
	pin T1 = IOB_N11_2;
	pin T2 = IOB_N12_1;
	pin T3 = IOB_N14_3;
	pin T4 = IOB_E14_1;
	pin T5 = IOB_E13_2;
	pin T6 = IOB_E12_1;
	pin T7 = GND;
	pin T8 = IOB_E10_1;
	pin T9 = IOB_E8_0;
	pin T10 = IOB_E7_1;
	pin T11 = IOB_E5_2;
	pin T12 = GND;
	pin T13 = IOB_E3_1;
	pin T14 = IOB_E2_0;
	pin T15 = IOB_E1_0;
	pin T16 = IOB_S14_2;
	pin T17 = IOB_S13_3;
	pin T18 = IOB_S11_2;
	pin U1 = IOB_N13_1;
	pin U2 = IOB_N14_0;
	pin U3 = IOB_E14_0;
	pin U4 = IOB_E13_1;
	pin U5 = IOB_E12_0;
	pin U6 = IOB_E11_2;
	pin U7 = IOB_E11_0;
	pin U8 = IOB_E10_0;
	pin U9 = IOB_E8_1;
	pin U10 = IOB_E7_0;
	pin U11 = IOB_E6_0;
	pin U12 = IOB_E5_0;
	pin U13 = IOB_E4_0;
	pin U14 = IOB_E3_2;
	pin U15 = IOB_E2_1;
	pin U16 = IOB_E1_1;
	pin U17 = DONE;
	pin U18 = IOB_S14_3;
	pin V1 = CCLK;
	pin V2 = IOB_E13_0;
	pin V3 = IOB_E12_2;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = IOB_E11_1;
	pin V7 = IOB_E10_2;
	pin V8 = IOB_E9_1;
	pin V9 = IOB_E9_0;
	pin V10 = IOB_E6_2;
	pin V11 = IOB_E6_1;
	pin V12 = IOB_E5_1;
	pin V13 = IOB_E4_1;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = IOB_E3_0;
	pin V17 = IOB_E2_2;
	pin V18 = PROG_B;
}

// xc5206-pq100
bond BOND14 {
	pin P1 = IOB_N1_2;
	pin P2 = IOB_N1_3;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_W14_1;
	pin P6 = IOB_W14_0;
	pin P7 = IOB_W13_0;
	pin P8 = IOB_W12_2;
	pin P9 = IOB_W11_0;
	pin P10 = IOB_W10_2;
	pin P11 = IOB_W9_0;
	pin P12 = IOB_W8_1;
	pin P13 = IOB_W8_0;
	pin P14 = GND;
	pin P15 = VCC;
	pin P16 = IOB_W7_2;
	pin P17 = IOB_W7_1;
	pin P18 = IOB_W7_0;
	pin P19 = IOB_W5_2;
	pin P20 = IOB_W5_1;
	pin P21 = IOB_W3_2;
	pin P22 = IOB_W3_1;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_W2_0;
	pin P25 = IOB_W1_1;
	pin P26 = GND;
	pin P27 = IOB_W1_0;
	pin P28 = VCC;
	pin P29 = IOB_S1_3;
	pin P30 = IOB_S1_2;
	pin P31 = IOB_S2_3;
	pin P32 = IOB_S3_3;
	pin P33 = IOB_S3_2;
	pin P34 = IOB_S5_2;
	pin P35 = IOB_S5_1;
	pin P36 = IOB_S6_1;
	pin P37 = IOB_S7_3;
	pin P38 = IOB_S7_2;
	pin P39 = IOB_S7_1;
	pin P40 = VCC;
	pin P41 = GND;
	pin P42 = IOB_S8_3;
	pin P43 = IOB_S8_2;
	pin P44 = IOB_S8_1;
	pin P45 = IOB_S9_3;
	pin P46 = IOB_S10_3;
	pin P47 = IOB_S10_2;
	pin P48 = IOB_S12_2;
	pin P49 = IOB_S13_3;
	pin P50 = IOB_S14_3;
	pin P51 = IOB_S14_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E2_2;
	pin P59 = IOB_E3_0;
	pin P60 = IOB_E5_0;
	pin P61 = IOB_E5_1;
	pin P62 = IOB_E6_1;
	pin P63 = IOB_E6_2;
	pin P64 = IOB_E7_0;
	pin P65 = IOB_E7_1;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_E8_0;
	pin P69 = IOB_E8_1;
	pin P70 = IOB_E9_0;
	pin P71 = IOB_E10_2;
	pin P72 = IOB_E11_0;
	pin P73 = IOB_E12_2;
	pin P74 = IOB_E13_0;
	pin P75 = IOB_E14_0;
	pin P76 = IOB_E14_1;
	pin P77 = CCLK;
	pin P78 = VCC;
	pin P79 = IOB_N14_0;
	pin P80 = GND;
	pin P81 = IOB_N14_3;
	pin P82 = IOB_N13_1;
	pin P83 = IOB_N12_1;
	pin P84 = IOB_N12_2;
	pin P85 = IOB_N10_2;
	pin P86 = IOB_N10_3;
	pin P87 = IOB_N9_3;
	pin P88 = IOB_N8_1;
	pin P89 = IOB_N8_2;
	pin P90 = IOB_N8_3;
	pin P91 = GND;
	pin P92 = VCC;
	pin P93 = IOB_N7_1;
	pin P94 = IOB_N7_2;
	pin P95 = IOB_N7_3;
	pin P96 = IOB_N6_1;
	pin P97 = IOB_N5_1;
	pin P98 = IOB_N5_2;
	pin P99 = IOB_N3_2;
	pin P100 = IOB_N3_3;
}

// xc5206-pq160
bond BOND15 {
	pin P1 = GND;
	pin P2 = IOB_W14_1;
	pin P3 = IOB_W14_0;
	pin P4 = IOB_W13_2;
	pin P5 = IOB_W13_1;
	pin P6 = IOB_W13_0;
	pin P7 = IOB_W12_2;
	pin P8 = IOB_W12_1;
	pin P9 = IOB_W12_0;
	pin P10 = GND;
	pin P11 = IOB_W11_2;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W11_0;
	pin P14 = IOB_W10_2;
	pin P15 = IOB_W9_1;
	pin P16 = IOB_W9_0;
	pin P17 = IOB_W8_1;
	pin P18 = IOB_W8_0;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W7_2;
	pin P22 = IOB_W7_1;
	pin P23 = IOB_W7_0;
	pin P24 = IOB_W6_2;
	pin P25 = IOB_W5_2;
	pin P26 = IOB_W5_1;
	pin P27 = IOB_W5_0;
	pin P28 = IOB_W4_2;
	pin P29 = GND;
	pin P30 = IOB_W4_1;
	pin P31 = IOB_W4_0;
	pin P32 = IOB_W3_2;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W3_0;
	pin P35 = IOB_W2_2;
	pin P36 = IOB_W2_1;
	pin P37 = IOB_W2_0;
	pin P38 = IOB_W1_1;
	pin P39 = GND;
	pin P40 = IOB_W1_0;
	pin P41 = VCC;
	pin P42 = IOB_S1_3;
	pin P43 = IOB_S1_2;
	pin P44 = IOB_S2_3;
	pin P45 = IOB_S2_2;
	pin P46 = IOB_S2_1;
	pin P47 = IOB_S3_3;
	pin P48 = IOB_S3_2;
	pin P49 = IOB_S4_3;
	pin P50 = IOB_S4_2;
	pin P51 = GND;
	pin P52 = IOB_S4_1;
	pin P53 = IOB_S5_3;
	pin P54 = IOB_S5_2;
	pin P55 = IOB_S5_1;
	pin P56 = IOB_S6_1;
	pin P57 = IOB_S7_3;
	pin P58 = IOB_S7_2;
	pin P59 = IOB_S7_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S8_3;
	pin P63 = IOB_S8_2;
	pin P64 = IOB_S8_1;
	pin P65 = IOB_S9_3;
	pin P66 = IOB_S10_3;
	pin P67 = IOB_S10_2;
	pin P68 = IOB_S10_1;
	pin P69 = IOB_S11_3;
	pin P70 = GND;
	pin P71 = IOB_S11_2;
	pin P72 = IOB_S12_3;
	pin P73 = IOB_S12_2;
	pin P74 = IOB_S13_3;
	pin P75 = IOB_S13_2;
	pin P76 = IOB_S13_1;
	pin P77 = IOB_S14_3;
	pin P78 = IOB_S14_2;
	pin P79 = GND;
	pin P80 = DONE;
	pin P81 = VCC;
	pin P82 = PROG_B;
	pin P83 = IOB_E1_0;
	pin P84 = IOB_E1_1;
	pin P85 = IOB_E2_0;
	pin P86 = IOB_E2_1;
	pin P87 = IOB_E2_2;
	pin P88 = IOB_E3_0;
	pin P89 = IOB_E3_1;
	pin P90 = IOB_E3_2;
	pin P91 = GND;
	pin P92 = IOB_E4_0;
	pin P93 = IOB_E4_1;
	pin P94 = IOB_E5_0;
	pin P95 = IOB_E5_1;
	pin P96 = IOB_E6_1;
	pin P97 = IOB_E6_2;
	pin P98 = IOB_E7_0;
	pin P99 = IOB_E7_1;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E8_0;
	pin P103 = IOB_E8_1;
	pin P104 = IOB_E9_0;
	pin P105 = IOB_E9_1;
	pin P106 = IOB_E10_2;
	pin P107 = IOB_E11_0;
	pin P108 = IOB_E11_1;
	pin P109 = IOB_E11_2;
	pin P110 = GND;
	pin P111 = IOB_E12_0;
	pin P112 = IOB_E12_1;
	pin P113 = IOB_E12_2;
	pin P114 = IOB_E13_0;
	pin P115 = IOB_E13_1;
	pin P116 = IOB_E13_2;
	pin P117 = IOB_E14_0;
	pin P118 = IOB_E14_1;
	pin P119 = CCLK;
	pin P120 = VCC;
	pin P121 = IOB_N14_0;
	pin P122 = GND;
	pin P123 = IOB_N14_3;
	pin P124 = IOB_N13_1;
	pin P125 = IOB_N13_2;
	pin P126 = IOB_N13_3;
	pin P127 = IOB_N12_1;
	pin P128 = IOB_N12_2;
	pin P129 = IOB_N12_3;
	pin P130 = IOB_N11_2;
	pin P131 = GND;
	pin P132 = IOB_N11_3;
	pin P133 = IOB_N10_1;
	pin P134 = IOB_N10_2;
	pin P135 = IOB_N10_3;
	pin P136 = IOB_N9_2;
	pin P137 = IOB_N9_3;
	pin P138 = IOB_N8_1;
	pin P139 = IOB_N8_2;
	pin P140 = IOB_N8_3;
	pin P141 = GND;
	pin P142 = VCC;
	pin P143 = IOB_N7_1;
	pin P144 = IOB_N7_2;
	pin P145 = IOB_N7_3;
	pin P146 = IOB_N6_1;
	pin P147 = IOB_N5_1;
	pin P148 = IOB_N5_2;
	pin P149 = IOB_N5_3;
	pin P150 = IOB_N4_1;
	pin P151 = GND;
	pin P152 = IOB_N4_2;
	pin P153 = IOB_N4_3;
	pin P154 = IOB_N3_2;
	pin P155 = IOB_N3_3;
	pin P156 = IOB_N2_2;
	pin P157 = IOB_N2_3;
	pin P158 = IOB_N1_2;
	pin P159 = IOB_N1_3;
	pin P160 = VCC;
}

// xc5206-pq208
bond BOND16 {
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = NC;
	pin P4 = IOB_W14_1;
	pin P5 = IOB_W14_0;
	pin P6 = IOB_W13_2;
	pin P7 = IOB_W13_1;
	pin P8 = IOB_W13_0;
	pin P9 = IOB_W12_2;
	pin P10 = IOB_W12_1;
	pin P11 = IOB_W12_0;
	pin P12 = NC;
	pin P13 = NC;
	pin P14 = GND;
	pin P15 = IOB_W11_2;
	pin P16 = IOB_W11_1;
	pin P17 = IOB_W11_0;
	pin P18 = IOB_W10_2;
	pin P19 = IOB_W10_1;
	pin P20 = IOB_W10_0;
	pin P21 = IOB_W9_1;
	pin P22 = IOB_W9_0;
	pin P23 = IOB_W8_1;
	pin P24 = IOB_W8_0;
	pin P25 = GND;
	pin P26 = VCC;
	pin P27 = IOB_W7_2;
	pin P28 = IOB_W7_1;
	pin P29 = IOB_W7_0;
	pin P30 = IOB_W6_2;
	pin P31 = IOB_W6_1;
	pin P32 = IOB_W6_0;
	pin P33 = IOB_W5_2;
	pin P34 = IOB_W5_1;
	pin P35 = IOB_W5_0;
	pin P36 = IOB_W4_2;
	pin P37 = GND;
	pin P38 = NC;
	pin P39 = NC;
	pin P40 = IOB_W4_1;
	pin P41 = IOB_W4_0;
	pin P42 = IOB_W3_2;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W3_0;
	pin P45 = IOB_W2_2;
	pin P46 = IOB_W2_1;
	pin P47 = IOB_W2_0;
	pin P48 = IOB_W1_1;
	pin P49 = GND;
	pin P50 = IOB_W1_0;
	pin P51 = NC;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = NC;
	pin P55 = VCC;
	pin P56 = IOB_S1_3;
	pin P57 = IOB_S1_2;
	pin P58 = IOB_S2_3;
	pin P59 = IOB_S2_2;
	pin P60 = IOB_S2_1;
	pin P61 = IOB_S3_3;
	pin P62 = IOB_S3_2;
	pin P63 = IOB_S4_3;
	pin P64 = IOB_S4_2;
	pin P65 = NC;
	pin P66 = NC;
	pin P67 = GND;
	pin P68 = IOB_S4_1;
	pin P69 = IOB_S5_3;
	pin P70 = IOB_S5_2;
	pin P71 = IOB_S5_1;
	pin P72 = IOB_S6_3;
	pin P73 = IOB_S6_2;
	pin P74 = IOB_S6_1;
	pin P75 = IOB_S7_3;
	pin P76 = IOB_S7_2;
	pin P77 = IOB_S7_1;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S8_3;
	pin P81 = IOB_S8_2;
	pin P82 = IOB_S8_1;
	pin P83 = IOB_S9_3;
	pin P84 = IOB_S9_2;
	pin P85 = IOB_S9_1;
	pin P86 = IOB_S10_3;
	pin P87 = IOB_S10_2;
	pin P88 = IOB_S10_1;
	pin P89 = IOB_S11_3;
	pin P90 = GND;
	pin P91 = NC;
	pin P92 = NC;
	pin P93 = IOB_S11_2;
	pin P94 = IOB_S12_3;
	pin P95 = IOB_S12_2;
	pin P96 = IOB_S13_3;
	pin P97 = IOB_S13_2;
	pin P98 = IOB_S13_1;
	pin P99 = IOB_S14_3;
	pin P100 = IOB_S14_2;
	pin P101 = GND;
	pin P102 = NC;
	pin P103 = DONE;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = VCC;
	pin P107 = NC;
	pin P108 = PROG_B;
	pin P109 = IOB_E1_0;
	pin P110 = IOB_E1_1;
	pin P111 = IOB_E2_0;
	pin P112 = IOB_E2_1;
	pin P113 = IOB_E2_2;
	pin P114 = IOB_E3_0;
	pin P115 = IOB_E3_1;
	pin P116 = IOB_E3_2;
	pin P117 = NC;
	pin P118 = NC;
	pin P119 = GND;
	pin P120 = IOB_E4_0;
	pin P121 = IOB_E4_1;
	pin P122 = IOB_E5_0;
	pin P123 = IOB_E5_1;
	pin P124 = IOB_E5_2;
	pin P125 = IOB_E6_0;
	pin P126 = IOB_E6_1;
	pin P127 = IOB_E6_2;
	pin P128 = IOB_E7_0;
	pin P129 = IOB_E7_1;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E8_0;
	pin P133 = IOB_E8_1;
	pin P134 = IOB_E9_0;
	pin P135 = IOB_E9_1;
	pin P136 = IOB_E10_0;
	pin P137 = IOB_E10_1;
	pin P138 = IOB_E10_2;
	pin P139 = IOB_E11_0;
	pin P140 = IOB_E11_1;
	pin P141 = IOB_E11_2;
	pin P142 = GND;
	pin P143 = NC;
	pin P144 = NC;
	pin P145 = IOB_E12_0;
	pin P146 = IOB_E12_1;
	pin P147 = IOB_E12_2;
	pin P148 = IOB_E13_0;
	pin P149 = IOB_E13_1;
	pin P150 = IOB_E13_2;
	pin P151 = IOB_E14_0;
	pin P152 = IOB_E14_1;
	pin P153 = CCLK;
	pin P154 = VCC;
	pin P155 = NC;
	pin P156 = NC;
	pin P157 = NC;
	pin P158 = NC;
	pin P159 = IOB_N14_0;
	pin P160 = GND;
	pin P161 = IOB_N14_3;
	pin P162 = IOB_N13_1;
	pin P163 = IOB_N13_2;
	pin P164 = IOB_N13_3;
	pin P165 = IOB_N12_1;
	pin P166 = IOB_N12_2;
	pin P167 = IOB_N12_3;
	pin P168 = IOB_N11_2;
	pin P169 = NC;
	pin P170 = NC;
	pin P171 = GND;
	pin P172 = IOB_N11_3;
	pin P173 = IOB_N10_1;
	pin P174 = IOB_N10_2;
	pin P175 = IOB_N10_3;
	pin P176 = IOB_N9_1;
	pin P177 = IOB_N9_2;
	pin P178 = IOB_N9_3;
	pin P179 = IOB_N8_1;
	pin P180 = IOB_N8_2;
	pin P181 = IOB_N8_3;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N7_1;
	pin P185 = IOB_N7_2;
	pin P186 = IOB_N7_3;
	pin P187 = IOB_N6_1;
	pin P188 = IOB_N6_2;
	pin P189 = IOB_N6_3;
	pin P190 = IOB_N5_1;
	pin P191 = IOB_N5_2;
	pin P192 = IOB_N5_3;
	pin P193 = IOB_N4_1;
	pin P194 = GND;
	pin P195 = NC;
	pin P196 = NC;
	pin P197 = IOB_N4_2;
	pin P198 = IOB_N4_3;
	pin P199 = IOB_N3_2;
	pin P200 = IOB_N3_3;
	pin P201 = IOB_N2_2;
	pin P202 = IOB_N2_3;
	pin P203 = IOB_N1_2;
	pin P204 = IOB_N1_3;
	pin P205 = VCC;
	pin P206 = NC;
	pin P207 = NC;
	pin P208 = NC;
}

// xc5206-tq144
bond BOND17 {
	pin P1 = GND;
	pin P2 = IOB_W14_1;
	pin P3 = IOB_W14_0;
	pin P4 = IOB_W13_2;
	pin P5 = IOB_W13_1;
	pin P6 = IOB_W13_0;
	pin P7 = IOB_W12_2;
	pin P8 = GND;
	pin P9 = IOB_W11_2;
	pin P10 = IOB_W11_1;
	pin P11 = IOB_W11_0;
	pin P12 = IOB_W10_2;
	pin P13 = IOB_W9_1;
	pin P14 = IOB_W9_0;
	pin P15 = IOB_W8_1;
	pin P16 = IOB_W8_0;
	pin P17 = GND;
	pin P18 = VCC;
	pin P19 = IOB_W7_2;
	pin P20 = IOB_W7_1;
	pin P21 = IOB_W7_0;
	pin P22 = IOB_W6_2;
	pin P23 = IOB_W5_2;
	pin P24 = IOB_W5_1;
	pin P25 = IOB_W5_0;
	pin P26 = IOB_W4_2;
	pin P27 = GND;
	pin P28 = IOB_W3_2;
	pin P29 = IOB_W3_1;
	pin P30 = IOB_W3_0;
	pin P31 = IOB_W2_2;
	pin P32 = IOB_W2_1;
	pin P33 = IOB_W2_0;
	pin P34 = IOB_W1_1;
	pin P35 = GND;
	pin P36 = IOB_W1_0;
	pin P37 = VCC;
	pin P38 = IOB_S1_3;
	pin P39 = IOB_S1_2;
	pin P40 = IOB_S2_3;
	pin P41 = IOB_S2_2;
	pin P42 = IOB_S2_1;
	pin P43 = IOB_S3_3;
	pin P44 = IOB_S3_2;
	pin P45 = GND;
	pin P46 = IOB_S4_1;
	pin P47 = IOB_S5_3;
	pin P48 = IOB_S5_2;
	pin P49 = IOB_S5_1;
	pin P50 = IOB_S6_1;
	pin P51 = IOB_S7_3;
	pin P52 = IOB_S7_2;
	pin P53 = IOB_S7_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S8_3;
	pin P57 = IOB_S8_2;
	pin P58 = IOB_S8_1;
	pin P59 = IOB_S9_3;
	pin P60 = IOB_S10_3;
	pin P61 = IOB_S10_2;
	pin P62 = IOB_S10_1;
	pin P63 = IOB_S11_3;
	pin P64 = GND;
	pin P65 = IOB_S12_2;
	pin P66 = IOB_S13_3;
	pin P67 = IOB_S13_2;
	pin P68 = IOB_S13_1;
	pin P69 = IOB_S14_3;
	pin P70 = IOB_S14_2;
	pin P71 = GND;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = PROG_B;
	pin P75 = IOB_E1_0;
	pin P76 = IOB_E1_1;
	pin P77 = IOB_E2_0;
	pin P78 = IOB_E2_1;
	pin P79 = IOB_E2_2;
	pin P80 = IOB_E3_0;
	pin P81 = GND;
	pin P82 = IOB_E4_0;
	pin P83 = IOB_E4_1;
	pin P84 = IOB_E5_0;
	pin P85 = IOB_E5_1;
	pin P86 = IOB_E6_1;
	pin P87 = IOB_E6_2;
	pin P88 = IOB_E7_0;
	pin P89 = IOB_E7_1;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E8_0;
	pin P93 = IOB_E8_1;
	pin P94 = IOB_E9_0;
	pin P95 = IOB_E9_1;
	pin P96 = IOB_E10_2;
	pin P97 = IOB_E11_0;
	pin P98 = IOB_E11_1;
	pin P99 = IOB_E11_2;
	pin P100 = GND;
	pin P101 = IOB_E12_2;
	pin P102 = IOB_E13_0;
	pin P103 = IOB_E13_1;
	pin P104 = IOB_E13_2;
	pin P105 = IOB_E14_0;
	pin P106 = IOB_E14_1;
	pin P107 = CCLK;
	pin P108 = VCC;
	pin P109 = IOB_N14_0;
	pin P110 = GND;
	pin P111 = IOB_N14_3;
	pin P112 = IOB_N13_1;
	pin P113 = IOB_N13_2;
	pin P114 = IOB_N13_3;
	pin P115 = IOB_N12_1;
	pin P116 = IOB_N12_2;
	pin P117 = IOB_N12_3;
	pin P118 = GND;
	pin P119 = IOB_N11_3;
	pin P120 = IOB_N10_1;
	pin P121 = IOB_N10_2;
	pin P122 = IOB_N10_3;
	pin P123 = IOB_N9_3;
	pin P124 = IOB_N8_1;
	pin P125 = IOB_N8_2;
	pin P126 = IOB_N8_3;
	pin P127 = GND;
	pin P128 = VCC;
	pin P129 = IOB_N7_1;
	pin P130 = IOB_N7_2;
	pin P131 = IOB_N7_3;
	pin P132 = IOB_N6_1;
	pin P133 = IOB_N5_1;
	pin P134 = IOB_N5_2;
	pin P135 = IOB_N5_3;
	pin P136 = IOB_N4_1;
	pin P137 = GND;
	pin P138 = IOB_N3_2;
	pin P139 = IOB_N3_3;
	pin P140 = IOB_N2_2;
	pin P141 = IOB_N2_3;
	pin P142 = IOB_N1_2;
	pin P143 = IOB_N1_3;
	pin P144 = VCC;
}

// xc5206-tq176
bond BOND18 {
	pin P1 = GND;
	pin P2 = IOB_W14_1;
	pin P3 = IOB_W14_0;
	pin P4 = IOB_W13_2;
	pin P5 = IOB_W13_1;
	pin P6 = IOB_W13_0;
	pin P7 = IOB_W12_2;
	pin P8 = IOB_W12_1;
	pin P9 = IOB_W12_0;
	pin P10 = GND;
	pin P11 = IOB_W11_2;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W11_0;
	pin P14 = IOB_W10_2;
	pin P15 = IOB_W10_1;
	pin P16 = IOB_W10_0;
	pin P17 = IOB_W9_1;
	pin P18 = IOB_W9_0;
	pin P19 = IOB_W8_1;
	pin P20 = IOB_W8_0;
	pin P21 = VCC;
	pin P22 = GND;
	pin P23 = IOB_W7_2;
	pin P24 = IOB_W7_1;
	pin P25 = IOB_W7_0;
	pin P26 = IOB_W6_2;
	pin P27 = IOB_W6_1;
	pin P28 = IOB_W6_0;
	pin P29 = IOB_W5_2;
	pin P30 = IOB_W5_1;
	pin P31 = IOB_W5_0;
	pin P32 = IOB_W4_2;
	pin P33 = GND;
	pin P34 = IOB_W4_1;
	pin P35 = IOB_W4_0;
	pin P36 = IOB_W3_2;
	pin P37 = IOB_W3_1;
	pin P38 = IOB_W3_0;
	pin P39 = IOB_W2_2;
	pin P40 = IOB_W2_1;
	pin P41 = IOB_W2_0;
	pin P42 = IOB_W1_1;
	pin P43 = GND;
	pin P44 = IOB_W1_0;
	pin P45 = VCC;
	pin P46 = IOB_S1_3;
	pin P47 = IOB_S1_2;
	pin P48 = IOB_S2_3;
	pin P49 = IOB_S2_2;
	pin P50 = IOB_S2_1;
	pin P51 = IOB_S3_3;
	pin P52 = IOB_S3_2;
	pin P53 = IOB_S4_3;
	pin P54 = IOB_S4_2;
	pin P55 = GND;
	pin P56 = IOB_S4_1;
	pin P57 = IOB_S5_3;
	pin P58 = IOB_S5_2;
	pin P59 = IOB_S5_1;
	pin P60 = IOB_S6_3;
	pin P61 = IOB_S6_2;
	pin P62 = IOB_S6_1;
	pin P63 = IOB_S7_3;
	pin P64 = IOB_S7_2;
	pin P65 = IOB_S7_1;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_S8_3;
	pin P69 = IOB_S8_2;
	pin P70 = IOB_S8_1;
	pin P71 = IOB_S9_3;
	pin P72 = IOB_S9_2;
	pin P73 = IOB_S9_1;
	pin P74 = IOB_S10_3;
	pin P75 = IOB_S10_2;
	pin P76 = IOB_S10_1;
	pin P77 = IOB_S11_3;
	pin P78 = GND;
	pin P79 = IOB_S11_2;
	pin P80 = IOB_S12_3;
	pin P81 = IOB_S12_2;
	pin P82 = IOB_S13_3;
	pin P83 = IOB_S13_2;
	pin P84 = IOB_S13_1;
	pin P85 = IOB_S14_3;
	pin P86 = IOB_S14_2;
	pin P87 = GND;
	pin P88 = DONE;
	pin P89 = VCC;
	pin P90 = PROG_B;
	pin P91 = IOB_E1_0;
	pin P92 = IOB_E1_1;
	pin P93 = IOB_E2_0;
	pin P94 = IOB_E2_1;
	pin P95 = IOB_E2_2;
	pin P96 = IOB_E3_0;
	pin P97 = IOB_E3_1;
	pin P98 = IOB_E3_2;
	pin P99 = GND;
	pin P100 = IOB_E4_0;
	pin P101 = IOB_E4_1;
	pin P102 = IOB_E5_0;
	pin P103 = IOB_E5_1;
	pin P104 = IOB_E5_2;
	pin P105 = IOB_E6_0;
	pin P106 = IOB_E6_1;
	pin P107 = IOB_E6_2;
	pin P108 = IOB_E7_0;
	pin P109 = IOB_E7_1;
	pin P110 = VCC;
	pin P111 = GND;
	pin P112 = IOB_E8_0;
	pin P113 = IOB_E8_1;
	pin P114 = IOB_E9_0;
	pin P115 = IOB_E9_1;
	pin P116 = IOB_E10_0;
	pin P117 = IOB_E10_1;
	pin P118 = IOB_E10_2;
	pin P119 = IOB_E11_0;
	pin P120 = IOB_E11_1;
	pin P121 = IOB_E11_2;
	pin P122 = GND;
	pin P123 = IOB_E12_0;
	pin P124 = IOB_E12_1;
	pin P125 = IOB_E12_2;
	pin P126 = IOB_E13_0;
	pin P127 = IOB_E13_1;
	pin P128 = IOB_E13_2;
	pin P129 = IOB_E14_0;
	pin P130 = IOB_E14_1;
	pin P131 = CCLK;
	pin P132 = VCC;
	pin P133 = IOB_N14_0;
	pin P134 = GND;
	pin P135 = IOB_N14_3;
	pin P136 = IOB_N13_1;
	pin P137 = IOB_N13_2;
	pin P138 = IOB_N13_3;
	pin P139 = IOB_N12_1;
	pin P140 = IOB_N12_2;
	pin P141 = IOB_N12_3;
	pin P142 = IOB_N11_2;
	pin P143 = GND;
	pin P144 = IOB_N11_3;
	pin P145 = IOB_N10_1;
	pin P146 = IOB_N10_2;
	pin P147 = IOB_N10_3;
	pin P148 = IOB_N9_1;
	pin P149 = IOB_N9_2;
	pin P150 = IOB_N9_3;
	pin P151 = IOB_N8_1;
	pin P152 = IOB_N8_2;
	pin P153 = IOB_N8_3;
	pin P154 = GND;
	pin P155 = VCC;
	pin P156 = IOB_N7_1;
	pin P157 = IOB_N7_2;
	pin P158 = IOB_N7_3;
	pin P159 = IOB_N6_1;
	pin P160 = IOB_N6_2;
	pin P161 = IOB_N6_3;
	pin P162 = IOB_N5_1;
	pin P163 = IOB_N5_2;
	pin P164 = IOB_N5_3;
	pin P165 = IOB_N4_1;
	pin P166 = GND;
	pin P167 = NC;
	pin P168 = IOB_N4_2;
	pin P169 = IOB_N4_3;
	pin P170 = IOB_N3_2;
	pin P171 = IOB_N3_3;
	pin P172 = IOB_N2_2;
	pin P173 = IOB_N2_3;
	pin P174 = IOB_N1_2;
	pin P175 = IOB_N1_3;
	pin P176 = VCC;
}

// xc5206-vq100
bond BOND19 {
	pin P1 = GND;
	pin P2 = IOB_W14_1;
	pin P3 = IOB_W14_0;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W12_2;
	pin P6 = IOB_W11_0;
	pin P7 = IOB_W10_2;
	pin P8 = IOB_W9_0;
	pin P9 = IOB_W8_1;
	pin P10 = IOB_W8_0;
	pin P11 = GND;
	pin P12 = VCC;
	pin P13 = IOB_W7_2;
	pin P14 = IOB_W7_1;
	pin P15 = IOB_W7_0;
	pin P16 = IOB_W5_2;
	pin P17 = IOB_W5_1;
	pin P18 = IOB_W3_2;
	pin P19 = IOB_W3_1;
	pin P20 = IOB_W2_1;
	pin P21 = IOB_W2_0;
	pin P22 = IOB_W1_1;
	pin P23 = GND;
	pin P24 = IOB_W1_0;
	pin P25 = VCC;
	pin P26 = IOB_S1_3;
	pin P27 = IOB_S1_2;
	pin P28 = IOB_S2_3;
	pin P29 = IOB_S3_3;
	pin P30 = IOB_S3_2;
	pin P31 = IOB_S5_2;
	pin P32 = IOB_S5_1;
	pin P33 = IOB_S6_1;
	pin P34 = IOB_S7_3;
	pin P35 = IOB_S7_2;
	pin P36 = IOB_S7_1;
	pin P37 = VCC;
	pin P38 = GND;
	pin P39 = IOB_S8_3;
	pin P40 = IOB_S8_2;
	pin P41 = IOB_S8_1;
	pin P42 = IOB_S9_3;
	pin P43 = IOB_S10_3;
	pin P44 = IOB_S10_2;
	pin P45 = IOB_S12_2;
	pin P46 = IOB_S13_3;
	pin P47 = IOB_S14_3;
	pin P48 = IOB_S14_2;
	pin P49 = GND;
	pin P50 = DONE;
	pin P51 = VCC;
	pin P52 = PROG_B;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E2_2;
	pin P56 = IOB_E3_0;
	pin P57 = IOB_E5_0;
	pin P58 = IOB_E5_1;
	pin P59 = IOB_E6_1;
	pin P60 = IOB_E6_2;
	pin P61 = IOB_E7_0;
	pin P62 = IOB_E7_1;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E8_0;
	pin P66 = IOB_E8_1;
	pin P67 = IOB_E9_0;
	pin P68 = IOB_E10_2;
	pin P69 = IOB_E11_0;
	pin P70 = IOB_E12_2;
	pin P71 = IOB_E13_0;
	pin P72 = IOB_E14_0;
	pin P73 = IOB_E14_1;
	pin P74 = CCLK;
	pin P75 = VCC;
	pin P76 = IOB_N14_0;
	pin P77 = GND;
	pin P78 = IOB_N14_3;
	pin P79 = IOB_N13_1;
	pin P80 = IOB_N12_1;
	pin P81 = IOB_N12_2;
	pin P82 = IOB_N10_2;
	pin P83 = IOB_N10_3;
	pin P84 = IOB_N9_3;
	pin P85 = IOB_N8_1;
	pin P86 = IOB_N8_2;
	pin P87 = IOB_N8_3;
	pin P88 = GND;
	pin P89 = VCC;
	pin P90 = IOB_N7_1;
	pin P91 = IOB_N7_2;
	pin P92 = IOB_N7_3;
	pin P93 = IOB_N6_1;
	pin P94 = IOB_N5_1;
	pin P95 = IOB_N5_2;
	pin P96 = IOB_N3_2;
	pin P97 = IOB_N3_3;
	pin P98 = IOB_N1_2;
	pin P99 = IOB_N1_3;
	pin P100 = VCC;
}

// xc5210-bg225
bond BOND20 {
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N3_3;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N6_3;
	pin A6 = IOB_N7_1;
	pin A7 = IOB_N9_3;
	pin A8 = GND;
	pin A9 = IOB_N11_3;
	pin A10 = IOB_N12_2;
	pin A11 = IOB_N14_3;
	pin A12 = IOB_N15_2;
	pin A13 = IOB_N16_1;
	pin A14 = IOB_N18_3;
	pin A15 = IOB_N18_0;
	pin B1 = IOB_W18_0;
	pin B2 = VCC;
	pin B3 = IOB_N2_2;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N5_2;
	pin B6 = IOB_N7_2;
	pin B7 = IOB_N9_2;
	pin B8 = IOB_N10_3;
	pin B9 = IOB_N11_2;
	pin B10 = IOB_N12_1;
	pin B11 = IOB_N14_1;
	pin B12 = IOB_N16_2;
	pin B13 = IOB_N17_1;
	pin B14 = VCC;
	pin B15 = IOB_E18_2;
	pin C1 = IOB_W16_2;
	pin C2 = IOB_W17_2;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N7_3;
	pin C7 = IOB_N8_1;
	pin C8 = IOB_N10_2;
	pin C9 = IOB_N11_1;
	pin C10 = IOB_N13_3;
	pin C11 = IOB_N15_3;
	pin C12 = IOB_N17_3;
	pin C13 = CCLK;
	pin C14 = IOB_E17_2;
	pin C15 = IOB_E17_0;
	pin D1 = IOB_W15_1;
	pin D2 = IOB_W16_1;
	pin D3 = IOB_W17_0;
	pin D4 = IOB_W18_1;
	pin D5 = IOB_N3_2;
	pin D6 = IOB_N5_3;
	pin D7 = IOB_N8_2;
	pin D8 = VCC;
	pin D9 = IOB_N12_3;
	pin D10 = IOB_N13_2;
	pin D11 = IOB_N15_1;
	pin D12 = GND;
	pin D13 = IOB_E17_1;
	pin D14 = IOB_E16_1;
	pin D15 = IOB_E15_2;
	pin E1 = IOB_W14_0;
	pin E2 = IOB_W14_2;
	pin E3 = IOB_W15_0;
	pin E4 = IOB_W15_2;
	pin E5 = IOB_W17_1;
	pin E6 = IOB_N4_3;
	pin E7 = IOB_N8_3;
	pin E8 = IOB_N9_1;
	pin E9 = IOB_N10_1;
	pin E10 = IOB_N14_2;
	pin E11 = IOB_N17_2;
	pin E12 = IOB_E16_2;
	pin E13 = IOB_E15_1;
	pin E14 = IOB_E14_2;
	pin E15 = IOB_E14_1;
	pin F1 = IOB_W12_2;
	pin F2 = IOB_W13_0;
	pin F3 = IOB_W13_1;
	pin F4 = IOB_W13_2;
	pin F5 = IOB_W14_1;
	pin F6 = IOB_N2_3;
	pin F7 = IOB_N6_2;
	pin F8 = GND;
	pin F9 = IOB_N16_3;
	pin F10 = IOB_E18_1;
	pin F11 = IOB_E16_0;
	pin F12 = IOB_E15_0;
	pin F13 = IOB_E13_2;
	pin F14 = IOB_E13_1;
	pin F15 = IOB_E13_0;
	pin G1 = IOB_W11_0;
	pin G2 = IOB_W11_1;
	pin G3 = IOB_W12_0;
	pin G4 = IOB_W12_1;
	pin G5 = IOB_W10_1;
	pin G6 = IOB_W16_0;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E14_0;
	pin G11 = IOB_E12_2;
	pin G12 = IOB_E12_1;
	pin G13 = IOB_E12_0;
	pin G14 = IOB_E11_0;
	pin G15 = IOB_E11_1;
	pin H1 = VCC;
	pin H2 = GND;
	pin H3 = IOB_W10_0;
	pin H4 = IOB_W9_2;
	pin H5 = IOB_W9_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E10_1;
	pin H12 = IOB_E10_0;
	pin H13 = IOB_E9_0;
	pin H14 = IOB_E9_1;
	pin H15 = VCC;
	pin J1 = IOB_W8_2;
	pin J2 = IOB_W9_0;
	pin J3 = IOB_W8_1;
	pin J4 = IOB_W8_0;
	pin J5 = IOB_W7_2;
	pin J6 = IOB_W6_1;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = IOB_E3_1;
	pin J11 = IOB_E8_2;
	pin J12 = IOB_E7_1;
	pin J13 = IOB_E7_2;
	pin J14 = IOB_E8_0;
	pin J15 = IOB_E8_1;
	pin K1 = IOB_W7_1;
	pin K2 = IOB_W7_0;
	pin K3 = IOB_W6_2;
	pin K4 = IOB_W5_1;
	pin K5 = IOB_W4_1;
	pin K6 = IOB_W2_1;
	pin K7 = IOB_S3_1;
	pin K8 = GND;
	pin K9 = IOB_S13_3;
	pin K10 = IOB_S17_1;
	pin K11 = IOB_E5_0;
	pin K12 = IOB_E6_0;
	pin K13 = IOB_E6_1;
	pin K14 = IOB_E6_2;
	pin K15 = IOB_E7_0;
	pin L1 = IOB_W6_0;
	pin L2 = IOB_W5_2;
	pin L3 = IOB_W5_0;
	pin L4 = IOB_W3_2;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S5_2;
	pin L7 = IOB_S9_3;
	pin L8 = IOB_S10_3;
	pin L9 = IOB_S11_1;
	pin L10 = IOB_S15_1;
	pin L11 = IOB_E2_0;
	pin L12 = IOB_E3_2;
	pin L13 = IOB_E4_1;
	pin L14 = IOB_E4_2;
	pin L15 = IOB_E5_1;
	pin M1 = IOB_W4_2;
	pin M2 = IOB_W4_0;
	pin M3 = IOB_W3_0;
	pin M4 = IOB_S1_3;
	pin M5 = IOB_S4_3;
	pin M6 = IOB_S6_3;
	pin M7 = IOB_S7_1;
	pin M8 = GND;
	pin M9 = IOB_S11_2;
	pin M10 = IOB_S14_2;
	pin M11 = IOB_S16_2;
	pin M12 = PROG_B;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E3_0;
	pin M15 = IOB_E4_0;
	pin N1 = IOB_W3_1;
	pin N2 = IOB_W2_2;
	pin N3 = IOB_W1_1;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S6_2;
	pin N7 = IOB_S8_3;
	pin N8 = IOB_S9_2;
	pin N9 = IOB_S11_3;
	pin N10 = IOB_S12_1;
	pin N11 = IOB_S15_3;
	pin N12 = IOB_S17_3;
	pin N13 = IOB_S18_2;
	pin N14 = IOB_E1_1;
	pin N15 = IOB_E2_2;
	pin P1 = IOB_W2_0;
	pin P2 = IOB_W1_0;
	pin P3 = IOB_S2_3;
	pin P4 = IOB_S3_2;
	pin P5 = IOB_S5_3;
	pin P6 = IOB_S7_3;
	pin P7 = IOB_S8_2;
	pin P8 = IOB_S9_1;
	pin P9 = IOB_S10_2;
	pin P10 = IOB_S12_2;
	pin P11 = IOB_S14_3;
	pin P12 = IOB_S16_3;
	pin P13 = IOB_S17_2;
	pin P14 = DONE;
	pin P15 = IOB_E1_0;
	pin R1 = VCC;
	pin R2 = IOB_S1_2;
	pin R3 = IOB_S3_3;
	pin R4 = IOB_S4_2;
	pin R5 = IOB_S5_1;
	pin R6 = IOB_S7_2;
	pin R7 = IOB_S8_1;
	pin R8 = VCC;
	pin R9 = IOB_S10_1;
	pin R10 = IOB_S12_3;
	pin R11 = IOB_S13_2;
	pin R12 = IOB_S15_2;
	pin R13 = IOB_S16_1;
	pin R14 = IOB_S18_3;
	pin R15 = VCC;
}

// xc5210-pc84
bond BOND21 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N9_1;
	pin P4 = IOB_N9_2;
	pin P5 = IOB_N7_1;
	pin P6 = IOB_N7_2;
	pin P7 = IOB_N3_1;
	pin P8 = IOB_N3_2;
	pin P9 = IOB_N1_2;
	pin P10 = IOB_N1_3;
	pin P11 = VCC;
	pin P12 = GND;
	pin P13 = IOB_W18_1;
	pin P14 = IOB_W18_0;
	pin P15 = IOB_W17_0;
	pin P16 = IOB_W16_2;
	pin P17 = IOB_W13_2;
	pin P18 = IOB_W13_1;
	pin P19 = IOB_W10_1;
	pin P20 = IOB_W10_0;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W9_2;
	pin P24 = IOB_W9_1;
	pin P25 = IOB_W7_0;
	pin P26 = IOB_W6_2;
	pin P27 = IOB_W3_2;
	pin P28 = IOB_W2_1;
	pin P29 = IOB_W2_0;
	pin P30 = IOB_W1_1;
	pin P31 = GND;
	pin P32 = IOB_W1_0;
	pin P33 = VCC;
	pin P34 = IOB_S1_3;
	pin P35 = IOB_S1_2;
	pin P36 = IOB_S2_3;
	pin P37 = IOB_S3_2;
	pin P38 = IOB_S6_2;
	pin P39 = IOB_S7_3;
	pin P40 = IOB_S9_2;
	pin P41 = IOB_S9_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S10_3;
	pin P45 = IOB_S10_2;
	pin P46 = IOB_S12_1;
	pin P47 = IOB_S13_3;
	pin P48 = IOB_S16_1;
	pin P49 = IOB_S17_3;
	pin P50 = IOB_S18_3;
	pin P51 = IOB_S18_2;
	pin P52 = GND;
	pin P53 = DONE;
	pin P54 = VCC;
	pin P55 = PROG_B;
	pin P56 = IOB_E1_0;
	pin P57 = IOB_E1_1;
	pin P58 = IOB_E3_1;
	pin P59 = IOB_E7_0;
	pin P60 = IOB_E7_1;
	pin P61 = IOB_E9_0;
	pin P62 = IOB_E9_1;
	pin P63 = VCC;
	pin P64 = GND;
	pin P65 = IOB_E10_0;
	pin P66 = IOB_E10_1;
	pin P67 = IOB_E12_2;
	pin P68 = IOB_E13_0;
	pin P69 = IOB_E16_2;
	pin P70 = IOB_E17_0;
	pin P71 = IOB_E18_1;
	pin P72 = IOB_E18_2;
	pin P73 = CCLK;
	pin P74 = VCC;
	pin P75 = IOB_N18_0;
	pin P76 = GND;
	pin P77 = IOB_N18_3;
	pin P78 = IOB_N17_1;
	pin P79 = IOB_N16_1;
	pin P80 = IOB_N16_2;
	pin P81 = IOB_N12_2;
	pin P82 = IOB_N12_3;
	pin P83 = IOB_N10_2;
	pin P84 = IOB_N10_3;
}

// xc5210-pg223
bond BOND22 {
	pin A2 = IOB_W17_0;
	pin A3 = IOB_W16_0;
	pin A4 = IOB_W14_1;
	pin A5 = IOB_W14_0;
	pin A6 = IOB_W13_1;
	pin A7 = IOB_W12_0;
	pin A8 = IOB_W11_0;
	pin A9 = IOB_W9_0;
	pin A10 = IOB_W8_2;
	pin A11 = IOB_W8_1;
	pin A12 = IOB_W6_2;
	pin A13 = IOB_W6_0;
	pin A14 = IOB_W4_2;
	pin A15 = IOB_W4_1;
	pin A16 = IOB_W3_1;
	pin A17 = IOB_W2_1;
	pin A18 = IOB_W1_0;
	pin B1 = IOB_N2_2;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_W17_2;
	pin B4 = IOB_W16_2;
	pin B5 = IOB_W15_2;
	pin B6 = IOB_W15_1;
	pin B7 = IOB_W13_2;
	pin B8 = IOB_W11_1;
	pin B9 = IOB_W10_1;
	pin B10 = IOB_W9_1;
	pin B11 = IOB_W7_0;
	pin B12 = IOB_W6_1;
	pin B13 = IOB_W5_0;
	pin B14 = IOB_W3_2;
	pin B15 = IOB_W3_0;
	pin B16 = IOB_W2_0;
	pin B17 = IOB_S1_2;
	pin B18 = IOB_S3_3;
	pin C1 = IOB_N4_2;
	pin C2 = IOB_N1_2;
	pin C3 = IOB_W18_1;
	pin C4 = IOB_W18_0;
	pin C5 = IOB_W17_1;
	pin C6 = IOB_W16_1;
	pin C7 = GND;
	pin C8 = IOB_W12_1;
	pin C9 = IOB_W10_0;
	pin C10 = IOB_W9_2;
	pin C11 = IOB_W8_0;
	pin C12 = GND;
	pin C13 = IOB_W4_0;
	pin C14 = IOB_W2_2;
	pin C15 = IOB_W1_1;
	pin C16 = IOB_S1_3;
	pin C17 = IOB_S2_2;
	pin C18 = IOB_S4_3;
	pin D1 = IOB_N4_1;
	pin D2 = IOB_N3_2;
	pin D3 = VCC;
	pin D4 = GND;
	pin D5 = IOB_W15_0;
	pin D6 = IOB_W14_2;
	pin D7 = IOB_W13_0;
	pin D8 = IOB_W12_2;
	pin D9 = GND;
	pin D10 = VCC;
	pin D11 = IOB_W7_2;
	pin D12 = IOB_W7_1;
	pin D13 = IOB_W5_2;
	pin D14 = IOB_W5_1;
	pin D15 = GND;
	pin D16 = VCC;
	pin D17 = IOB_S2_1;
	pin D18 = IOB_S4_2;
	pin E1 = IOB_N5_2;
	pin E2 = IOB_N4_3;
	pin E3 = IOB_N2_3;
	pin E4 = IOB_N2_1;
	pin E15 = IOB_S5_3;
	pin E16 = IOB_S2_3;
	pin E17 = IOB_S3_2;
	pin E18 = IOB_S5_1;
	pin F1 = IOB_N6_3;
	pin F2 = IOB_N5_3;
	pin F3 = IOB_N3_1;
	pin F4 = IOB_N3_3;
	pin F15 = IOB_S5_2;
	pin F16 = IOB_S3_1;
	pin F17 = IOB_S4_1;
	pin F18 = IOB_S6_3;
	pin G1 = IOB_N7_1;
	pin G2 = IOB_N7_2;
	pin G3 = GND;
	pin G4 = IOB_N6_2;
	pin G15 = IOB_S8_3;
	pin G16 = GND;
	pin G17 = IOB_S6_2;
	pin G18 = IOB_S7_3;
	pin H1 = IOB_N8_1;
	pin H2 = IOB_N8_2;
	pin H3 = IOB_N8_3;
	pin H4 = IOB_N7_3;
	pin H15 = IOB_S8_2;
	pin H16 = IOB_S7_2;
	pin H17 = IOB_S7_1;
	pin H18 = IOB_S8_1;
	pin J1 = IOB_N9_3;
	pin J2 = IOB_N9_2;
	pin J3 = IOB_N9_1;
	pin J4 = VCC;
	pin J15 = VCC;
	pin J16 = IOB_S9_1;
	pin J17 = IOB_S9_2;
	pin J18 = IOB_S9_3;
	pin K1 = IOB_N10_1;
	pin K2 = IOB_N10_2;
	pin K3 = IOB_N10_3;
	pin K4 = GND;
	pin K15 = GND;
	pin K16 = IOB_S10_3;
	pin K17 = IOB_S10_2;
	pin K18 = IOB_S10_1;
	pin L1 = IOB_N11_3;
	pin L2 = IOB_N11_2;
	pin L3 = IOB_N11_1;
	pin L4 = IOB_N12_1;
	pin L15 = IOB_S12_3;
	pin L16 = IOB_S11_1;
	pin L17 = IOB_S11_2;
	pin L18 = IOB_S11_3;
	pin M1 = IOB_N12_3;
	pin M2 = IOB_N12_2;
	pin M3 = GND;
	pin M4 = IOB_N13_3;
	pin M15 = IOB_S12_2;
	pin M16 = GND;
	pin M17 = IOB_S13_3;
	pin M18 = IOB_S12_1;
	pin N1 = IOB_N13_2;
	pin N2 = IOB_N14_2;
	pin N3 = IOB_N16_2;
	pin N4 = IOB_N15_1;
	pin N15 = IOB_S14_2;
	pin N16 = IOB_S16_1;
	pin N17 = IOB_S15_2;
	pin N18 = IOB_S13_2;
	pin P1 = IOB_N14_3;
	pin P2 = IOB_N15_2;
	pin P3 = IOB_N17_2;
	pin P4 = IOB_N16_3;
	pin P15 = IOB_S15_3;
	pin P16 = IOB_S17_1;
	pin P17 = IOB_S16_2;
	pin P18 = IOB_S14_3;
	pin R1 = IOB_N14_1;
	pin R2 = IOB_N17_3;
	pin R3 = GND;
	pin R4 = VCC;
	pin R5 = IOB_E15_0;
	pin R6 = IOB_E14_2;
	pin R7 = IOB_E14_1;
	pin R8 = IOB_E14_0;
	pin R9 = GND;
	pin R10 = VCC;
	pin R11 = IOB_E6_0;
	pin R12 = IOB_E5_1;
	pin R13 = IOB_E3_0;
	pin R14 = IOB_E2_2;
	pin R15 = VCC;
	pin R16 = GND;
	pin R17 = IOB_S17_2;
	pin R18 = IOB_S15_1;
	pin T1 = IOB_N15_3;
	pin T2 = IOB_N16_1;
	pin T3 = IOB_N18_3;
	pin T4 = IOB_E18_2;
	pin T5 = IOB_E17_2;
	pin T6 = IOB_E16_1;
	pin T7 = GND;
	pin T8 = IOB_E12_1;
	pin T9 = IOB_E10_0;
	pin T10 = IOB_E9_1;
	pin T11 = IOB_E7_2;
	pin T12 = GND;
	pin T13 = IOB_E4_0;
	pin T14 = IOB_E2_0;
	pin T15 = IOB_E1_0;
	pin T16 = IOB_S18_2;
	pin T17 = IOB_S17_3;
	pin T18 = IOB_S16_3;
	pin U1 = IOB_N17_1;
	pin U2 = IOB_N18_0;
	pin U3 = IOB_E18_1;
	pin U4 = IOB_E17_1;
	pin U5 = IOB_E16_0;
	pin U6 = IOB_E13_2;
	pin U7 = IOB_E13_0;
	pin U8 = IOB_E12_0;
	pin U9 = IOB_E10_1;
	pin U10 = IOB_E9_0;
	pin U11 = IOB_E8_0;
	pin U12 = IOB_E7_0;
	pin U13 = IOB_E6_1;
	pin U14 = IOB_E4_1;
	pin U15 = IOB_E2_1;
	pin U16 = IOB_E1_1;
	pin U17 = DONE;
	pin U18 = IOB_S18_3;
	pin V1 = CCLK;
	pin V2 = IOB_E17_0;
	pin V3 = IOB_E16_2;
	pin V4 = IOB_E15_2;
	pin V5 = IOB_E15_1;
	pin V6 = IOB_E13_1;
	pin V7 = IOB_E12_2;
	pin V8 = IOB_E11_1;
	pin V9 = IOB_E11_0;
	pin V10 = IOB_E8_2;
	pin V11 = IOB_E8_1;
	pin V12 = IOB_E7_1;
	pin V13 = IOB_E6_2;
	pin V14 = IOB_E5_0;
	pin V15 = IOB_E4_2;
	pin V16 = IOB_E3_2;
	pin V17 = IOB_E3_1;
	pin V18 = PROG_B;
}

// xc5210-pq160
bond BOND23 {
	pin P1 = GND;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W18_0;
	pin P4 = IOB_W17_2;
	pin P5 = IOB_W17_1;
	pin P6 = IOB_W17_0;
	pin P7 = IOB_W16_2;
	pin P8 = IOB_W16_1;
	pin P9 = IOB_W16_0;
	pin P10 = GND;
	pin P11 = IOB_W14_1;
	pin P12 = IOB_W14_0;
	pin P13 = IOB_W13_2;
	pin P14 = IOB_W13_1;
	pin P15 = IOB_W11_1;
	pin P16 = IOB_W11_0;
	pin P17 = IOB_W10_1;
	pin P18 = IOB_W10_0;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W9_2;
	pin P22 = IOB_W9_1;
	pin P23 = IOB_W9_0;
	pin P24 = IOB_W8_2;
	pin P25 = IOB_W7_0;
	pin P26 = IOB_W6_2;
	pin P27 = IOB_W6_1;
	pin P28 = IOB_W6_0;
	pin P29 = GND;
	pin P30 = IOB_W4_1;
	pin P31 = IOB_W4_0;
	pin P32 = IOB_W3_2;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W3_0;
	pin P35 = IOB_W2_2;
	pin P36 = IOB_W2_1;
	pin P37 = IOB_W2_0;
	pin P38 = IOB_W1_1;
	pin P39 = GND;
	pin P40 = IOB_W1_0;
	pin P41 = VCC;
	pin P42 = IOB_S1_3;
	pin P43 = IOB_S1_2;
	pin P44 = IOB_S2_3;
	pin P45 = IOB_S2_2;
	pin P46 = IOB_S2_1;
	pin P47 = IOB_S3_3;
	pin P48 = IOB_S3_2;
	pin P49 = IOB_S3_1;
	pin P50 = IOB_S4_3;
	pin P51 = GND;
	pin P52 = IOB_S5_1;
	pin P53 = IOB_S6_3;
	pin P54 = IOB_S6_2;
	pin P55 = IOB_S7_3;
	pin P56 = IOB_S8_1;
	pin P57 = IOB_S9_3;
	pin P58 = IOB_S9_2;
	pin P59 = IOB_S9_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S10_3;
	pin P63 = IOB_S10_2;
	pin P64 = IOB_S10_1;
	pin P65 = IOB_S11_3;
	pin P66 = IOB_S12_1;
	pin P67 = IOB_S13_3;
	pin P68 = IOB_S13_2;
	pin P69 = IOB_S14_3;
	pin P70 = GND;
	pin P71 = IOB_S16_3;
	pin P72 = IOB_S16_2;
	pin P73 = IOB_S16_1;
	pin P74 = IOB_S17_3;
	pin P75 = IOB_S17_2;
	pin P76 = IOB_S17_1;
	pin P77 = IOB_S18_3;
	pin P78 = IOB_S18_2;
	pin P79 = GND;
	pin P80 = DONE;
	pin P81 = VCC;
	pin P82 = PROG_B;
	pin P83 = IOB_E1_0;
	pin P84 = IOB_E1_1;
	pin P85 = IOB_E2_0;
	pin P86 = IOB_E2_1;
	pin P87 = IOB_E3_1;
	pin P88 = IOB_E3_2;
	pin P89 = IOB_E4_0;
	pin P90 = IOB_E4_1;
	pin P91 = GND;
	pin P92 = IOB_E6_1;
	pin P93 = IOB_E6_2;
	pin P94 = IOB_E7_0;
	pin P95 = IOB_E7_1;
	pin P96 = IOB_E8_1;
	pin P97 = IOB_E8_2;
	pin P98 = IOB_E9_0;
	pin P99 = IOB_E9_1;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E10_0;
	pin P103 = IOB_E10_1;
	pin P104 = IOB_E11_0;
	pin P105 = IOB_E11_1;
	pin P106 = IOB_E12_2;
	pin P107 = IOB_E13_0;
	pin P108 = IOB_E13_1;
	pin P109 = IOB_E13_2;
	pin P110 = GND;
	pin P111 = IOB_E16_0;
	pin P112 = IOB_E16_1;
	pin P113 = IOB_E16_2;
	pin P114 = IOB_E17_0;
	pin P115 = IOB_E17_1;
	pin P116 = IOB_E17_2;
	pin P117 = IOB_E18_1;
	pin P118 = IOB_E18_2;
	pin P119 = CCLK;
	pin P120 = VCC;
	pin P121 = IOB_N18_0;
	pin P122 = GND;
	pin P123 = IOB_N18_3;
	pin P124 = IOB_N17_1;
	pin P125 = IOB_N17_2;
	pin P126 = IOB_N17_3;
	pin P127 = IOB_N16_1;
	pin P128 = IOB_N16_2;
	pin P129 = IOB_N15_2;
	pin P130 = IOB_N15_3;
	pin P131 = GND;
	pin P132 = IOB_N14_3;
	pin P133 = IOB_N13_2;
	pin P134 = IOB_N12_2;
	pin P135 = IOB_N12_3;
	pin P136 = IOB_N11_2;
	pin P137 = IOB_N11_3;
	pin P138 = IOB_N10_1;
	pin P139 = IOB_N10_2;
	pin P140 = IOB_N10_3;
	pin P141 = GND;
	pin P142 = VCC;
	pin P143 = IOB_N9_1;
	pin P144 = IOB_N9_2;
	pin P145 = IOB_N9_3;
	pin P146 = IOB_N8_1;
	pin P147 = IOB_N7_1;
	pin P148 = IOB_N7_2;
	pin P149 = IOB_N6_3;
	pin P150 = IOB_N5_2;
	pin P151 = GND;
	pin P152 = IOB_N4_2;
	pin P153 = IOB_N4_3;
	pin P154 = IOB_N3_1;
	pin P155 = IOB_N3_2;
	pin P156 = IOB_N2_2;
	pin P157 = IOB_N2_3;
	pin P158 = IOB_N1_2;
	pin P159 = IOB_N1_3;
	pin P160 = VCC;
}

// xc5210-pq208
bond BOND24 {
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = NC;
	pin P4 = IOB_W18_1;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W17_2;
	pin P7 = IOB_W17_1;
	pin P8 = IOB_W17_0;
	pin P9 = IOB_W16_2;
	pin P10 = IOB_W16_1;
	pin P11 = IOB_W16_0;
	pin P12 = IOB_W15_2;
	pin P13 = IOB_W15_1;
	pin P14 = GND;
	pin P15 = IOB_W14_1;
	pin P16 = IOB_W14_0;
	pin P17 = IOB_W13_2;
	pin P18 = IOB_W13_1;
	pin P19 = IOB_W12_1;
	pin P20 = IOB_W12_0;
	pin P21 = IOB_W11_1;
	pin P22 = IOB_W11_0;
	pin P23 = IOB_W10_1;
	pin P24 = IOB_W10_0;
	pin P25 = GND;
	pin P26 = VCC;
	pin P27 = IOB_W9_2;
	pin P28 = IOB_W9_1;
	pin P29 = IOB_W9_0;
	pin P30 = IOB_W8_2;
	pin P31 = IOB_W8_1;
	pin P32 = IOB_W8_0;
	pin P33 = IOB_W7_0;
	pin P34 = IOB_W6_2;
	pin P35 = IOB_W6_1;
	pin P36 = IOB_W6_0;
	pin P37 = GND;
	pin P38 = IOB_W5_0;
	pin P39 = IOB_W4_2;
	pin P40 = IOB_W4_1;
	pin P41 = IOB_W4_0;
	pin P42 = IOB_W3_2;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W3_0;
	pin P45 = IOB_W2_2;
	pin P46 = IOB_W2_1;
	pin P47 = IOB_W2_0;
	pin P48 = IOB_W1_1;
	pin P49 = GND;
	pin P50 = IOB_W1_0;
	pin P51 = NC;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = NC;
	pin P55 = VCC;
	pin P56 = IOB_S1_3;
	pin P57 = IOB_S1_2;
	pin P58 = IOB_S2_3;
	pin P59 = IOB_S2_2;
	pin P60 = IOB_S2_1;
	pin P61 = IOB_S3_3;
	pin P62 = IOB_S3_2;
	pin P63 = IOB_S3_1;
	pin P64 = IOB_S4_3;
	pin P65 = IOB_S4_2;
	pin P66 = IOB_S4_1;
	pin P67 = GND;
	pin P68 = IOB_S5_1;
	pin P69 = IOB_S6_3;
	pin P70 = IOB_S6_2;
	pin P71 = IOB_S7_3;
	pin P72 = IOB_S7_2;
	pin P73 = IOB_S7_1;
	pin P74 = IOB_S8_1;
	pin P75 = IOB_S9_3;
	pin P76 = IOB_S9_2;
	pin P77 = IOB_S9_1;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S10_3;
	pin P81 = IOB_S10_2;
	pin P82 = IOB_S10_1;
	pin P83 = IOB_S11_3;
	pin P84 = IOB_S11_2;
	pin P85 = IOB_S11_1;
	pin P86 = IOB_S12_1;
	pin P87 = IOB_S13_3;
	pin P88 = IOB_S13_2;
	pin P89 = IOB_S14_3;
	pin P90 = GND;
	pin P91 = IOB_S15_2;
	pin P92 = IOB_S15_1;
	pin P93 = IOB_S16_3;
	pin P94 = IOB_S16_2;
	pin P95 = IOB_S16_1;
	pin P96 = IOB_S17_3;
	pin P97 = IOB_S17_2;
	pin P98 = IOB_S17_1;
	pin P99 = IOB_S18_3;
	pin P100 = IOB_S18_2;
	pin P101 = GND;
	pin P102 = NC;
	pin P103 = DONE;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = VCC;
	pin P107 = NC;
	pin P108 = PROG_B;
	pin P109 = IOB_E1_0;
	pin P110 = IOB_E1_1;
	pin P111 = IOB_E2_0;
	pin P112 = IOB_E2_1;
	pin P113 = IOB_E3_1;
	pin P114 = IOB_E3_2;
	pin P115 = IOB_E4_0;
	pin P116 = IOB_E4_1;
	pin P117 = IOB_E4_2;
	pin P118 = IOB_E5_0;
	pin P119 = GND;
	pin P120 = IOB_E6_1;
	pin P121 = IOB_E6_2;
	pin P122 = IOB_E7_0;
	pin P123 = IOB_E7_1;
	pin P124 = IOB_E7_2;
	pin P125 = IOB_E8_0;
	pin P126 = IOB_E8_1;
	pin P127 = IOB_E8_2;
	pin P128 = IOB_E9_0;
	pin P129 = IOB_E9_1;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E10_0;
	pin P133 = IOB_E10_1;
	pin P134 = IOB_E11_0;
	pin P135 = IOB_E11_1;
	pin P136 = IOB_E12_0;
	pin P137 = IOB_E12_1;
	pin P138 = IOB_E12_2;
	pin P139 = IOB_E13_0;
	pin P140 = IOB_E13_1;
	pin P141 = IOB_E13_2;
	pin P142 = GND;
	pin P143 = IOB_E15_1;
	pin P144 = IOB_E15_2;
	pin P145 = IOB_E16_0;
	pin P146 = IOB_E16_1;
	pin P147 = IOB_E16_2;
	pin P148 = IOB_E17_0;
	pin P149 = IOB_E17_1;
	pin P150 = IOB_E17_2;
	pin P151 = IOB_E18_1;
	pin P152 = IOB_E18_2;
	pin P153 = CCLK;
	pin P154 = VCC;
	pin P155 = NC;
	pin P156 = NC;
	pin P157 = NC;
	pin P158 = NC;
	pin P159 = IOB_N18_0;
	pin P160 = GND;
	pin P161 = IOB_N18_3;
	pin P162 = IOB_N17_1;
	pin P163 = IOB_N17_2;
	pin P164 = IOB_N17_3;
	pin P165 = IOB_N16_1;
	pin P166 = IOB_N16_2;
	pin P167 = IOB_N15_2;
	pin P168 = IOB_N15_3;
	pin P169 = IOB_N14_1;
	pin P170 = IOB_N14_2;
	pin P171 = GND;
	pin P172 = IOB_N14_3;
	pin P173 = IOB_N13_2;
	pin P174 = IOB_N12_2;
	pin P175 = IOB_N12_3;
	pin P176 = IOB_N11_1;
	pin P177 = IOB_N11_2;
	pin P178 = IOB_N11_3;
	pin P179 = IOB_N10_1;
	pin P180 = IOB_N10_2;
	pin P181 = IOB_N10_3;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N9_1;
	pin P185 = IOB_N9_2;
	pin P186 = IOB_N9_3;
	pin P187 = IOB_N8_1;
	pin P188 = IOB_N8_2;
	pin P189 = IOB_N8_3;
	pin P190 = IOB_N7_1;
	pin P191 = IOB_N7_2;
	pin P192 = IOB_N6_3;
	pin P193 = IOB_N5_2;
	pin P194 = GND;
	pin P195 = IOB_N5_3;
	pin P196 = IOB_N4_1;
	pin P197 = IOB_N4_2;
	pin P198 = IOB_N4_3;
	pin P199 = IOB_N3_1;
	pin P200 = IOB_N3_2;
	pin P201 = IOB_N2_2;
	pin P202 = IOB_N2_3;
	pin P203 = IOB_N1_2;
	pin P204 = IOB_N1_3;
	pin P205 = VCC;
	pin P206 = NC;
	pin P207 = NC;
	pin P208 = NC;
}

// xc5210-pq240
bond BOND25 {
	pin P1 = GND;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W18_0;
	pin P4 = IOB_W17_2;
	pin P5 = IOB_W17_1;
	pin P6 = IOB_W17_0;
	pin P7 = IOB_W16_2;
	pin P8 = IOB_W16_1;
	pin P9 = IOB_W16_0;
	pin P10 = IOB_W15_2;
	pin P11 = IOB_W15_1;
	pin P12 = IOB_W15_0;
	pin P13 = IOB_W14_2;
	pin P14 = GND;
	pin P15 = IOB_W14_1;
	pin P16 = IOB_W14_0;
	pin P17 = IOB_W13_2;
	pin P18 = IOB_W13_1;
	pin P19 = VCC;
	pin P20 = IOB_W13_0;
	pin P21 = IOB_W12_2;
	pin P22 = NC;
	pin P23 = IOB_W12_1;
	pin P24 = IOB_W12_0;
	pin P25 = IOB_W11_1;
	pin P26 = IOB_W11_0;
	pin P27 = IOB_W10_1;
	pin P28 = IOB_W10_0;
	pin P29 = GND;
	pin P30 = VCC;
	pin P31 = IOB_W9_2;
	pin P32 = IOB_W9_1;
	pin P33 = IOB_W9_0;
	pin P34 = IOB_W8_2;
	pin P35 = IOB_W8_1;
	pin P36 = IOB_W8_0;
	pin P37 = NC;
	pin P38 = IOB_W7_2;
	pin P39 = IOB_W7_1;
	pin P40 = VCC;
	pin P41 = IOB_W7_0;
	pin P42 = IOB_W6_2;
	pin P43 = IOB_W6_1;
	pin P44 = IOB_W6_0;
	pin P45 = GND;
	pin P46 = IOB_W5_2;
	pin P47 = IOB_W5_1;
	pin P48 = IOB_W5_0;
	pin P49 = IOB_W4_2;
	pin P50 = IOB_W4_1;
	pin P51 = IOB_W4_0;
	pin P52 = IOB_W3_2;
	pin P53 = IOB_W3_1;
	pin P54 = IOB_W3_0;
	pin P55 = IOB_W2_2;
	pin P56 = IOB_W2_1;
	pin P57 = IOB_W2_0;
	pin P58 = IOB_W1_1;
	pin P59 = GND;
	pin P60 = IOB_W1_0;
	pin P61 = VCC;
	pin P62 = IOB_S1_3;
	pin P63 = IOB_S1_2;
	pin P64 = IOB_S2_3;
	pin P65 = IOB_S2_2;
	pin P66 = IOB_S2_1;
	pin P67 = IOB_S3_3;
	pin P68 = IOB_S3_2;
	pin P69 = IOB_S3_1;
	pin P70 = IOB_S4_3;
	pin P71 = IOB_S4_2;
	pin P72 = IOB_S4_1;
	pin P73 = IOB_S5_3;
	pin P74 = IOB_S5_2;
	pin P75 = GND;
	pin P76 = IOB_S5_1;
	pin P77 = IOB_S6_3;
	pin P78 = IOB_S6_2;
	pin P79 = IOB_S7_3;
	pin P80 = VCC;
	pin P81 = IOB_S7_2;
	pin P82 = IOB_S7_1;
	pin P83 = NC;
	pin P84 = IOB_S8_3;
	pin P85 = IOB_S8_2;
	pin P86 = IOB_S8_1;
	pin P87 = IOB_S9_3;
	pin P88 = IOB_S9_2;
	pin P89 = IOB_S9_1;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_S10_3;
	pin P93 = IOB_S10_2;
	pin P94 = IOB_S10_1;
	pin P95 = IOB_S11_3;
	pin P96 = IOB_S11_2;
	pin P97 = IOB_S11_1;
	pin P98 = NC;
	pin P99 = IOB_S12_3;
	pin P100 = IOB_S12_2;
	pin P101 = VCC;
	pin P102 = IOB_S12_1;
	pin P103 = IOB_S13_3;
	pin P104 = IOB_S13_2;
	pin P105 = IOB_S14_3;
	pin P106 = GND;
	pin P107 = IOB_S14_2;
	pin P108 = IOB_S15_3;
	pin P109 = IOB_S15_2;
	pin P110 = IOB_S15_1;
	pin P111 = IOB_S16_3;
	pin P112 = IOB_S16_2;
	pin P113 = IOB_S16_1;
	pin P114 = IOB_S17_3;
	pin P115 = IOB_S17_2;
	pin P116 = IOB_S17_1;
	pin P117 = IOB_S18_3;
	pin P118 = IOB_S18_2;
	pin P119 = GND;
	pin P120 = DONE;
	pin P121 = VCC;
	pin P122 = PROG_B;
	pin P123 = IOB_E1_0;
	pin P124 = IOB_E1_1;
	pin P125 = IOB_E2_0;
	pin P126 = IOB_E2_1;
	pin P127 = IOB_E2_2;
	pin P128 = IOB_E3_0;
	pin P129 = IOB_E3_1;
	pin P130 = IOB_E3_2;
	pin P131 = IOB_E4_0;
	pin P132 = IOB_E4_1;
	pin P133 = IOB_E4_2;
	pin P134 = IOB_E5_0;
	pin P135 = GND;
	pin P136 = IOB_E5_1;
	pin P137 = IOB_E6_0;
	pin P138 = IOB_E6_1;
	pin P139 = IOB_E6_2;
	pin P140 = VCC;
	pin P141 = IOB_E7_0;
	pin P142 = IOB_E7_1;
	pin P143 = NC;
	pin P144 = IOB_E7_2;
	pin P145 = IOB_E8_0;
	pin P146 = IOB_E8_1;
	pin P147 = IOB_E8_2;
	pin P148 = IOB_E9_0;
	pin P149 = IOB_E9_1;
	pin P150 = VCC;
	pin P151 = GND;
	pin P152 = IOB_E10_0;
	pin P153 = IOB_E10_1;
	pin P154 = IOB_E11_0;
	pin P155 = IOB_E11_1;
	pin P156 = IOB_E12_0;
	pin P157 = IOB_E12_1;
	pin P158 = NC;
	pin P159 = IOB_E12_2;
	pin P160 = IOB_E13_0;
	pin P161 = VCC;
	pin P162 = IOB_E13_1;
	pin P163 = IOB_E13_2;
	pin P164 = IOB_E14_0;
	pin P165 = IOB_E14_1;
	pin P166 = GND;
	pin P167 = IOB_E14_2;
	pin P168 = IOB_E15_0;
	pin P169 = IOB_E15_1;
	pin P170 = IOB_E15_2;
	pin P171 = IOB_E16_0;
	pin P172 = IOB_E16_1;
	pin P173 = IOB_E16_2;
	pin P174 = IOB_E17_0;
	pin P175 = IOB_E17_1;
	pin P176 = IOB_E17_2;
	pin P177 = IOB_E18_1;
	pin P178 = IOB_E18_2;
	pin P179 = CCLK;
	pin P180 = VCC;
	pin P181 = IOB_N18_0;
	pin P182 = GND;
	pin P183 = IOB_N18_3;
	pin P184 = IOB_N17_1;
	pin P185 = IOB_N17_2;
	pin P186 = IOB_N17_3;
	pin P187 = IOB_N16_1;
	pin P188 = IOB_N16_2;
	pin P189 = IOB_N16_3;
	pin P190 = IOB_N15_1;
	pin P191 = IOB_N15_2;
	pin P192 = IOB_N15_3;
	pin P193 = IOB_N14_1;
	pin P194 = IOB_N14_2;
	pin P195 = NC;
	pin P196 = GND;
	pin P197 = IOB_N14_3;
	pin P198 = IOB_N13_2;
	pin P199 = IOB_N13_3;
	pin P200 = IOB_N12_1;
	pin P201 = VCC;
	pin P202 = IOB_N12_2;
	pin P203 = IOB_N12_3;
	pin P204 = NC;
	pin P205 = IOB_N11_1;
	pin P206 = IOB_N11_2;
	pin P207 = IOB_N11_3;
	pin P208 = IOB_N10_1;
	pin P209 = IOB_N10_2;
	pin P210 = IOB_N10_3;
	pin P211 = GND;
	pin P212 = VCC;
	pin P213 = IOB_N9_1;
	pin P214 = IOB_N9_2;
	pin P215 = IOB_N9_3;
	pin P216 = IOB_N8_1;
	pin P217 = IOB_N8_2;
	pin P218 = IOB_N8_3;
	pin P219 = NC;
	pin P220 = IOB_N7_1;
	pin P221 = IOB_N7_2;
	pin P222 = VCC;
	pin P223 = IOB_N7_3;
	pin P224 = IOB_N6_2;
	pin P225 = IOB_N6_3;
	pin P226 = IOB_N5_2;
	pin P227 = GND;
	pin P228 = IOB_N5_3;
	pin P229 = IOB_N4_1;
	pin P230 = IOB_N4_2;
	pin P231 = IOB_N4_3;
	pin P232 = IOB_N3_1;
	pin P233 = IOB_N3_2;
	pin P234 = IOB_N3_3;
	pin P235 = IOB_N2_1;
	pin P236 = IOB_N2_2;
	pin P237 = IOB_N2_3;
	pin P238 = IOB_N1_2;
	pin P239 = IOB_N1_3;
	pin P240 = VCC;
}

// xc5210-tq144
bond BOND26 {
	pin P1 = GND;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W18_0;
	pin P4 = IOB_W17_2;
	pin P5 = IOB_W17_1;
	pin P6 = IOB_W17_0;
	pin P7 = IOB_W16_2;
	pin P8 = GND;
	pin P9 = IOB_W14_1;
	pin P10 = IOB_W14_0;
	pin P11 = IOB_W13_2;
	pin P12 = IOB_W13_1;
	pin P13 = IOB_W11_1;
	pin P14 = IOB_W11_0;
	pin P15 = IOB_W10_1;
	pin P16 = IOB_W10_0;
	pin P17 = GND;
	pin P18 = VCC;
	pin P19 = IOB_W9_2;
	pin P20 = IOB_W9_1;
	pin P21 = IOB_W9_0;
	pin P22 = IOB_W8_2;
	pin P23 = IOB_W7_0;
	pin P24 = IOB_W6_2;
	pin P25 = IOB_W6_1;
	pin P26 = IOB_W6_0;
	pin P27 = GND;
	pin P28 = IOB_W3_2;
	pin P29 = IOB_W3_1;
	pin P30 = IOB_W3_0;
	pin P31 = IOB_W2_2;
	pin P32 = IOB_W2_1;
	pin P33 = IOB_W2_0;
	pin P34 = IOB_W1_1;
	pin P35 = GND;
	pin P36 = IOB_W1_0;
	pin P37 = VCC;
	pin P38 = IOB_S1_3;
	pin P39 = IOB_S1_2;
	pin P40 = IOB_S2_3;
	pin P41 = IOB_S2_2;
	pin P42 = IOB_S2_1;
	pin P43 = IOB_S3_3;
	pin P44 = IOB_S3_2;
	pin P45 = GND;
	pin P46 = IOB_S5_1;
	pin P47 = IOB_S6_3;
	pin P48 = IOB_S6_2;
	pin P49 = IOB_S7_3;
	pin P50 = IOB_S8_1;
	pin P51 = IOB_S9_3;
	pin P52 = IOB_S9_2;
	pin P53 = IOB_S9_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S10_3;
	pin P57 = IOB_S10_2;
	pin P58 = IOB_S10_1;
	pin P59 = IOB_S11_3;
	pin P60 = IOB_S12_1;
	pin P61 = IOB_S13_3;
	pin P62 = IOB_S13_2;
	pin P63 = IOB_S14_3;
	pin P64 = GND;
	pin P65 = IOB_S16_1;
	pin P66 = IOB_S17_3;
	pin P67 = IOB_S17_2;
	pin P68 = IOB_S17_1;
	pin P69 = IOB_S18_3;
	pin P70 = IOB_S18_2;
	pin P71 = GND;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = PROG_B;
	pin P75 = IOB_E1_0;
	pin P76 = IOB_E1_1;
	pin P77 = IOB_E2_0;
	pin P78 = IOB_E2_1;
	pin P79 = IOB_E3_1;
	pin P80 = IOB_E3_2;
	pin P81 = GND;
	pin P82 = IOB_E6_1;
	pin P83 = IOB_E6_2;
	pin P84 = IOB_E7_0;
	pin P85 = IOB_E7_1;
	pin P86 = IOB_E8_1;
	pin P87 = IOB_E8_2;
	pin P88 = IOB_E9_0;
	pin P89 = IOB_E9_1;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E10_0;
	pin P93 = IOB_E10_1;
	pin P94 = IOB_E11_0;
	pin P95 = IOB_E11_1;
	pin P96 = IOB_E12_2;
	pin P97 = IOB_E13_0;
	pin P98 = IOB_E13_1;
	pin P99 = IOB_E13_2;
	pin P100 = GND;
	pin P101 = IOB_E16_2;
	pin P102 = IOB_E17_0;
	pin P103 = IOB_E17_1;
	pin P104 = IOB_E17_2;
	pin P105 = IOB_E18_1;
	pin P106 = IOB_E18_2;
	pin P107 = CCLK;
	pin P108 = VCC;
	pin P109 = IOB_N18_0;
	pin P110 = GND;
	pin P111 = IOB_N18_3;
	pin P112 = IOB_N17_1;
	pin P113 = IOB_N17_2;
	pin P114 = IOB_N17_3;
	pin P115 = IOB_N16_1;
	pin P116 = IOB_N16_2;
	pin P117 = IOB_N15_2;
	pin P118 = GND;
	pin P119 = IOB_N14_3;
	pin P120 = IOB_N13_2;
	pin P121 = IOB_N12_2;
	pin P122 = IOB_N12_3;
	pin P123 = IOB_N11_3;
	pin P124 = IOB_N10_1;
	pin P125 = IOB_N10_2;
	pin P126 = IOB_N10_3;
	pin P127 = GND;
	pin P128 = VCC;
	pin P129 = IOB_N9_1;
	pin P130 = IOB_N9_2;
	pin P131 = IOB_N9_3;
	pin P132 = IOB_N8_1;
	pin P133 = IOB_N7_1;
	pin P134 = IOB_N7_2;
	pin P135 = IOB_N6_3;
	pin P136 = IOB_N5_2;
	pin P137 = GND;
	pin P138 = IOB_N3_1;
	pin P139 = IOB_N3_2;
	pin P140 = IOB_N2_2;
	pin P141 = IOB_N2_3;
	pin P142 = IOB_N1_2;
	pin P143 = IOB_N1_3;
	pin P144 = VCC;
}

// xc5210-tq176
bond BOND27 {
	pin P1 = GND;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W18_0;
	pin P4 = IOB_W17_2;
	pin P5 = IOB_W17_1;
	pin P6 = IOB_W17_0;
	pin P7 = IOB_W16_2;
	pin P8 = IOB_W16_1;
	pin P9 = IOB_W16_0;
	pin P10 = GND;
	pin P11 = IOB_W14_1;
	pin P12 = IOB_W14_0;
	pin P13 = IOB_W13_2;
	pin P14 = IOB_W13_1;
	pin P15 = IOB_W12_1;
	pin P16 = IOB_W12_0;
	pin P17 = IOB_W11_1;
	pin P18 = IOB_W11_0;
	pin P19 = IOB_W10_1;
	pin P20 = IOB_W10_0;
	pin P21 = VCC;
	pin P22 = GND;
	pin P23 = IOB_W9_2;
	pin P24 = IOB_W9_1;
	pin P25 = IOB_W9_0;
	pin P26 = IOB_W8_2;
	pin P27 = IOB_W8_1;
	pin P28 = IOB_W8_0;
	pin P29 = IOB_W7_0;
	pin P30 = IOB_W6_2;
	pin P31 = IOB_W6_1;
	pin P32 = IOB_W6_0;
	pin P33 = GND;
	pin P34 = IOB_W4_1;
	pin P35 = IOB_W4_0;
	pin P36 = IOB_W3_2;
	pin P37 = IOB_W3_1;
	pin P38 = IOB_W3_0;
	pin P39 = IOB_W2_2;
	pin P40 = IOB_W2_1;
	pin P41 = IOB_W2_0;
	pin P42 = IOB_W1_1;
	pin P43 = GND;
	pin P44 = IOB_W1_0;
	pin P45 = VCC;
	pin P46 = IOB_S1_3;
	pin P47 = IOB_S1_2;
	pin P48 = IOB_S2_3;
	pin P49 = IOB_S2_2;
	pin P50 = IOB_S2_1;
	pin P51 = IOB_S3_3;
	pin P52 = IOB_S3_2;
	pin P53 = IOB_S3_1;
	pin P54 = IOB_S4_3;
	pin P55 = GND;
	pin P56 = IOB_S5_1;
	pin P57 = IOB_S6_3;
	pin P58 = IOB_S6_2;
	pin P59 = IOB_S7_3;
	pin P60 = IOB_S7_2;
	pin P61 = IOB_S7_1;
	pin P62 = IOB_S8_1;
	pin P63 = IOB_S9_3;
	pin P64 = IOB_S9_2;
	pin P65 = IOB_S9_1;
	pin P66 = VCC;
	pin P67 = GND;
	pin P68 = IOB_S10_3;
	pin P69 = IOB_S10_2;
	pin P70 = IOB_S10_1;
	pin P71 = IOB_S11_3;
	pin P72 = IOB_S11_2;
	pin P73 = IOB_S11_1;
	pin P74 = IOB_S12_1;
	pin P75 = IOB_S13_3;
	pin P76 = IOB_S13_2;
	pin P77 = IOB_S14_3;
	pin P78 = GND;
	pin P79 = IOB_S16_3;
	pin P80 = IOB_S16_2;
	pin P81 = IOB_S16_1;
	pin P82 = IOB_S17_3;
	pin P83 = IOB_S17_2;
	pin P84 = IOB_S17_1;
	pin P85 = IOB_S18_3;
	pin P86 = IOB_S18_2;
	pin P87 = GND;
	pin P88 = DONE;
	pin P89 = VCC;
	pin P90 = PROG_B;
	pin P91 = IOB_E1_0;
	pin P92 = IOB_E1_1;
	pin P93 = IOB_E2_0;
	pin P94 = IOB_E2_1;
	pin P95 = IOB_E3_1;
	pin P96 = IOB_E3_2;
	pin P97 = IOB_E4_0;
	pin P98 = IOB_E4_1;
	pin P99 = GND;
	pin P100 = IOB_E6_1;
	pin P101 = IOB_E6_2;
	pin P102 = IOB_E7_0;
	pin P103 = IOB_E7_1;
	pin P104 = IOB_E7_2;
	pin P105 = IOB_E8_0;
	pin P106 = IOB_E8_1;
	pin P107 = IOB_E8_2;
	pin P108 = IOB_E9_0;
	pin P109 = IOB_E9_1;
	pin P110 = VCC;
	pin P111 = GND;
	pin P112 = IOB_E10_0;
	pin P113 = IOB_E10_1;
	pin P114 = IOB_E11_0;
	pin P115 = IOB_E11_1;
	pin P116 = IOB_E12_0;
	pin P117 = IOB_E12_1;
	pin P118 = IOB_E12_2;
	pin P119 = IOB_E13_0;
	pin P120 = IOB_E13_1;
	pin P121 = IOB_E13_2;
	pin P122 = GND;
	pin P123 = IOB_E16_0;
	pin P124 = IOB_E16_1;
	pin P125 = IOB_E16_2;
	pin P126 = IOB_E17_0;
	pin P127 = IOB_E17_1;
	pin P128 = IOB_E17_2;
	pin P129 = IOB_E18_1;
	pin P130 = IOB_E18_2;
	pin P131 = CCLK;
	pin P132 = VCC;
	pin P133 = IOB_N18_0;
	pin P134 = GND;
	pin P135 = IOB_N18_3;
	pin P136 = IOB_N17_1;
	pin P137 = IOB_N17_2;
	pin P138 = IOB_N17_3;
	pin P139 = IOB_N16_1;
	pin P140 = IOB_N16_2;
	pin P141 = IOB_N15_2;
	pin P142 = IOB_N15_3;
	pin P143 = GND;
	pin P144 = IOB_N14_3;
	pin P145 = IOB_N13_2;
	pin P146 = IOB_N12_2;
	pin P147 = IOB_N12_3;
	pin P148 = IOB_N11_1;
	pin P149 = IOB_N11_2;
	pin P150 = IOB_N11_3;
	pin P151 = IOB_N10_1;
	pin P152 = IOB_N10_2;
	pin P153 = IOB_N10_3;
	pin P154 = GND;
	pin P155 = VCC;
	pin P156 = IOB_N9_1;
	pin P157 = IOB_N9_2;
	pin P158 = IOB_N9_3;
	pin P159 = IOB_N8_1;
	pin P160 = IOB_N8_2;
	pin P161 = IOB_N8_3;
	pin P162 = IOB_N7_1;
	pin P163 = IOB_N7_2;
	pin P164 = IOB_N6_3;
	pin P165 = IOB_N5_2;
	pin P166 = GND;
	pin P167 = IOB_N4_1;
	pin P168 = IOB_N4_2;
	pin P169 = IOB_N4_3;
	pin P170 = IOB_N3_1;
	pin P171 = IOB_N3_2;
	pin P172 = IOB_N2_2;
	pin P173 = IOB_N2_3;
	pin P174 = IOB_N1_2;
	pin P175 = IOB_N1_3;
	pin P176 = VCC;
}

// xc5215-bg225
bond BOND28 {
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N3_3;
	pin A4 = IOB_N5_2;
	pin A5 = IOB_N7_2;
	pin A6 = IOB_N9_2;
	pin A7 = IOB_N10_1;
	pin A8 = GND;
	pin A9 = IOB_N13_2;
	pin A10 = IOB_N14_1;
	pin A11 = IOB_N16_1;
	pin A12 = IOB_N18_1;
	pin A13 = IOB_N20_1;
	pin A14 = IOB_N22_3;
	pin A15 = IOB_N22_0;
	pin B1 = IOB_W22_0;
	pin B2 = VCC;
	pin B3 = IOB_N2_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N7_3;
	pin B6 = IOB_N9_3;
	pin B7 = IOB_N11_3;
	pin B8 = IOB_N12_3;
	pin B9 = IOB_N13_1;
	pin B10 = IOB_N15_1;
	pin B11 = IOB_N18_3;
	pin B12 = IOB_N20_2;
	pin B13 = IOB_N21_1;
	pin B14 = VCC;
	pin B15 = IOB_E22_1;
	pin C1 = IOB_W20_1;
	pin C2 = IOB_W21_2;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N8_3;
	pin C7 = IOB_N10_2;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N16_3;
	pin C11 = IOB_N18_2;
	pin C12 = IOB_N21_3;
	pin C13 = CCLK;
	pin C14 = IOB_E21_2;
	pin C15 = IOB_E20_0;
	pin D1 = IOB_W18_1;
	pin D2 = IOB_W19_1;
	pin D3 = IOB_W21_0;
	pin D4 = IOB_W22_1;
	pin D5 = IOB_N4_2;
	pin D6 = IOB_N6_3;
	pin D7 = IOB_N10_3;
	pin D8 = VCC;
	pin D9 = IOB_N14_2;
	pin D10 = IOB_N16_2;
	pin D11 = IOB_N19_3;
	pin D12 = GND;
	pin D13 = IOB_E21_1;
	pin D14 = IOB_E19_1;
	pin D15 = IOB_E18_2;
	pin E1 = IOB_W16_1;
	pin E2 = IOB_W17_2;
	pin E3 = IOB_W18_0;
	pin E4 = IOB_W18_2;
	pin E5 = IOB_W21_1;
	pin E6 = IOB_N5_3;
	pin E7 = IOB_N9_1;
	pin E8 = IOB_N11_2;
	pin E9 = IOB_N13_3;
	pin E10 = IOB_N17_1;
	pin E11 = IOB_N21_2;
	pin E12 = IOB_E19_2;
	pin E13 = IOB_E18_1;
	pin E14 = IOB_E17_2;
	pin E15 = IOB_E16_2;
	pin F1 = IOB_W15_0;
	pin F2 = IOB_W15_1;
	pin F3 = IOB_W15_2;
	pin F4 = IOB_W16_0;
	pin F5 = IOB_W16_2;
	pin F6 = IOB_N2_3;
	pin F7 = IOB_N7_1;
	pin F8 = GND;
	pin F9 = IOB_N19_2;
	pin F10 = IOB_E22_0;
	pin F11 = IOB_E19_0;
	pin F12 = IOB_E18_0;
	pin F13 = IOB_E16_0;
	pin F14 = IOB_E15_2;
	pin F15 = IOB_E15_1;
	pin G1 = IOB_W13_0;
	pin G2 = IOB_W13_1;
	pin G3 = IOB_W13_2;
	pin G4 = IOB_W14_0;
	pin G5 = IOB_W12_1;
	pin G6 = IOB_W19_0;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E16_1;
	pin G11 = IOB_E15_0;
	pin G12 = IOB_E14_0;
	pin G13 = IOB_E13_2;
	pin G14 = IOB_E13_0;
	pin G15 = IOB_E13_1;
	pin H1 = VCC;
	pin H2 = GND;
	pin H3 = IOB_W12_0;
	pin H4 = IOB_W11_2;
	pin H5 = IOB_W11_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E12_1;
	pin H12 = IOB_E12_0;
	pin H13 = IOB_E11_0;
	pin H14 = IOB_E11_1;
	pin H15 = VCC;
	pin J1 = IOB_W10_2;
	pin J2 = IOB_W11_0;
	pin J3 = IOB_W10_1;
	pin J4 = IOB_W10_0;
	pin J5 = IOB_W9_0;
	pin J6 = IOB_W7_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = IOB_E4_1;
	pin J11 = IOB_E10_2;
	pin J12 = IOB_E8_2;
	pin J13 = IOB_E9_2;
	pin J14 = IOB_E10_0;
	pin J15 = IOB_E10_1;
	pin K1 = IOB_W8_2;
	pin K2 = IOB_W8_1;
	pin K3 = IOB_W8_0;
	pin K4 = IOB_W6_0;
	pin K5 = IOB_W5_0;
	pin K6 = IOB_W2_1;
	pin K7 = IOB_S4_2;
	pin K8 = GND;
	pin K9 = IOB_S16_3;
	pin K10 = IOB_S21_1;
	pin K11 = IOB_E6_0;
	pin K12 = IOB_E7_1;
	pin K13 = IOB_E7_2;
	pin K14 = IOB_E8_0;
	pin K15 = IOB_E8_1;
	pin L1 = IOB_W7_1;
	pin L2 = IOB_W6_1;
	pin L3 = IOB_W5_2;
	pin L4 = IOB_W3_2;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S6_3;
	pin L7 = IOB_S10_1;
	pin L8 = IOB_S12_3;
	pin L9 = IOB_S14_3;
	pin L10 = IOB_S18_1;
	pin L11 = IOB_E2_0;
	pin L12 = IOB_E4_2;
	pin L13 = IOB_E5_1;
	pin L14 = IOB_E5_2;
	pin L15 = IOB_E7_0;
	pin M1 = IOB_W5_1;
	pin M2 = IOB_W4_2;
	pin M3 = IOB_W3_0;
	pin M4 = IOB_S1_3;
	pin M5 = IOB_S4_1;
	pin M6 = IOB_S7_2;
	pin M7 = IOB_S8_1;
	pin M8 = GND;
	pin M9 = IOB_S13_1;
	pin M10 = IOB_S17_1;
	pin M11 = IOB_S19_2;
	pin M12 = PROG_B;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E3_0;
	pin M15 = IOB_E5_0;
	pin N1 = IOB_W3_1;
	pin N2 = IOB_W2_2;
	pin N3 = IOB_W1_1;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S5_2;
	pin N6 = IOB_S7_1;
	pin N7 = IOB_S9_1;
	pin N8 = IOB_S11_3;
	pin N9 = IOB_S13_2;
	pin N10 = IOB_S15_1;
	pin N11 = IOB_S18_3;
	pin N12 = IOB_S21_3;
	pin N13 = IOB_S22_2;
	pin N14 = IOB_E1_1;
	pin N15 = IOB_E2_2;
	pin P1 = IOB_W2_0;
	pin P2 = IOB_W1_0;
	pin P3 = IOB_S2_3;
	pin P4 = IOB_S3_2;
	pin P5 = IOB_S5_1;
	pin P6 = IOB_S8_3;
	pin P7 = IOB_S10_3;
	pin P8 = IOB_S11_2;
	pin P9 = IOB_S12_2;
	pin P10 = IOB_S15_2;
	pin P11 = IOB_S16_1;
	pin P12 = IOB_S19_3;
	pin P13 = IOB_S21_2;
	pin P14 = DONE;
	pin P15 = IOB_E1_0;
	pin R1 = VCC;
	pin R2 = IOB_S1_2;
	pin R3 = IOB_S3_3;
	pin R4 = IOB_S5_3;
	pin R5 = IOB_S7_3;
	pin R6 = IOB_S8_2;
	pin R7 = IOB_S10_2;
	pin R8 = VCC;
	pin R9 = IOB_S13_3;
	pin R10 = IOB_S15_3;
	pin R11 = IOB_S16_2;
	pin R12 = IOB_S18_2;
	pin R13 = IOB_S20_2;
	pin R14 = IOB_S22_3;
	pin R15 = VCC;
}

// xc5215-bg352
bond BOND29 {
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N21_3;
	pin A4 = IOB_N19_1;
	pin A5 = GND;
	pin A6 = IOB_N18_1;
	pin A7 = IOB_N17_1;
	pin A8 = GND;
	pin A9 = NC;
	pin A10 = VCC;
	pin A11 = IOB_N15_3;
	pin A12 = IOB_N13_1;
	pin A13 = IOB_N12_2;
	pin A14 = GND;
	pin A15 = IOB_N10_1;
	pin A16 = IOB_N9_2;
	pin A17 = VCC;
	pin A18 = NC;
	pin A19 = GND;
	pin A20 = IOB_N7_2;
	pin A21 = IOB_N6_3;
	pin A22 = GND;
	pin A23 = IOB_N3_2;
	pin A24 = NC;
	pin A25 = GND;
	pin A26 = GND;
	pin B1 = GND;
	pin B2 = VCC;
	pin B3 = IOB_N22_3;
	pin B4 = NC;
	pin B5 = IOB_N20_3;
	pin B6 = IOB_N19_3;
	pin B7 = IOB_N18_3;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N15_1;
	pin B10 = NC;
	pin B11 = IOB_N15_2;
	pin B12 = IOB_N14_3;
	pin B13 = IOB_N13_3;
	pin B14 = IOB_N12_3;
	pin B15 = IOB_N10_2;
	pin B16 = IOB_N9_3;
	pin B17 = NC;
	pin B18 = IOB_N8_2;
	pin B19 = IOB_N7_3;
	pin B20 = IOB_N5_1;
	pin B21 = IOB_N5_3;
	pin B22 = IOB_N4_1;
	pin B23 = NC;
	pin B24 = IOB_N2_2;
	pin B25 = VCC;
	pin B26 = GND;
	pin C1 = NC;
	pin C2 = IOB_E21_2;
	pin C3 = CCLK;
	pin C4 = IOB_N21_1;
	pin C5 = NC;
	pin C6 = IOB_N20_2;
	pin C7 = IOB_N19_2;
	pin C8 = NC;
	pin C9 = IOB_N17_3;
	pin C10 = IOB_N16_3;
	pin C11 = NC;
	pin C12 = IOB_N14_2;
	pin C13 = IOB_N13_2;
	pin C14 = IOB_N11_3;
	pin C15 = IOB_N10_3;
	pin C16 = NC;
	pin C17 = IOB_N8_1;
	pin C18 = IOB_N8_3;
	pin C19 = IOB_N6_1;
	pin C20 = IOB_N5_2;
	pin C21 = IOB_N4_2;
	pin C22 = IOB_N2_1;
	pin C23 = IOB_N2_3;
	pin C24 = IOB_N1_3;
	pin C25 = IOB_W22_0;
	pin C26 = IOB_W21_0;
	pin D1 = NC;
	pin D2 = IOB_E20_1;
	pin D3 = IOB_E22_0;
	pin D4 = IOB_N22_0;
	pin D5 = IOB_N21_2;
	pin D6 = IOB_N20_1;
	pin D7 = VCC;
	pin D8 = IOB_N18_2;
	pin D9 = IOB_N17_2;
	pin D10 = IOB_N16_2;
	pin D11 = NC;
	pin D12 = IOB_N14_1;
	pin D13 = VCC;
	pin D14 = IOB_N11_2;
	pin D15 = IOB_N9_1;
	pin D16 = NC;
	pin D17 = IOB_N7_1;
	pin D18 = IOB_N6_2;
	pin D19 = VCC;
	pin D20 = IOB_N4_3;
	pin D21 = IOB_N3_3;
	pin D22 = IOB_N1_2;
	pin D23 = IOB_W22_1;
	pin D24 = IOB_W21_2;
	pin D25 = NC;
	pin D26 = IOB_W19_1;
	pin E1 = GND;
	pin E2 = IOB_E19_1;
	pin E3 = IOB_E21_1;
	pin E4 = IOB_E22_1;
	pin E23 = IOB_W21_1;
	pin E24 = IOB_W20_1;
	pin E25 = IOB_W19_2;
	pin E26 = GND;
	pin F1 = IOB_E18_0;
	pin F2 = IOB_E19_0;
	pin F3 = IOB_E19_2;
	pin F4 = IOB_E21_0;
	pin F23 = NC;
	pin F24 = IOB_W20_0;
	pin F25 = IOB_W18_2;
	pin F26 = IOB_W18_1;
	pin G1 = IOB_E16_2;
	pin G2 = IOB_E18_1;
	pin G3 = IOB_E18_2;
	pin G4 = IOB_E20_0;
	pin G23 = VCC;
	pin G24 = IOB_W19_0;
	pin G25 = IOB_W17_1;
	pin G26 = IOB_W17_0;
	pin H1 = GND;
	pin H2 = IOB_E17_0;
	pin H3 = IOB_E17_1;
	pin H4 = VCC;
	pin H23 = IOB_W18_0;
	pin H24 = IOB_W17_2;
	pin H25 = IOB_W16_0;
	pin H26 = GND;
	pin J1 = IOB_E15_0;
	pin J2 = IOB_E15_2;
	pin J3 = IOB_E16_0;
	pin J4 = IOB_E17_2;
	pin J23 = IOB_W16_2;
	pin J24 = IOB_W16_1;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = VCC;
	pin K2 = NC;
	pin K3 = IOB_E15_1;
	pin K4 = IOB_E16_1;
	pin K23 = IOB_W15_2;
	pin K24 = NC;
	pin K25 = IOB_W15_0;
	pin K26 = VCC;
	pin L1 = IOB_E14_2;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L23 = NC;
	pin L24 = IOB_W15_1;
	pin L25 = IOB_W14_2;
	pin L26 = IOB_W14_1;
	pin M1 = IOB_E13_1;
	pin M2 = IOB_E13_2;
	pin M3 = IOB_E14_0;
	pin M4 = IOB_E14_1;
	pin M23 = IOB_W14_0;
	pin M24 = IOB_W13_2;
	pin M25 = IOB_W13_1;
	pin M26 = IOB_W13_0;
	pin N1 = GND;
	pin N2 = IOB_E12_0;
	pin N3 = IOB_E13_0;
	pin N4 = IOB_E12_1;
	pin N23 = VCC;
	pin N24 = IOB_W12_1;
	pin N25 = IOB_W12_0;
	pin N26 = IOB_W11_2;
	pin P1 = IOB_E11_1;
	pin P2 = IOB_E11_0;
	pin P3 = IOB_E10_2;
	pin P4 = VCC;
	pin P23 = IOB_W11_0;
	pin P24 = IOB_W10_2;
	pin P25 = IOB_W11_1;
	pin P26 = GND;
	pin R1 = IOB_E10_1;
	pin R2 = IOB_E10_0;
	pin R3 = IOB_E9_2;
	pin R4 = IOB_E9_1;
	pin R23 = IOB_W9_1;
	pin R24 = IOB_W9_2;
	pin R25 = IOB_W10_0;
	pin R26 = IOB_W10_1;
	pin T1 = IOB_E9_0;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = IOB_W8_2;
	pin T26 = IOB_W9_0;
	pin U1 = VCC;
	pin U2 = NC;
	pin U3 = IOB_E8_0;
	pin U4 = IOB_E7_2;
	pin U23 = IOB_W7_1;
	pin U24 = IOB_W8_1;
	pin U25 = NC;
	pin U26 = VCC;
	pin V1 = IOB_E8_2;
	pin V2 = IOB_E8_1;
	pin V3 = IOB_E7_0;
	pin V4 = IOB_E6_2;
	pin V23 = IOB_W6_0;
	pin V24 = IOB_W7_2;
	pin V25 = IOB_W8_0;
	pin V26 = NC;
	pin W1 = GND;
	pin W2 = IOB_E7_1;
	pin W3 = IOB_E5_2;
	pin W4 = IOB_E5_1;
	pin W23 = VCC;
	pin W24 = IOB_W6_1;
	pin W25 = IOB_W6_2;
	pin W26 = GND;
	pin Y1 = IOB_E6_1;
	pin Y2 = IOB_E6_0;
	pin Y3 = IOB_E4_1;
	pin Y4 = VCC;
	pin Y23 = IOB_W3_2;
	pin Y24 = IOB_W5_0;
	pin Y25 = IOB_W5_1;
	pin Y26 = IOB_W7_0;
	pin AA1 = IOB_E5_0;
	pin AA2 = IOB_E4_2;
	pin AA3 = IOB_E3_0;
	pin AA4 = IOB_E2_2;
	pin AA23 = IOB_W3_0;
	pin AA24 = IOB_W4_0;
	pin AA25 = IOB_W4_2;
	pin AA26 = IOB_W5_2;
	pin AB1 = GND;
	pin AB2 = IOB_E3_1;
	pin AB3 = NC;
	pin AB4 = IOB_E2_0;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W2_2;
	pin AB25 = IOB_W4_1;
	pin AB26 = GND;
	pin AC1 = IOB_E4_0;
	pin AC2 = NC;
	pin AC3 = IOB_E1_1;
	pin AC4 = PROG_B;
	pin AC5 = IOB_S22_2;
	pin AC6 = NC;
	pin AC7 = IOB_S20_3;
	pin AC8 = VCC;
	pin AC9 = IOB_S17_1;
	pin AC10 = IOB_S16_2;
	pin AC11 = NC;
	pin AC12 = IOB_S14_2;
	pin AC13 = IOB_S12_2;
	pin AC14 = VCC;
	pin AC15 = IOB_S9_2;
	pin AC16 = NC;
	pin AC17 = IOB_S7_1;
	pin AC18 = IOB_S6_1;
	pin AC19 = IOB_S5_2;
	pin AC20 = VCC;
	pin AC21 = NC;
	pin AC22 = IOB_S2_2;
	pin AC23 = IOB_S1_3;
	pin AC24 = IOB_W2_0;
	pin AC25 = NC;
	pin AC26 = IOB_W3_1;
	pin AD1 = IOB_E2_1;
	pin AD2 = IOB_E1_0;
	pin AD3 = DONE;
	pin AD4 = IOB_S22_3;
	pin AD5 = IOB_S21_2;
	pin AD6 = IOB_S19_1;
	pin AD7 = IOB_S18_1;
	pin AD8 = IOB_S17_2;
	pin AD9 = IOB_S16_3;
	pin AD10 = NC;
	pin AD11 = IOB_S15_2;
	pin AD12 = IOB_S14_3;
	pin AD13 = IOB_S13_3;
	pin AD14 = IOB_S10_1;
	pin AD15 = IOB_S9_1;
	pin AD16 = NC;
	pin AD17 = IOB_S8_3;
	pin AD18 = IOB_S7_3;
	pin AD19 = IOB_S5_1;
	pin AD20 = IOB_S4_2;
	pin AD21 = NC;
	pin AD22 = IOB_S3_3;
	pin AD23 = IOB_S2_3;
	pin AD24 = IOB_W1_0;
	pin AD25 = IOB_W2_1;
	pin AD26 = NC;
	pin AE1 = GND;
	pin AE2 = VCC;
	pin AE3 = IOB_S21_1;
	pin AE4 = NC;
	pin AE5 = IOB_S19_2;
	pin AE6 = IOB_S19_3;
	pin AE7 = IOB_S18_2;
	pin AE8 = IOB_S17_3;
	pin AE9 = IOB_S15_1;
	pin AE10 = NC;
	pin AE11 = IOB_S15_3;
	pin AE12 = IOB_S13_1;
	pin AE13 = IOB_S12_3;
	pin AE14 = IOB_S11_3;
	pin AE15 = IOB_S10_3;
	pin AE16 = IOB_S8_1;
	pin AE17 = IOB_S8_2;
	pin AE18 = NC;
	pin AE19 = IOB_S7_2;
	pin AE20 = IOB_S6_3;
	pin AE21 = IOB_S4_1;
	pin AE22 = IOB_S3_1;
	pin AE23 = IOB_S3_2;
	pin AE24 = IOB_S1_2;
	pin AE25 = VCC;
	pin AE26 = GND;
	pin AF1 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S21_3;
	pin AF4 = IOB_S20_2;
	pin AF5 = GND;
	pin AF6 = IOB_S18_3;
	pin AF7 = IOB_S16_1;
	pin AF8 = GND;
	pin AF9 = NC;
	pin AF10 = VCC;
	pin AF11 = IOB_S14_1;
	pin AF12 = IOB_S13_2;
	pin AF13 = GND;
	pin AF14 = IOB_S11_2;
	pin AF15 = IOB_S10_2;
	pin AF16 = IOB_S9_3;
	pin AF17 = VCC;
	pin AF18 = NC;
	pin AF19 = GND;
	pin AF20 = IOB_S6_2;
	pin AF21 = IOB_S5_3;
	pin AF22 = GND;
	pin AF23 = IOB_S4_3;
	pin AF24 = IOB_S2_1;
	pin AF25 = GND;
	pin AF26 = GND;
}

// xc5215-hq208
bond BOND30 {
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = NC;
	pin P4 = IOB_W22_1;
	pin P5 = IOB_W22_0;
	pin P6 = IOB_W21_2;
	pin P7 = IOB_W21_1;
	pin P8 = IOB_W21_0;
	pin P9 = IOB_W20_1;
	pin P10 = IOB_W19_1;
	pin P11 = IOB_W19_0;
	pin P12 = IOB_W18_2;
	pin P13 = IOB_W18_1;
	pin P14 = GND;
	pin P15 = IOB_W16_2;
	pin P16 = IOB_W16_1;
	pin P17 = IOB_W16_0;
	pin P18 = IOB_W15_2;
	pin P19 = IOB_W14_0;
	pin P20 = IOB_W13_2;
	pin P21 = IOB_W13_1;
	pin P22 = IOB_W13_0;
	pin P23 = IOB_W12_1;
	pin P24 = IOB_W12_0;
	pin P25 = GND;
	pin P26 = VCC;
	pin P27 = IOB_W11_2;
	pin P28 = IOB_W11_1;
	pin P29 = IOB_W11_0;
	pin P30 = IOB_W10_2;
	pin P31 = IOB_W10_1;
	pin P32 = IOB_W10_0;
	pin P33 = IOB_W8_1;
	pin P34 = IOB_W8_0;
	pin P35 = IOB_W7_2;
	pin P36 = IOB_W7_1;
	pin P37 = GND;
	pin P38 = IOB_W5_2;
	pin P39 = IOB_W5_1;
	pin P40 = IOB_W5_0;
	pin P41 = IOB_W4_2;
	pin P42 = IOB_W3_2;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W3_0;
	pin P45 = IOB_W2_2;
	pin P46 = IOB_W2_1;
	pin P47 = IOB_W2_0;
	pin P48 = IOB_W1_1;
	pin P49 = GND;
	pin P50 = IOB_W1_0;
	pin P51 = NC;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = NC;
	pin P55 = VCC;
	pin P56 = IOB_S1_3;
	pin P57 = IOB_S1_2;
	pin P58 = IOB_S2_3;
	pin P59 = IOB_S2_2;
	pin P60 = IOB_S2_1;
	pin P61 = IOB_S3_3;
	pin P62 = IOB_S3_2;
	pin P63 = IOB_S4_2;
	pin P64 = IOB_S4_1;
	pin P65 = IOB_S5_3;
	pin P66 = IOB_S5_2;
	pin P67 = GND;
	pin P68 = IOB_S7_3;
	pin P69 = IOB_S7_2;
	pin P70 = IOB_S7_1;
	pin P71 = IOB_S8_3;
	pin P72 = IOB_S8_2;
	pin P73 = IOB_S8_1;
	pin P74 = IOB_S10_2;
	pin P75 = IOB_S10_1;
	pin P76 = IOB_S11_3;
	pin P77 = IOB_S11_2;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S12_3;
	pin P81 = IOB_S12_2;
	pin P82 = IOB_S13_3;
	pin P83 = IOB_S13_2;
	pin P84 = IOB_S13_1;
	pin P85 = IOB_S14_3;
	pin P86 = IOB_S15_1;
	pin P87 = IOB_S16_3;
	pin P88 = IOB_S16_2;
	pin P89 = IOB_S16_1;
	pin P90 = GND;
	pin P91 = IOB_S18_2;
	pin P92 = IOB_S18_1;
	pin P93 = IOB_S19_3;
	pin P94 = IOB_S19_2;
	pin P95 = IOB_S20_2;
	pin P96 = IOB_S21_3;
	pin P97 = IOB_S21_2;
	pin P98 = IOB_S21_1;
	pin P99 = IOB_S22_3;
	pin P100 = IOB_S22_2;
	pin P101 = GND;
	pin P102 = NC;
	pin P103 = DONE;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = VCC;
	pin P107 = NC;
	pin P108 = PROG_B;
	pin P109 = IOB_E1_0;
	pin P110 = IOB_E1_1;
	pin P111 = IOB_E2_0;
	pin P112 = IOB_E2_1;
	pin P113 = IOB_E4_1;
	pin P114 = IOB_E4_2;
	pin P115 = IOB_E5_0;
	pin P116 = IOB_E5_1;
	pin P117 = IOB_E5_2;
	pin P118 = IOB_E6_0;
	pin P119 = GND;
	pin P120 = IOB_E7_2;
	pin P121 = IOB_E8_0;
	pin P122 = IOB_E8_1;
	pin P123 = IOB_E8_2;
	pin P124 = IOB_E9_2;
	pin P125 = IOB_E10_0;
	pin P126 = IOB_E10_1;
	pin P127 = IOB_E10_2;
	pin P128 = IOB_E11_0;
	pin P129 = IOB_E11_1;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E12_0;
	pin P133 = IOB_E12_1;
	pin P134 = IOB_E13_0;
	pin P135 = IOB_E13_1;
	pin P136 = IOB_E13_2;
	pin P137 = IOB_E14_0;
	pin P138 = IOB_E15_0;
	pin P139 = IOB_E15_1;
	pin P140 = IOB_E15_2;
	pin P141 = IOB_E16_0;
	pin P142 = GND;
	pin P143 = IOB_E18_1;
	pin P144 = IOB_E18_2;
	pin P145 = IOB_E19_0;
	pin P146 = IOB_E19_1;
	pin P147 = IOB_E19_2;
	pin P148 = IOB_E20_0;
	pin P149 = IOB_E21_1;
	pin P150 = IOB_E21_2;
	pin P151 = IOB_E22_0;
	pin P152 = IOB_E22_1;
	pin P153 = CCLK;
	pin P154 = VCC;
	pin P155 = NC;
	pin P156 = NC;
	pin P157 = NC;
	pin P158 = NC;
	pin P159 = IOB_N22_0;
	pin P160 = GND;
	pin P161 = IOB_N22_3;
	pin P162 = IOB_N21_1;
	pin P163 = IOB_N21_2;
	pin P164 = IOB_N21_3;
	pin P165 = IOB_N20_1;
	pin P166 = IOB_N20_2;
	pin P167 = IOB_N18_1;
	pin P168 = IOB_N18_2;
	pin P169 = IOB_N18_3;
	pin P170 = IOB_N17_1;
	pin P171 = GND;
	pin P172 = IOB_N16_1;
	pin P173 = IOB_N16_2;
	pin P174 = IOB_N14_1;
	pin P175 = IOB_N14_2;
	pin P176 = IOB_N14_3;
	pin P177 = IOB_N13_1;
	pin P178 = IOB_N13_2;
	pin P179 = IOB_N13_3;
	pin P180 = IOB_N12_2;
	pin P181 = IOB_N12_3;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N11_2;
	pin P185 = IOB_N11_3;
	pin P186 = IOB_N10_1;
	pin P187 = IOB_N10_2;
	pin P188 = IOB_N10_3;
	pin P189 = IOB_N9_1;
	pin P190 = IOB_N9_2;
	pin P191 = IOB_N9_3;
	pin P192 = IOB_N7_2;
	pin P193 = IOB_N7_3;
	pin P194 = GND;
	pin P195 = IOB_N6_3;
	pin P196 = IOB_N5_1;
	pin P197 = IOB_N5_2;
	pin P198 = IOB_N5_3;
	pin P199 = IOB_N4_1;
	pin P200 = IOB_N4_2;
	pin P201 = IOB_N2_2;
	pin P202 = IOB_N2_3;
	pin P203 = IOB_N1_2;
	pin P204 = IOB_N1_3;
	pin P205 = VCC;
	pin P206 = NC;
	pin P207 = NC;
	pin P208 = NC;
}

// xc5215-hq240
bond BOND31 {
	pin P1 = GND;
	pin P2 = IOB_W22_1;
	pin P3 = IOB_W22_0;
	pin P4 = IOB_W21_2;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_0;
	pin P7 = IOB_W20_1;
	pin P8 = IOB_W19_1;
	pin P9 = IOB_W19_0;
	pin P10 = IOB_W18_2;
	pin P11 = IOB_W18_1;
	pin P12 = IOB_W18_0;
	pin P13 = IOB_W17_2;
	pin P14 = GND;
	pin P15 = IOB_W16_2;
	pin P16 = IOB_W16_1;
	pin P17 = IOB_W16_0;
	pin P18 = IOB_W15_2;
	pin P19 = VCC;
	pin P20 = IOB_W15_1;
	pin P21 = IOB_W15_0;
	pin P22 = NC;
	pin P23 = IOB_W14_0;
	pin P24 = IOB_W13_2;
	pin P25 = IOB_W13_1;
	pin P26 = IOB_W13_0;
	pin P27 = IOB_W12_1;
	pin P28 = IOB_W12_0;
	pin P29 = GND;
	pin P30 = VCC;
	pin P31 = IOB_W11_2;
	pin P32 = IOB_W11_1;
	pin P33 = IOB_W11_0;
	pin P34 = IOB_W10_2;
	pin P35 = IOB_W10_1;
	pin P36 = IOB_W10_0;
	pin P37 = NC;
	pin P38 = IOB_W9_0;
	pin P39 = IOB_W8_2;
	pin P40 = VCC;
	pin P41 = IOB_W8_1;
	pin P42 = IOB_W8_0;
	pin P43 = IOB_W7_2;
	pin P44 = IOB_W7_1;
	pin P45 = GND;
	pin P46 = IOB_W6_1;
	pin P47 = IOB_W6_0;
	pin P48 = IOB_W5_2;
	pin P49 = IOB_W5_1;
	pin P50 = IOB_W5_0;
	pin P51 = IOB_W4_2;
	pin P52 = IOB_W3_2;
	pin P53 = IOB_W3_1;
	pin P54 = IOB_W3_0;
	pin P55 = IOB_W2_2;
	pin P56 = IOB_W2_1;
	pin P57 = IOB_W2_0;
	pin P58 = IOB_W1_1;
	pin P59 = GND;
	pin P60 = IOB_W1_0;
	pin P61 = VCC;
	pin P62 = IOB_S1_3;
	pin P63 = IOB_S1_2;
	pin P64 = IOB_S2_3;
	pin P65 = IOB_S2_2;
	pin P66 = IOB_S2_1;
	pin P67 = IOB_S3_3;
	pin P68 = IOB_S3_2;
	pin P69 = IOB_S4_2;
	pin P70 = IOB_S4_1;
	pin P71 = IOB_S5_3;
	pin P72 = IOB_S5_2;
	pin P73 = IOB_S5_1;
	pin P74 = IOB_S6_3;
	pin P75 = GND;
	pin P76 = IOB_S7_3;
	pin P77 = IOB_S7_2;
	pin P78 = IOB_S7_1;
	pin P79 = IOB_S8_3;
	pin P80 = VCC;
	pin P81 = IOB_S8_2;
	pin P82 = IOB_S8_1;
	pin P83 = NC;
	pin P84 = IOB_S9_1;
	pin P85 = IOB_S10_3;
	pin P86 = IOB_S10_2;
	pin P87 = IOB_S10_1;
	pin P88 = IOB_S11_3;
	pin P89 = IOB_S11_2;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_S12_3;
	pin P93 = IOB_S12_2;
	pin P94 = IOB_S13_3;
	pin P95 = IOB_S13_2;
	pin P96 = IOB_S13_1;
	pin P97 = IOB_S14_3;
	pin P98 = NC;
	pin P99 = IOB_S15_3;
	pin P100 = IOB_S15_2;
	pin P101 = VCC;
	pin P102 = IOB_S15_1;
	pin P103 = IOB_S16_3;
	pin P104 = IOB_S16_2;
	pin P105 = IOB_S16_1;
	pin P106 = GND;
	pin P107 = IOB_S17_1;
	pin P108 = IOB_S18_3;
	pin P109 = IOB_S18_2;
	pin P110 = IOB_S18_1;
	pin P111 = IOB_S19_3;
	pin P112 = IOB_S19_2;
	pin P113 = IOB_S20_2;
	pin P114 = IOB_S21_3;
	pin P115 = IOB_S21_2;
	pin P116 = IOB_S21_1;
	pin P117 = IOB_S22_3;
	pin P118 = IOB_S22_2;
	pin P119 = GND;
	pin P120 = DONE;
	pin P121 = VCC;
	pin P122 = PROG_B;
	pin P123 = IOB_E1_0;
	pin P124 = IOB_E1_1;
	pin P125 = IOB_E2_0;
	pin P126 = IOB_E2_1;
	pin P127 = IOB_E2_2;
	pin P128 = IOB_E3_0;
	pin P129 = IOB_E4_1;
	pin P130 = IOB_E4_2;
	pin P131 = IOB_E5_0;
	pin P132 = IOB_E5_1;
	pin P133 = IOB_E5_2;
	pin P134 = IOB_E6_0;
	pin P135 = GND;
	pin P136 = IOB_E7_0;
	pin P137 = IOB_E7_1;
	pin P138 = IOB_E7_2;
	pin P139 = IOB_E8_0;
	pin P140 = VCC;
	pin P141 = IOB_E8_1;
	pin P142 = IOB_E8_2;
	pin P143 = NC;
	pin P144 = IOB_E9_2;
	pin P145 = IOB_E10_0;
	pin P146 = IOB_E10_1;
	pin P147 = IOB_E10_2;
	pin P148 = IOB_E11_0;
	pin P149 = IOB_E11_1;
	pin P150 = VCC;
	pin P151 = GND;
	pin P152 = IOB_E12_0;
	pin P153 = IOB_E12_1;
	pin P154 = IOB_E13_0;
	pin P155 = IOB_E13_1;
	pin P156 = IOB_E13_2;
	pin P157 = IOB_E14_0;
	pin P158 = NC;
	pin P159 = IOB_E15_0;
	pin P160 = IOB_E15_1;
	pin P161 = VCC;
	pin P162 = IOB_E15_2;
	pin P163 = IOB_E16_0;
	pin P164 = IOB_E16_1;
	pin P165 = IOB_E16_2;
	pin P166 = GND;
	pin P167 = IOB_E17_2;
	pin P168 = IOB_E18_0;
	pin P169 = IOB_E18_1;
	pin P170 = IOB_E18_2;
	pin P171 = IOB_E19_0;
	pin P172 = IOB_E19_1;
	pin P173 = IOB_E19_2;
	pin P174 = IOB_E20_0;
	pin P175 = IOB_E21_1;
	pin P176 = IOB_E21_2;
	pin P177 = IOB_E22_0;
	pin P178 = IOB_E22_1;
	pin P179 = CCLK;
	pin P180 = VCC;
	pin P181 = IOB_N22_0;
	pin P182 = GND;
	pin P183 = IOB_N22_3;
	pin P184 = IOB_N21_1;
	pin P185 = IOB_N21_2;
	pin P186 = IOB_N21_3;
	pin P187 = IOB_N20_1;
	pin P188 = IOB_N20_2;
	pin P189 = IOB_N19_2;
	pin P190 = IOB_N19_3;
	pin P191 = IOB_N18_1;
	pin P192 = IOB_N18_2;
	pin P193 = IOB_N18_3;
	pin P194 = IOB_N17_1;
	pin P195 = IOB_N17_2;
	pin P196 = GND;
	pin P197 = IOB_N16_1;
	pin P198 = IOB_N16_2;
	pin P199 = IOB_N16_3;
	pin P200 = IOB_N15_1;
	pin P201 = VCC;
	pin P202 = IOB_N14_1;
	pin P203 = IOB_N14_2;
	pin P204 = NC;
	pin P205 = IOB_N14_3;
	pin P206 = IOB_N13_1;
	pin P207 = IOB_N13_2;
	pin P208 = IOB_N13_3;
	pin P209 = IOB_N12_2;
	pin P210 = IOB_N12_3;
	pin P211 = GND;
	pin P212 = VCC;
	pin P213 = IOB_N11_2;
	pin P214 = IOB_N11_3;
	pin P215 = IOB_N10_1;
	pin P216 = IOB_N10_2;
	pin P217 = IOB_N10_3;
	pin P218 = IOB_N9_1;
	pin P219 = NC;
	pin P220 = IOB_N9_2;
	pin P221 = IOB_N9_3;
	pin P222 = VCC;
	pin P223 = IOB_N8_3;
	pin P224 = IOB_N7_1;
	pin P225 = IOB_N7_2;
	pin P226 = IOB_N7_3;
	pin P227 = GND;
	pin P228 = IOB_N6_3;
	pin P229 = IOB_N5_1;
	pin P230 = IOB_N5_2;
	pin P231 = IOB_N5_3;
	pin P232 = IOB_N4_1;
	pin P233 = IOB_N4_2;
	pin P234 = IOB_N3_3;
	pin P235 = IOB_N2_1;
	pin P236 = IOB_N2_2;
	pin P237 = IOB_N2_3;
	pin P238 = IOB_N1_2;
	pin P239 = IOB_N1_3;
	pin P240 = VCC;
}

// xc5215-hq304
bond BOND32 {
	pin P1 = VCC;
	pin P2 = IOB_N1_3;
	pin P3 = IOB_N1_2;
	pin P4 = IOB_N2_3;
	pin P5 = IOB_N2_2;
	pin P6 = IOB_N2_1;
	pin P7 = IOB_N3_3;
	pin P8 = IOB_N3_2;
	pin P9 = IOB_N4_3;
	pin P10 = IOB_N4_2;
	pin P11 = NC;
	pin P12 = IOB_N4_1;
	pin P13 = IOB_N5_3;
	pin P14 = IOB_N5_2;
	pin P15 = IOB_N5_1;
	pin P16 = IOB_N6_3;
	pin P17 = IOB_N6_2;
	pin P18 = IOB_N6_1;
	pin P19 = GND;
	pin P20 = IOB_N7_3;
	pin P21 = IOB_N7_2;
	pin P22 = IOB_N7_1;
	pin P23 = IOB_N8_3;
	pin P24 = NC;
	pin P25 = VCC;
	pin P26 = IOB_N8_2;
	pin P27 = IOB_N8_1;
	pin P28 = NC;
	pin P29 = NC;
	pin P30 = IOB_N9_3;
	pin P31 = IOB_N9_2;
	pin P32 = IOB_N9_1;
	pin P33 = IOB_N10_3;
	pin P34 = IOB_N10_2;
	pin P35 = IOB_N10_1;
	pin P36 = IOB_N11_3;
	pin P37 = IOB_N11_2;
	pin P38 = VCC;
	pin P39 = GND;
	pin P40 = IOB_N12_3;
	pin P41 = IOB_N12_2;
	pin P42 = IOB_N13_3;
	pin P43 = IOB_N13_2;
	pin P44 = IOB_N13_1;
	pin P45 = IOB_N14_3;
	pin P46 = IOB_N14_2;
	pin P47 = IOB_N14_1;
	pin P48 = NC;
	pin P49 = NC;
	pin P50 = IOB_N15_3;
	pin P51 = IOB_N15_2;
	pin P52 = VCC;
	pin P53 = NC;
	pin P54 = IOB_N15_1;
	pin P55 = IOB_N16_3;
	pin P56 = IOB_N16_2;
	pin P57 = IOB_N16_1;
	pin P58 = GND;
	pin P59 = IOB_N17_3;
	pin P60 = IOB_N17_2;
	pin P61 = IOB_N17_1;
	pin P62 = IOB_N18_3;
	pin P63 = IOB_N18_2;
	pin P64 = IOB_N18_1;
	pin P65 = IOB_N19_3;
	pin P66 = IOB_N19_2;
	pin P67 = IOB_N19_1;
	pin P68 = IOB_N20_3;
	pin P69 = IOB_N20_2;
	pin P70 = IOB_N20_1;
	pin P71 = IOB_N21_3;
	pin P72 = IOB_N21_2;
	pin P73 = IOB_N21_1;
	pin P74 = IOB_N22_3;
	pin P75 = GND;
	pin P76 = IOB_N22_0;
	pin P77 = VCC;
	pin P78 = CCLK;
	pin P79 = IOB_E22_1;
	pin P80 = IOB_E22_0;
	pin P81 = IOB_E21_2;
	pin P82 = IOB_E21_1;
	pin P83 = IOB_E21_0;
	pin P84 = IOB_E20_1;
	pin P85 = IOB_E20_0;
	pin P86 = IOB_E19_2;
	pin P87 = IOB_E19_1;
	pin P88 = IOB_E19_0;
	pin P89 = IOB_E18_2;
	pin P90 = IOB_E18_1;
	pin P91 = IOB_E18_0;
	pin P92 = IOB_E17_2;
	pin P93 = IOB_E17_1;
	pin P94 = IOB_E17_0;
	pin P95 = GND;
	pin P96 = IOB_E16_2;
	pin P97 = IOB_E16_1;
	pin P98 = IOB_E16_0;
	pin P99 = IOB_E15_2;
	pin P100 = NC;
	pin P101 = VCC;
	pin P102 = IOB_E15_1;
	pin P103 = IOB_E15_0;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = IOB_E14_2;
	pin P107 = IOB_E14_1;
	pin P108 = IOB_E14_0;
	pin P109 = IOB_E13_2;
	pin P110 = IOB_E13_1;
	pin P111 = IOB_E13_0;
	pin P112 = IOB_E12_1;
	pin P113 = IOB_E12_0;
	pin P114 = GND;
	pin P115 = VCC;
	pin P116 = IOB_E11_1;
	pin P117 = IOB_E11_0;
	pin P118 = IOB_E10_2;
	pin P119 = IOB_E10_1;
	pin P120 = IOB_E10_0;
	pin P121 = IOB_E9_2;
	pin P122 = IOB_E9_1;
	pin P123 = IOB_E9_0;
	pin P124 = NC;
	pin P125 = NC;
	pin P126 = IOB_E8_2;
	pin P127 = IOB_E8_1;
	pin P128 = NC;
	pin P129 = VCC;
	pin P130 = IOB_E8_0;
	pin P131 = IOB_E7_2;
	pin P132 = IOB_E7_1;
	pin P133 = IOB_E7_0;
	pin P134 = GND;
	pin P135 = IOB_E6_2;
	pin P136 = IOB_E6_1;
	pin P137 = IOB_E6_0;
	pin P138 = IOB_E5_2;
	pin P139 = IOB_E5_1;
	pin P140 = IOB_E5_0;
	pin P141 = IOB_E4_2;
	pin P142 = IOB_E4_1;
	pin P143 = IOB_E4_0;
	pin P144 = IOB_E3_1;
	pin P145 = IOB_E3_0;
	pin P146 = IOB_E2_2;
	pin P147 = IOB_E2_1;
	pin P148 = IOB_E2_0;
	pin P149 = IOB_E1_1;
	pin P150 = IOB_E1_0;
	pin P151 = PROG_B;
	pin P152 = VCC;
	pin P153 = DONE;
	pin P154 = GND;
	pin P155 = IOB_S22_2;
	pin P156 = IOB_S22_3;
	pin P157 = IOB_S21_1;
	pin P158 = IOB_S21_2;
	pin P159 = IOB_S21_3;
	pin P160 = IOB_S20_2;
	pin P161 = IOB_S20_3;
	pin P162 = IOB_S19_1;
	pin P163 = IOB_S19_2;
	pin P164 = IOB_S19_3;
	pin P165 = IOB_S18_1;
	pin P166 = IOB_S18_2;
	pin P167 = IOB_S18_3;
	pin P168 = IOB_S17_1;
	pin P169 = IOB_S17_2;
	pin P170 = IOB_S17_3;
	pin P171 = GND;
	pin P172 = IOB_S16_1;
	pin P173 = IOB_S16_2;
	pin P174 = IOB_S16_3;
	pin P175 = IOB_S15_1;
	pin P176 = NC;
	pin P177 = VCC;
	pin P178 = IOB_S15_2;
	pin P179 = IOB_S15_3;
	pin P180 = NC;
	pin P181 = NC;
	pin P182 = IOB_S14_1;
	pin P183 = IOB_S14_2;
	pin P184 = IOB_S14_3;
	pin P185 = IOB_S13_1;
	pin P186 = IOB_S13_2;
	pin P187 = IOB_S13_3;
	pin P188 = IOB_S12_2;
	pin P189 = IOB_S12_3;
	pin P190 = GND;
	pin P191 = VCC;
	pin P192 = IOB_S11_2;
	pin P193 = IOB_S11_3;
	pin P194 = IOB_S10_1;
	pin P195 = IOB_S10_2;
	pin P196 = IOB_S10_3;
	pin P197 = IOB_S9_1;
	pin P198 = IOB_S9_2;
	pin P199 = IOB_S9_3;
	pin P200 = NC;
	pin P201 = NC;
	pin P202 = IOB_S8_1;
	pin P203 = IOB_S8_2;
	pin P204 = VCC;
	pin P205 = NC;
	pin P206 = IOB_S8_3;
	pin P207 = IOB_S7_1;
	pin P208 = IOB_S7_2;
	pin P209 = IOB_S7_3;
	pin P210 = GND;
	pin P211 = IOB_S6_1;
	pin P212 = IOB_S6_2;
	pin P213 = IOB_S6_3;
	pin P214 = IOB_S5_1;
	pin P215 = IOB_S5_2;
	pin P216 = IOB_S5_3;
	pin P217 = IOB_S4_1;
	pin P218 = IOB_S4_2;
	pin P219 = IOB_S4_3;
	pin P220 = IOB_S3_1;
	pin P221 = IOB_S3_2;
	pin P222 = IOB_S3_3;
	pin P223 = IOB_S2_1;
	pin P224 = IOB_S2_2;
	pin P225 = IOB_S2_3;
	pin P226 = IOB_S1_2;
	pin P227 = IOB_S1_3;
	pin P228 = VCC;
	pin P229 = IOB_W1_0;
	pin P230 = GND;
	pin P231 = IOB_W1_1;
	pin P232 = IOB_W2_0;
	pin P233 = IOB_W2_1;
	pin P234 = IOB_W2_2;
	pin P235 = IOB_W3_0;
	pin P236 = IOB_W3_1;
	pin P237 = IOB_W3_2;
	pin P238 = IOB_W4_0;
	pin P239 = IOB_W4_1;
	pin P240 = IOB_W4_2;
	pin P241 = IOB_W5_0;
	pin P242 = IOB_W5_1;
	pin P243 = IOB_W5_2;
	pin P244 = IOB_W6_0;
	pin P245 = IOB_W6_1;
	pin P246 = IOB_W6_2;
	pin P247 = IOB_W7_0;
	pin P248 = GND;
	pin P249 = IOB_W7_1;
	pin P250 = IOB_W7_2;
	pin P251 = IOB_W8_0;
	pin P252 = IOB_W8_1;
	pin P253 = VCC;
	pin P254 = NC;
	pin P255 = IOB_W8_2;
	pin P256 = IOB_W9_0;
	pin P257 = NC;
	pin P258 = NC;
	pin P259 = IOB_W9_1;
	pin P260 = IOB_W9_2;
	pin P261 = IOB_W10_0;
	pin P262 = IOB_W10_1;
	pin P263 = IOB_W10_2;
	pin P264 = IOB_W11_0;
	pin P265 = IOB_W11_1;
	pin P266 = IOB_W11_2;
	pin P267 = VCC;
	pin P268 = GND;
	pin P269 = IOB_W12_0;
	pin P270 = IOB_W12_1;
	pin P271 = IOB_W13_0;
	pin P272 = IOB_W13_1;
	pin P273 = IOB_W13_2;
	pin P274 = IOB_W14_0;
	pin P275 = IOB_W14_1;
	pin P276 = IOB_W14_2;
	pin P277 = NC;
	pin P278 = NC;
	pin P279 = IOB_W15_0;
	pin P280 = IOB_W15_1;
	pin P281 = NC;
	pin P282 = VCC;
	pin P283 = IOB_W15_2;
	pin P284 = IOB_W16_0;
	pin P285 = IOB_W16_1;
	pin P286 = IOB_W16_2;
	pin P287 = GND;
	pin P288 = IOB_W17_0;
	pin P289 = IOB_W17_1;
	pin P290 = IOB_W17_2;
	pin P291 = IOB_W18_0;
	pin P292 = IOB_W18_1;
	pin P293 = IOB_W18_2;
	pin P294 = IOB_W19_0;
	pin P295 = IOB_W19_1;
	pin P296 = IOB_W19_2;
	pin P297 = IOB_W20_0;
	pin P298 = IOB_W20_1;
	pin P299 = IOB_W21_0;
	pin P300 = IOB_W21_1;
	pin P301 = IOB_W21_2;
	pin P302 = IOB_W22_0;
	pin P303 = IOB_W22_1;
	pin P304 = GND;
}

// xc5215-pg299
bond BOND33 {
	pin A2 = VCC;
	pin A3 = IOB_W20_0;
	pin A4 = IOB_W18_1;
	pin A5 = GND;
	pin A6 = VCC;
	pin A7 = NC;
	pin A8 = IOB_W14_1;
	pin A9 = IOB_W13_0;
	pin A10 = GND;
	pin A11 = VCC;
	pin A12 = IOB_W10_0;
	pin A13 = IOB_W9_1;
	pin A14 = IOB_W8_1;
	pin A15 = GND;
	pin A16 = VCC;
	pin A17 = IOB_W6_0;
	pin A18 = IOB_W4_1;
	pin A19 = GND;
	pin A20 = IOB_W1_1;
	pin B1 = GND;
	pin B2 = IOB_W22_0;
	pin B3 = IOB_W21_2;
	pin B4 = IOB_W19_0;
	pin B5 = IOB_W17_0;
	pin B6 = IOB_W16_2;
	pin B7 = IOB_W15_2;
	pin B8 = IOB_W14_2;
	pin B9 = IOB_W13_2;
	pin B10 = IOB_W11_2;
	pin B11 = IOB_W11_1;
	pin B12 = IOB_W9_2;
	pin B13 = IOB_W8_2;
	pin B14 = IOB_W7_2;
	pin B15 = IOB_W7_0;
	pin B16 = IOB_W5_1;
	pin B17 = IOB_W3_1;
	pin B18 = IOB_W3_0;
	pin B19 = IOB_S1_2;
	pin B20 = VCC;
	pin C1 = IOB_N4_2;
	pin C2 = IOB_N2_1;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_W20_1;
	pin C5 = IOB_W18_2;
	pin C6 = IOB_W17_2;
	pin C7 = IOB_W16_0;
	pin C8 = IOB_W15_1;
	pin C9 = IOB_W14_0;
	pin C10 = IOB_W12_0;
	pin C11 = IOB_W11_0;
	pin C12 = NC;
	pin C13 = IOB_W8_0;
	pin C14 = IOB_W6_1;
	pin C15 = IOB_W5_0;
	pin C16 = IOB_W3_2;
	pin C17 = IOB_W2_0;
	pin C18 = IOB_W1_0;
	pin C19 = IOB_S2_3;
	pin C20 = IOB_S3_2;
	pin D1 = IOB_N6_3;
	pin D2 = IOB_N3_3;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_W22_1;
	pin D5 = IOB_W21_0;
	pin D6 = IOB_W19_2;
	pin D7 = IOB_W18_0;
	pin D8 = IOB_W16_1;
	pin D9 = NC;
	pin D10 = IOB_W12_1;
	pin D11 = IOB_W10_1;
	pin D12 = NC;
	pin D13 = IOB_W7_1;
	pin D14 = IOB_W5_2;
	pin D15 = IOB_W4_0;
	pin D16 = IOB_W2_1;
	pin D17 = IOB_S1_3;
	pin D18 = IOB_S3_3;
	pin D19 = IOB_S4_2;
	pin D20 = IOB_S5_3;
	pin E1 = VCC;
	pin E2 = IOB_N5_2;
	pin E3 = IOB_N3_2;
	pin E4 = IOB_N2_3;
	pin E5 = NC;
	pin E6 = IOB_W21_1;
	pin E7 = IOB_W19_1;
	pin E8 = IOB_W17_1;
	pin E9 = IOB_W15_0;
	pin E10 = IOB_W13_1;
	pin E11 = IOB_W10_2;
	pin E12 = IOB_W9_0;
	pin E13 = IOB_W6_2;
	pin E14 = IOB_W4_2;
	pin E15 = IOB_W2_2;
	pin E16 = NC;
	pin E17 = IOB_S2_1;
	pin E18 = IOB_S4_1;
	pin E19 = IOB_S6_2;
	pin E20 = GND;
	pin F1 = GND;
	pin F2 = IOB_N7_3;
	pin F3 = IOB_N5_3;
	pin F4 = IOB_N4_3;
	pin F5 = IOB_N2_2;
	pin F16 = IOB_S2_2;
	pin F17 = IOB_S3_1;
	pin F18 = IOB_S5_1;
	pin F19 = IOB_S6_1;
	pin F20 = VCC;
	pin G1 = IOB_N8_2;
	pin G2 = IOB_N7_1;
	pin G3 = IOB_N6_2;
	pin G4 = IOB_N5_1;
	pin G5 = IOB_N4_1;
	pin G16 = IOB_S4_3;
	pin G17 = IOB_S5_2;
	pin G18 = IOB_S7_2;
	pin G19 = IOB_S7_1;
	pin G20 = IOB_S8_1;
	pin H1 = IOB_N9_2;
	pin H2 = IOB_N8_1;
	pin H3 = IOB_N8_3;
	pin H4 = IOB_N7_2;
	pin H5 = IOB_N6_1;
	pin H16 = IOB_S6_3;
	pin H17 = IOB_S7_3;
	pin H18 = IOB_S8_3;
	pin H19 = NC;
	pin H20 = IOB_S9_3;
	pin J1 = IOB_N10_3;
	pin J2 = IOB_N9_1;
	pin J3 = IOB_N9_3;
	pin J4 = NC;
	pin J5 = NC;
	pin J16 = IOB_S8_2;
	pin J17 = NC;
	pin J18 = IOB_S9_2;
	pin J19 = IOB_S9_1;
	pin J20 = IOB_S10_2;
	pin K1 = VCC;
	pin K2 = IOB_N11_2;
	pin K3 = IOB_N11_3;
	pin K4 = IOB_N10_2;
	pin K5 = IOB_N10_1;
	pin K16 = IOB_S10_3;
	pin K17 = IOB_S10_1;
	pin K18 = IOB_S11_3;
	pin K19 = IOB_S11_2;
	pin K20 = GND;
	pin L1 = GND;
	pin L2 = IOB_N12_3;
	pin L3 = IOB_N12_2;
	pin L4 = IOB_N13_3;
	pin L5 = IOB_N13_1;
	pin L16 = IOB_S13_3;
	pin L17 = IOB_S13_2;
	pin L18 = IOB_S12_2;
	pin L19 = IOB_S12_3;
	pin L20 = VCC;
	pin M1 = IOB_N13_2;
	pin M2 = IOB_N14_3;
	pin M3 = IOB_N14_2;
	pin M4 = NC;
	pin M5 = IOB_N15_2;
	pin M16 = NC;
	pin M17 = NC;
	pin M18 = IOB_S14_1;
	pin M19 = IOB_S14_3;
	pin M20 = IOB_S13_1;
	pin N1 = IOB_N14_1;
	pin N2 = NC;
	pin N3 = IOB_N15_1;
	pin N4 = IOB_N16_1;
	pin N5 = IOB_N17_1;
	pin N16 = IOB_S17_3;
	pin N17 = IOB_S16_2;
	pin N18 = IOB_S15_1;
	pin N19 = IOB_S15_3;
	pin N20 = IOB_S14_2;
	pin P1 = IOB_N15_3;
	pin P2 = IOB_N16_3;
	pin P3 = IOB_N16_2;
	pin P4 = IOB_N18_2;
	pin P5 = IOB_N19_1;
	pin P16 = IOB_S19_3;
	pin P17 = IOB_S18_3;
	pin P18 = IOB_S17_2;
	pin P19 = IOB_S16_3;
	pin P20 = IOB_S15_2;
	pin R1 = VCC;
	pin R2 = IOB_N17_3;
	pin R3 = IOB_N18_3;
	pin R4 = IOB_N20_3;
	pin R5 = IOB_N21_2;
	pin R16 = IOB_S21_2;
	pin R17 = IOB_S19_1;
	pin R18 = IOB_S18_1;
	pin R19 = IOB_S16_1;
	pin R20 = GND;
	pin T1 = GND;
	pin T2 = IOB_N17_2;
	pin T3 = IOB_N19_3;
	pin T4 = IOB_N21_3;
	pin T5 = NC;
	pin T6 = IOB_E21_1;
	pin T7 = IOB_E19_0;
	pin T8 = IOB_E17_0;
	pin T9 = NC;
	pin T10 = IOB_E13_0;
	pin T11 = IOB_E10_0;
	pin T12 = IOB_E8_1;
	pin T13 = IOB_E6_0;
	pin T14 = IOB_E4_0;
	pin T15 = IOB_E2_0;
	pin T16 = NC;
	pin T17 = IOB_S21_1;
	pin T18 = IOB_S20_3;
	pin T19 = IOB_S18_2;
	pin T20 = VCC;
	pin U1 = IOB_N18_1;
	pin U2 = IOB_N19_2;
	pin U3 = IOB_N20_1;
	pin U4 = IOB_N22_0;
	pin U5 = IOB_E21_2;
	pin U6 = IOB_E19_2;
	pin U7 = IOB_E18_0;
	pin U8 = IOB_E16_1;
	pin U9 = NC;
	pin U10 = IOB_E13_1;
	pin U11 = IOB_E10_2;
	pin U12 = NC;
	pin U13 = IOB_E7_0;
	pin U14 = IOB_E5_1;
	pin U15 = IOB_E3_1;
	pin U16 = IOB_E2_1;
	pin U17 = PROG_B;
	pin U18 = IOB_S22_3;
	pin U19 = IOB_S20_2;
	pin U20 = IOB_S17_1;
	pin V1 = IOB_N20_2;
	pin V2 = IOB_N21_1;
	pin V3 = CCLK;
	pin V4 = IOB_E22_0;
	pin V5 = IOB_E20_0;
	pin V6 = IOB_E18_2;
	pin V7 = IOB_E17_1;
	pin V8 = IOB_E15_2;
	pin V9 = IOB_E14_2;
	pin V10 = IOB_E12_1;
	pin V11 = IOB_E11_0;
	pin V12 = IOB_E9_1;
	pin V13 = IOB_E8_0;
	pin V14 = IOB_E7_1;
	pin V15 = IOB_E5_2;
	pin V16 = IOB_E4_2;
	pin V17 = IOB_E2_2;
	pin V18 = DONE;
	pin V19 = IOB_S21_3;
	pin V20 = IOB_S19_2;
	pin W1 = VCC;
	pin W2 = IOB_N22_3;
	pin W3 = IOB_E21_0;
	pin W4 = IOB_E20_1;
	pin W5 = IOB_E18_1;
	pin W6 = IOB_E16_2;
	pin W7 = IOB_E16_0;
	pin W8 = IOB_E15_0;
	pin W9 = IOB_E14_0;
	pin W10 = IOB_E12_0;
	pin W11 = IOB_E11_1;
	pin W12 = IOB_E9_2;
	pin W13 = NC;
	pin W14 = IOB_E7_2;
	pin W15 = IOB_E6_2;
	pin W16 = IOB_E6_1;
	pin W17 = IOB_E4_1;
	pin W18 = IOB_E1_1;
	pin W19 = IOB_E1_0;
	pin W20 = GND;
	pin X1 = IOB_E22_1;
	pin X2 = GND;
	pin X3 = IOB_E19_1;
	pin X4 = IOB_E17_2;
	pin X5 = VCC;
	pin X6 = GND;
	pin X7 = IOB_E15_1;
	pin X8 = IOB_E14_1;
	pin X9 = IOB_E13_2;
	pin X10 = VCC;
	pin X11 = GND;
	pin X12 = IOB_E10_1;
	pin X13 = IOB_E9_0;
	pin X14 = IOB_E8_2;
	pin X15 = VCC;
	pin X16 = GND;
	pin X17 = IOB_E5_0;
	pin X18 = IOB_E3_0;
	pin X19 = VCC;
	pin X20 = IOB_S22_2;
}

// xc5215-pq160
bond BOND34 {
	pin P1 = GND;
	pin P2 = IOB_W22_1;
	pin P3 = IOB_W22_0;
	pin P4 = IOB_W21_2;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_0;
	pin P7 = IOB_W20_1;
	pin P8 = IOB_W19_1;
	pin P9 = IOB_W19_0;
	pin P10 = GND;
	pin P11 = IOB_W16_2;
	pin P12 = IOB_W16_1;
	pin P13 = IOB_W16_0;
	pin P14 = IOB_W15_2;
	pin P15 = IOB_W13_1;
	pin P16 = IOB_W13_0;
	pin P17 = IOB_W12_1;
	pin P18 = IOB_W12_0;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W11_2;
	pin P22 = IOB_W11_1;
	pin P23 = IOB_W11_0;
	pin P24 = IOB_W10_2;
	pin P25 = IOB_W8_1;
	pin P26 = IOB_W8_0;
	pin P27 = IOB_W7_2;
	pin P28 = IOB_W7_1;
	pin P29 = GND;
	pin P30 = IOB_W5_0;
	pin P31 = IOB_W4_2;
	pin P32 = IOB_W3_2;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W3_0;
	pin P35 = IOB_W2_2;
	pin P36 = IOB_W2_1;
	pin P37 = IOB_W2_0;
	pin P38 = IOB_W1_1;
	pin P39 = GND;
	pin P40 = IOB_W1_0;
	pin P41 = VCC;
	pin P42 = IOB_S1_3;
	pin P43 = IOB_S1_2;
	pin P44 = IOB_S2_3;
	pin P45 = IOB_S2_2;
	pin P46 = IOB_S2_1;
	pin P47 = IOB_S3_3;
	pin P48 = IOB_S3_2;
	pin P49 = IOB_S4_2;
	pin P50 = IOB_S4_1;
	pin P51 = GND;
	pin P52 = IOB_S7_3;
	pin P53 = IOB_S7_2;
	pin P54 = IOB_S7_1;
	pin P55 = IOB_S8_3;
	pin P56 = IOB_S10_2;
	pin P57 = IOB_S10_1;
	pin P58 = IOB_S11_3;
	pin P59 = IOB_S11_2;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S12_3;
	pin P63 = IOB_S12_2;
	pin P64 = IOB_S13_3;
	pin P65 = IOB_S13_2;
	pin P66 = IOB_S15_1;
	pin P67 = IOB_S16_3;
	pin P68 = IOB_S16_2;
	pin P69 = IOB_S16_1;
	pin P70 = GND;
	pin P71 = IOB_S19_3;
	pin P72 = IOB_S19_2;
	pin P73 = IOB_S20_2;
	pin P74 = IOB_S21_3;
	pin P75 = IOB_S21_2;
	pin P76 = IOB_S21_1;
	pin P77 = IOB_S22_3;
	pin P78 = IOB_S22_2;
	pin P79 = GND;
	pin P80 = DONE;
	pin P81 = VCC;
	pin P82 = PROG_B;
	pin P83 = IOB_E1_0;
	pin P84 = IOB_E1_1;
	pin P85 = IOB_E2_0;
	pin P86 = IOB_E2_1;
	pin P87 = IOB_E4_1;
	pin P88 = IOB_E4_2;
	pin P89 = IOB_E5_0;
	pin P90 = IOB_E5_1;
	pin P91 = GND;
	pin P92 = IOB_E7_2;
	pin P93 = IOB_E8_0;
	pin P94 = IOB_E8_1;
	pin P95 = IOB_E8_2;
	pin P96 = IOB_E10_1;
	pin P97 = IOB_E10_2;
	pin P98 = IOB_E11_0;
	pin P99 = IOB_E11_1;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E12_0;
	pin P103 = IOB_E12_1;
	pin P104 = IOB_E13_0;
	pin P105 = IOB_E13_1;
	pin P106 = IOB_E15_0;
	pin P107 = IOB_E15_1;
	pin P108 = IOB_E15_2;
	pin P109 = IOB_E16_0;
	pin P110 = GND;
	pin P111 = IOB_E19_0;
	pin P112 = IOB_E19_1;
	pin P113 = IOB_E19_2;
	pin P114 = IOB_E20_0;
	pin P115 = IOB_E21_1;
	pin P116 = IOB_E21_2;
	pin P117 = IOB_E22_0;
	pin P118 = IOB_E22_1;
	pin P119 = CCLK;
	pin P120 = VCC;
	pin P121 = IOB_N22_0;
	pin P122 = GND;
	pin P123 = IOB_N22_3;
	pin P124 = IOB_N21_1;
	pin P125 = IOB_N21_2;
	pin P126 = IOB_N21_3;
	pin P127 = IOB_N20_1;
	pin P128 = IOB_N20_2;
	pin P129 = IOB_N18_1;
	pin P130 = IOB_N18_2;
	pin P131 = GND;
	pin P132 = IOB_N16_1;
	pin P133 = IOB_N16_2;
	pin P134 = IOB_N14_1;
	pin P135 = IOB_N14_2;
	pin P136 = IOB_N13_1;
	pin P137 = IOB_N13_2;
	pin P138 = IOB_N13_3;
	pin P139 = IOB_N12_2;
	pin P140 = IOB_N12_3;
	pin P141 = GND;
	pin P142 = VCC;
	pin P143 = IOB_N11_2;
	pin P144 = IOB_N11_3;
	pin P145 = IOB_N10_1;
	pin P146 = IOB_N10_2;
	pin P147 = IOB_N9_2;
	pin P148 = IOB_N9_3;
	pin P149 = IOB_N7_2;
	pin P150 = IOB_N7_3;
	pin P151 = GND;
	pin P152 = IOB_N5_2;
	pin P153 = IOB_N5_3;
	pin P154 = IOB_N4_1;
	pin P155 = IOB_N4_2;
	pin P156 = IOB_N2_2;
	pin P157 = IOB_N2_3;
	pin P158 = IOB_N1_2;
	pin P159 = IOB_N1_3;
	pin P160 = VCC;
}

// xc5215-pq208
bond BOND35 {
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = NC;
	pin P4 = IOB_W22_1;
	pin P5 = IOB_W22_0;
	pin P6 = IOB_W21_2;
	pin P7 = IOB_W21_1;
	pin P8 = IOB_W21_0;
	pin P9 = IOB_W20_1;
	pin P10 = IOB_W19_1;
	pin P11 = IOB_W19_0;
	pin P12 = IOB_W18_2;
	pin P13 = IOB_W18_1;
	pin P14 = GND;
	pin P15 = IOB_W16_2;
	pin P16 = IOB_W16_1;
	pin P17 = IOB_W16_0;
	pin P18 = IOB_W15_2;
	pin P19 = IOB_W14_2;
	pin P20 = IOB_W14_1;
	pin P21 = IOB_W14_0;
	pin P22 = IOB_W13_2;
	pin P23 = IOB_W13_1;
	pin P24 = IOB_W13_0;
	pin P25 = GND;
	pin P26 = VCC;
	pin P27 = IOB_W11_2;
	pin P28 = IOB_W11_1;
	pin P29 = IOB_W11_0;
	pin P30 = IOB_W10_2;
	pin P31 = IOB_W10_1;
	pin P32 = IOB_W10_0;
	pin P33 = IOB_W8_1;
	pin P34 = IOB_W8_0;
	pin P35 = IOB_W7_2;
	pin P36 = IOB_W7_1;
	pin P37 = GND;
	pin P38 = IOB_W5_2;
	pin P39 = IOB_W5_1;
	pin P40 = IOB_W5_0;
	pin P41 = IOB_W4_2;
	pin P42 = IOB_W3_2;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W3_0;
	pin P45 = IOB_W2_2;
	pin P46 = IOB_W2_1;
	pin P47 = IOB_W2_0;
	pin P48 = IOB_W1_1;
	pin P49 = GND;
	pin P50 = IOB_W1_0;
	pin P51 = NC;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = NC;
	pin P55 = VCC;
	pin P56 = IOB_S1_3;
	pin P57 = IOB_S1_2;
	pin P58 = IOB_S2_3;
	pin P59 = IOB_S2_2;
	pin P60 = IOB_S2_1;
	pin P61 = IOB_S3_3;
	pin P62 = IOB_S3_2;
	pin P63 = IOB_S4_2;
	pin P64 = IOB_S4_1;
	pin P65 = IOB_S5_3;
	pin P66 = IOB_S5_2;
	pin P67 = GND;
	pin P68 = IOB_S7_3;
	pin P69 = IOB_S7_2;
	pin P70 = IOB_S7_1;
	pin P71 = IOB_S8_3;
	pin P72 = IOB_S8_2;
	pin P73 = IOB_S8_1;
	pin P74 = IOB_S9_1;
	pin P75 = IOB_S10_3;
	pin P76 = IOB_S10_2;
	pin P77 = IOB_S11_2;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S12_3;
	pin P81 = IOB_S12_2;
	pin P82 = IOB_S13_3;
	pin P83 = IOB_S13_2;
	pin P84 = IOB_S13_1;
	pin P85 = IOB_S14_3;
	pin P86 = IOB_S15_1;
	pin P87 = IOB_S16_3;
	pin P88 = IOB_S16_2;
	pin P89 = IOB_S16_1;
	pin P90 = GND;
	pin P91 = IOB_S18_2;
	pin P92 = IOB_S18_1;
	pin P93 = IOB_S19_3;
	pin P94 = IOB_S19_2;
	pin P95 = IOB_S20_2;
	pin P96 = IOB_S21_3;
	pin P97 = IOB_S21_2;
	pin P98 = IOB_S21_1;
	pin P99 = IOB_S22_3;
	pin P100 = IOB_S22_2;
	pin P101 = GND;
	pin P102 = NC;
	pin P103 = DONE;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = VCC;
	pin P107 = NC;
	pin P108 = PROG_B;
	pin P109 = IOB_E1_0;
	pin P110 = IOB_E1_1;
	pin P111 = IOB_E2_0;
	pin P112 = IOB_E2_1;
	pin P113 = IOB_E4_1;
	pin P114 = IOB_E4_2;
	pin P115 = IOB_E5_0;
	pin P116 = IOB_E5_1;
	pin P117 = IOB_E5_2;
	pin P118 = IOB_E6_0;
	pin P119 = GND;
	pin P120 = IOB_E7_2;
	pin P121 = IOB_E8_0;
	pin P122 = IOB_E8_1;
	pin P123 = IOB_E8_2;
	pin P124 = IOB_E9_0;
	pin P125 = IOB_E9_1;
	pin P126 = IOB_E9_2;
	pin P127 = IOB_E10_0;
	pin P128 = IOB_E11_0;
	pin P129 = IOB_E11_1;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E12_0;
	pin P133 = IOB_E12_1;
	pin P134 = IOB_E13_0;
	pin P135 = IOB_E13_1;
	pin P136 = IOB_E13_2;
	pin P137 = IOB_E14_0;
	pin P138 = IOB_E15_0;
	pin P139 = IOB_E15_1;
	pin P140 = IOB_E15_2;
	pin P141 = IOB_E16_0;
	pin P142 = GND;
	pin P143 = IOB_E18_1;
	pin P144 = IOB_E18_2;
	pin P145 = IOB_E19_0;
	pin P146 = IOB_E19_1;
	pin P147 = IOB_E19_2;
	pin P148 = IOB_E20_0;
	pin P149 = IOB_E21_1;
	pin P150 = IOB_E21_2;
	pin P151 = IOB_E22_0;
	pin P152 = IOB_E22_1;
	pin P153 = CCLK;
	pin P154 = VCC;
	pin P155 = NC;
	pin P156 = NC;
	pin P157 = NC;
	pin P158 = NC;
	pin P159 = IOB_N22_0;
	pin P160 = GND;
	pin P161 = IOB_N22_3;
	pin P162 = IOB_N21_1;
	pin P163 = IOB_N21_2;
	pin P164 = IOB_N21_3;
	pin P165 = IOB_N20_1;
	pin P166 = IOB_N20_2;
	pin P167 = IOB_N18_1;
	pin P168 = IOB_N18_2;
	pin P169 = IOB_N18_3;
	pin P170 = IOB_N17_1;
	pin P171 = GND;
	pin P172 = IOB_N16_1;
	pin P173 = IOB_N16_2;
	pin P174 = IOB_N14_1;
	pin P175 = IOB_N14_2;
	pin P176 = IOB_N14_3;
	pin P177 = IOB_N13_1;
	pin P178 = IOB_N13_2;
	pin P179 = IOB_N13_3;
	pin P180 = IOB_N12_2;
	pin P181 = IOB_N12_3;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N11_2;
	pin P185 = IOB_N11_3;
	pin P186 = IOB_N10_1;
	pin P187 = IOB_N10_2;
	pin P188 = IOB_N10_3;
	pin P189 = IOB_N9_1;
	pin P190 = IOB_N9_2;
	pin P191 = IOB_N9_3;
	pin P192 = IOB_N7_2;
	pin P193 = IOB_N7_3;
	pin P194 = GND;
	pin P195 = IOB_N6_3;
	pin P196 = IOB_N5_1;
	pin P197 = IOB_N5_2;
	pin P198 = IOB_N5_3;
	pin P199 = IOB_N4_1;
	pin P200 = IOB_N4_2;
	pin P201 = IOB_N2_2;
	pin P202 = IOB_N2_3;
	pin P203 = IOB_N1_2;
	pin P204 = IOB_N1_3;
	pin P205 = VCC;
	pin P206 = NC;
	pin P207 = NC;
	pin P208 = NC;
}

// xc5215-pq240
bond BOND36 {
	pin P1 = GND;
	pin P2 = IOB_W22_1;
	pin P3 = IOB_W22_0;
	pin P4 = IOB_W21_2;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W21_0;
	pin P7 = IOB_W20_1;
	pin P8 = IOB_W19_1;
	pin P9 = IOB_W19_0;
	pin P10 = IOB_W18_2;
	pin P11 = IOB_W18_1;
	pin P12 = IOB_W18_0;
	pin P13 = IOB_W17_2;
	pin P14 = GND;
	pin P15 = IOB_W16_2;
	pin P16 = IOB_W16_1;
	pin P17 = IOB_W16_0;
	pin P18 = IOB_W15_2;
	pin P19 = VCC;
	pin P20 = IOB_W15_1;
	pin P21 = IOB_W15_0;
	pin P22 = NC;
	pin P23 = IOB_W14_2;
	pin P24 = IOB_W14_1;
	pin P25 = IOB_W14_0;
	pin P26 = IOB_W13_2;
	pin P27 = IOB_W13_1;
	pin P28 = IOB_W13_0;
	pin P29 = GND;
	pin P30 = VCC;
	pin P31 = IOB_W11_2;
	pin P32 = IOB_W11_1;
	pin P33 = IOB_W11_0;
	pin P34 = IOB_W10_2;
	pin P35 = IOB_W10_1;
	pin P36 = IOB_W10_0;
	pin P37 = NC;
	pin P38 = IOB_W9_0;
	pin P39 = IOB_W8_2;
	pin P40 = VCC;
	pin P41 = IOB_W8_1;
	pin P42 = IOB_W8_0;
	pin P43 = IOB_W7_2;
	pin P44 = IOB_W7_1;
	pin P45 = GND;
	pin P46 = IOB_W6_1;
	pin P47 = IOB_W6_0;
	pin P48 = IOB_W5_2;
	pin P49 = IOB_W5_1;
	pin P50 = IOB_W5_0;
	pin P51 = IOB_W4_2;
	pin P52 = IOB_W3_2;
	pin P53 = IOB_W3_1;
	pin P54 = IOB_W3_0;
	pin P55 = IOB_W2_2;
	pin P56 = IOB_W2_1;
	pin P57 = IOB_W2_0;
	pin P58 = IOB_W1_1;
	pin P59 = GND;
	pin P60 = IOB_W1_0;
	pin P61 = VCC;
	pin P62 = IOB_S1_3;
	pin P63 = IOB_S1_2;
	pin P64 = IOB_S2_3;
	pin P65 = IOB_S2_2;
	pin P66 = IOB_S2_1;
	pin P67 = IOB_S3_3;
	pin P68 = IOB_S3_2;
	pin P69 = IOB_S4_2;
	pin P70 = IOB_S4_1;
	pin P71 = IOB_S5_3;
	pin P72 = IOB_S5_2;
	pin P73 = IOB_S5_1;
	pin P74 = IOB_S6_3;
	pin P75 = GND;
	pin P76 = IOB_S7_3;
	pin P77 = IOB_S7_2;
	pin P78 = IOB_S7_1;
	pin P79 = IOB_S8_3;
	pin P80 = VCC;
	pin P81 = IOB_S8_2;
	pin P82 = IOB_S8_1;
	pin P83 = NC;
	pin P84 = IOB_S9_3;
	pin P85 = IOB_S9_2;
	pin P86 = IOB_S9_1;
	pin P87 = IOB_S10_3;
	pin P88 = IOB_S10_2;
	pin P89 = IOB_S11_2;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_S12_3;
	pin P93 = IOB_S12_2;
	pin P94 = IOB_S13_3;
	pin P95 = IOB_S13_2;
	pin P96 = IOB_S13_1;
	pin P97 = IOB_S14_3;
	pin P98 = NC;
	pin P99 = IOB_S15_3;
	pin P100 = IOB_S15_2;
	pin P101 = VCC;
	pin P102 = IOB_S15_1;
	pin P103 = IOB_S16_3;
	pin P104 = IOB_S16_2;
	pin P105 = IOB_S16_1;
	pin P106 = GND;
	pin P107 = IOB_S17_1;
	pin P108 = IOB_S18_3;
	pin P109 = IOB_S18_2;
	pin P110 = IOB_S18_1;
	pin P111 = IOB_S19_3;
	pin P112 = IOB_S19_2;
	pin P113 = IOB_S20_2;
	pin P114 = IOB_S21_3;
	pin P115 = IOB_S21_2;
	pin P116 = IOB_S21_1;
	pin P117 = IOB_S22_3;
	pin P118 = IOB_S22_2;
	pin P119 = GND;
	pin P120 = DONE;
	pin P121 = VCC;
	pin P122 = PROG_B;
	pin P123 = IOB_E1_0;
	pin P124 = IOB_E1_1;
	pin P125 = IOB_E2_0;
	pin P126 = IOB_E2_1;
	pin P127 = IOB_E2_2;
	pin P128 = IOB_E3_0;
	pin P129 = IOB_E4_1;
	pin P130 = IOB_E4_2;
	pin P131 = IOB_E5_0;
	pin P132 = IOB_E5_1;
	pin P133 = IOB_E5_2;
	pin P134 = IOB_E6_0;
	pin P135 = GND;
	pin P136 = IOB_E7_0;
	pin P137 = IOB_E7_1;
	pin P138 = IOB_E7_2;
	pin P139 = IOB_E8_0;
	pin P140 = VCC;
	pin P141 = IOB_E8_1;
	pin P142 = IOB_E8_2;
	pin P143 = NC;
	pin P144 = IOB_E9_0;
	pin P145 = IOB_E9_1;
	pin P146 = IOB_E9_2;
	pin P147 = IOB_E10_0;
	pin P148 = IOB_E11_0;
	pin P149 = IOB_E11_1;
	pin P150 = VCC;
	pin P151 = GND;
	pin P152 = IOB_E12_0;
	pin P153 = IOB_E12_1;
	pin P154 = IOB_E13_0;
	pin P155 = IOB_E13_1;
	pin P156 = IOB_E13_2;
	pin P157 = IOB_E14_0;
	pin P158 = NC;
	pin P159 = IOB_E15_0;
	pin P160 = IOB_E15_1;
	pin P161 = VCC;
	pin P162 = IOB_E15_2;
	pin P163 = IOB_E16_0;
	pin P164 = IOB_E16_1;
	pin P165 = IOB_E16_2;
	pin P166 = GND;
	pin P167 = IOB_E17_2;
	pin P168 = IOB_E18_0;
	pin P169 = IOB_E18_1;
	pin P170 = IOB_E18_2;
	pin P171 = IOB_E19_0;
	pin P172 = IOB_E19_1;
	pin P173 = IOB_E19_2;
	pin P174 = IOB_E20_0;
	pin P175 = IOB_E21_1;
	pin P176 = IOB_E21_2;
	pin P177 = IOB_E22_0;
	pin P178 = IOB_E22_1;
	pin P179 = CCLK;
	pin P180 = VCC;
	pin P181 = IOB_N22_0;
	pin P182 = GND;
	pin P183 = IOB_N22_3;
	pin P184 = IOB_N21_1;
	pin P185 = IOB_N21_2;
	pin P186 = IOB_N21_3;
	pin P187 = IOB_N20_1;
	pin P188 = IOB_N20_2;
	pin P189 = IOB_N19_2;
	pin P190 = IOB_N19_3;
	pin P191 = IOB_N18_1;
	pin P192 = IOB_N18_2;
	pin P193 = IOB_N18_3;
	pin P194 = IOB_N17_1;
	pin P195 = IOB_N17_2;
	pin P196 = GND;
	pin P197 = IOB_N16_1;
	pin P198 = IOB_N16_2;
	pin P199 = IOB_N16_3;
	pin P200 = IOB_N15_1;
	pin P201 = VCC;
	pin P202 = IOB_N14_1;
	pin P203 = IOB_N14_2;
	pin P204 = NC;
	pin P205 = IOB_N14_3;
	pin P206 = IOB_N13_1;
	pin P207 = IOB_N13_2;
	pin P208 = IOB_N13_3;
	pin P209 = IOB_N12_2;
	pin P210 = IOB_N12_3;
	pin P211 = GND;
	pin P212 = VCC;
	pin P213 = IOB_N11_2;
	pin P214 = IOB_N11_3;
	pin P215 = IOB_N10_1;
	pin P216 = IOB_N10_2;
	pin P217 = IOB_N10_3;
	pin P218 = IOB_N9_1;
	pin P219 = NC;
	pin P220 = IOB_N9_2;
	pin P221 = IOB_N9_3;
	pin P222 = VCC;
	pin P223 = IOB_N8_3;
	pin P224 = IOB_N7_1;
	pin P225 = IOB_N7_2;
	pin P226 = IOB_N7_3;
	pin P227 = GND;
	pin P228 = IOB_N6_3;
	pin P229 = IOB_N5_1;
	pin P230 = IOB_N5_2;
	pin P231 = IOB_N5_3;
	pin P232 = IOB_N4_1;
	pin P233 = IOB_N4_2;
	pin P234 = IOB_N3_3;
	pin P235 = IOB_N2_1;
	pin P236 = IOB_N2_2;
	pin P237 = IOB_N2_3;
	pin P238 = IOB_N1_2;
	pin P239 = IOB_N1_3;
	pin P240 = VCC;
}

device xc5202 {
	chip CHIP0;
	bond pc84 = BOND0;
	bond pg156 = BOND1;
	bond pq100 = BOND2;
	bond tq144 = BOND3;
	bond vq100 = BOND4;
	bond vq64 = BOND5;
	speed -3;
	speed -4;
	speed -5;
	speed -6;
	combo pc84 -3;
	combo pc84 -4;
	combo pc84 -5;
	combo pc84 -6;
	combo pg156 -3;
	combo pg156 -4;
	combo pg156 -5;
	combo pg156 -6;
	combo pq100 -3;
	combo pq100 -4;
	combo pq100 -5;
	combo pq100 -6;
	combo tq144 -3;
	combo tq144 -4;
	combo tq144 -5;
	combo tq144 -6;
	combo vq100 -3;
	combo vq100 -4;
	combo vq100 -5;
	combo vq100 -6;
	combo vq64 -3;
	combo vq64 -4;
	combo vq64 -5;
	combo vq64 -6;
}

device xc5204 {
	chip CHIP1;
	bond pc84 = BOND6;
	bond pg156 = BOND7;
	bond pq100 = BOND8;
	bond pq160 = BOND9;
	bond tq144 = BOND10;
	bond vq100 = BOND11;
	speed -3;
	speed -4;
	speed -5;
	speed -6;
	combo pc84 -3;
	combo pc84 -4;
	combo pc84 -5;
	combo pc84 -6;
	combo pg156 -3;
	combo pg156 -4;
	combo pg156 -5;
	combo pg156 -6;
	combo pq100 -3;
	combo pq100 -4;
	combo pq100 -5;
	combo pq100 -6;
	combo pq160 -3;
	combo pq160 -4;
	combo pq160 -5;
	combo pq160 -6;
	combo tq144 -3;
	combo tq144 -4;
	combo tq144 -5;
	combo tq144 -6;
	combo vq100 -3;
	combo vq100 -4;
	combo vq100 -5;
	combo vq100 -6;
}

device xc5206 {
	chip CHIP2;
	bond pc84 = BOND12;
	bond pg191 = BOND13;
	bond pq100 = BOND14;
	bond pq160 = BOND15;
	bond pq208 = BOND16;
	bond tq144 = BOND17;
	bond tq176 = BOND18;
	bond vq100 = BOND19;
	speed -3;
	speed -4;
	speed -5;
	speed -6;
	combo pc84 -3;
	combo pc84 -4;
	combo pc84 -5;
	combo pc84 -6;
	combo pg191 -3;
	combo pg191 -4;
	combo pg191 -5;
	combo pg191 -6;
	combo pq100 -3;
	combo pq100 -4;
	combo pq100 -5;
	combo pq100 -6;
	combo pq160 -3;
	combo pq160 -4;
	combo pq160 -5;
	combo pq160 -6;
	combo pq208 -3;
	combo pq208 -4;
	combo pq208 -5;
	combo pq208 -6;
	combo tq144 -3;
	combo tq144 -4;
	combo tq144 -5;
	combo tq144 -6;
	combo tq176 -3;
	combo tq176 -4;
	combo tq176 -5;
	combo tq176 -6;
	combo vq100 -3;
	combo vq100 -4;
	combo vq100 -5;
	combo vq100 -6;
}

device xc5210 {
	chip CHIP3;
	bond bg225 = BOND20;
	bond pc84 = BOND21;
	bond pg223 = BOND22;
	bond pq160 = BOND23;
	bond pq208 = BOND24;
	bond pq240 = BOND25;
	bond tq144 = BOND26;
	bond tq176 = BOND27;
	speed -3;
	speed -4;
	speed -5;
	speed -6;
	combo bg225 -3;
	combo bg225 -4;
	combo bg225 -5;
	combo bg225 -6;
	combo pc84 -3;
	combo pc84 -4;
	combo pc84 -5;
	combo pc84 -6;
	combo pg223 -3;
	combo pg223 -4;
	combo pg223 -5;
	combo pg223 -6;
	combo pq160 -3;
	combo pq160 -4;
	combo pq160 -5;
	combo pq160 -6;
	combo pq208 -3;
	combo pq208 -4;
	combo pq208 -5;
	combo pq208 -6;
	combo pq240 -3;
	combo pq240 -4;
	combo pq240 -5;
	combo pq240 -6;
	combo tq144 -3;
	combo tq144 -4;
	combo tq144 -5;
	combo tq144 -6;
	combo tq176 -3;
	combo tq176 -4;
	combo tq176 -5;
	combo tq176 -6;
}

device xc5215 {
	chip CHIP4;
	bond bg225 = BOND28;
	bond bg352 = BOND29;
	bond hq208 = BOND30;
	bond hq240 = BOND31;
	bond hq304 = BOND32;
	bond pg299 = BOND33;
	bond pq160 = BOND34;
	bond pq208 = BOND35;
	bond pq240 = BOND36;
	speed -3;
	speed -4;
	speed -5;
	speed -6;
	combo bg225 -3;
	combo bg225 -4;
	combo bg225 -5;
	combo bg225 -6;
	combo bg352 -3;
	combo bg352 -4;
	combo bg352 -5;
	combo bg352 -6;
	combo hq208 -3;
	combo hq208 -4;
	combo hq208 -5;
	combo hq208 -6;
	combo hq240 -3;
	combo hq240 -4;
	combo hq240 -5;
	combo hq240 -6;
	combo hq304 -3;
	combo hq304 -4;
	combo hq304 -5;
	combo hq304 -6;
	combo pg299 -3;
	combo pg299 -4;
	combo pg299 -5;
	combo pg299 -6;
	combo pq160 -3;
	combo pq160 -4;
	combo pq160 -5;
	combo pq160 -6;
}

intdb {
	bel_class LC {
		input F1;
		input F2;
		input F3;
		input F4;
		input DI;
		input CE;
		input CK;
		input CLR;
		output X;
		output Q;
		output DO;
	}

	bel_class TBUF {
		input I;
		input T;
		output O;
	}

	bel_class VCC_GND {
		output O;
	}

	bel_class IO {
		input O;
		input T;
		output I;
	}

	bel_class SCANTEST {
	}

	bel_class CIN {
		input IN;
	}

	bel_class COUT {
		output OUT;
	}

	bel_class CLKIOB {
		output OUT;
	}

	bel_class RDBK {
		input CK;
		input TRIG;
		output DATA;
		output RIP;
	}

	bel_class STARTUP {
		input CLK;
		input GR;
		input GTS;
		output DONEIN;
		output Q1Q4;
		output Q2;
		output Q3;
	}

	bel_class BSCAN {
		input TDO1;
		input TDO2;
		output DRCK;
		output IDLE;
		output RESET;
		output SEL1;
		output SEL2;
		output SHIFT;
		output UPDATE;
	}

	bel_class OSC {
		input C;
		output OSC1;
		output OSC2;
	}

	bel_class BYPOSC {
		input I;
	}

	bel_class BSUPD {
		output O;
	}

	region_slot GCLK_H;
	region_slot GCLK_V;
	region_slot LONG_H;
	region_slot LONG_V;
	wire TIE_0: tie 0;
	wire CLB_M[0]: mux;
	wire CLB_M[1]: mux;
	wire CLB_M[2]: mux;
	wire CLB_M[3]: mux;
	wire CLB_M[4]: mux;
	wire CLB_M[5]: mux;
	wire CLB_M[6]: mux;
	wire CLB_M[7]: mux;
	wire CLB_M[8]: mux;
	wire CLB_M[9]: mux;
	wire CLB_M[10]: mux;
	wire CLB_M[11]: mux;
	wire CLB_M[12]: mux;
	wire CLB_M[13]: mux;
	wire CLB_M[14]: mux;
	wire CLB_M[15]: mux;
	wire CLB_M[16]: mux;
	wire CLB_M[17]: mux;
	wire CLB_M[18]: mux;
	wire CLB_M[19]: mux;
	wire CLB_M[20]: mux;
	wire CLB_M[21]: mux;
	wire CLB_M[22]: mux;
	wire CLB_M[23]: mux;
	wire CLB_M_BUF[0]: mux;
	wire CLB_M_BUF[1]: mux;
	wire CLB_M_BUF[2]: mux;
	wire CLB_M_BUF[3]: mux;
	wire CLB_M_BUF[4]: mux;
	wire CLB_M_BUF[5]: mux;
	wire CLB_M_BUF[6]: mux;
	wire CLB_M_BUF[7]: mux;
	wire CLB_M_BUF[8]: mux;
	wire CLB_M_BUF[9]: mux;
	wire CLB_M_BUF[10]: mux;
	wire CLB_M_BUF[11]: mux;
	wire CLB_M_BUF[12]: mux;
	wire CLB_M_BUF[13]: mux;
	wire CLB_M_BUF[14]: mux;
	wire CLB_M_BUF[15]: mux;
	wire CLB_M_BUF[16]: mux;
	wire CLB_M_BUF[17]: mux;
	wire CLB_M_BUF[18]: mux;
	wire CLB_M_BUF[19]: mux;
	wire CLB_M_BUF[20]: mux;
	wire CLB_M_BUF[21]: mux;
	wire CLB_M_BUF[22]: mux;
	wire CLB_M_BUF[23]: mux;
	wire IO_M[0]: mux;
	wire IO_M[1]: mux;
	wire IO_M[2]: mux;
	wire IO_M[3]: mux;
	wire IO_M[4]: mux;
	wire IO_M[5]: mux;
	wire IO_M[6]: mux;
	wire IO_M[7]: mux;
	wire IO_M[8]: mux;
	wire IO_M[9]: mux;
	wire IO_M[10]: mux;
	wire IO_M[11]: mux;
	wire IO_M[12]: mux;
	wire IO_M[13]: mux;
	wire IO_M[14]: mux;
	wire IO_M[15]: mux;
	wire IO_M_BUF[0]: mux;
	wire IO_M_BUF[1]: mux;
	wire IO_M_BUF[2]: mux;
	wire IO_M_BUF[3]: mux;
	wire IO_M_BUF[4]: mux;
	wire IO_M_BUF[5]: mux;
	wire IO_M_BUF[6]: mux;
	wire IO_M_BUF[7]: mux;
	wire IO_M_BUF[8]: mux;
	wire IO_M_BUF[9]: mux;
	wire IO_M_BUF[10]: mux;
	wire IO_M_BUF[11]: mux;
	wire IO_M_BUF[12]: mux;
	wire IO_M_BUF[13]: mux;
	wire IO_M_BUF[14]: mux;
	wire IO_M_BUF[15]: mux;
	wire SINGLE_E[0]: multi_root;
	wire SINGLE_E[1]: multi_root;
	wire SINGLE_E[2]: multi_root;
	wire SINGLE_E[3]: multi_root;
	wire SINGLE_E[4]: multi_root;
	wire SINGLE_E[5]: multi_root;
	wire SINGLE_E[6]: multi_root;
	wire SINGLE_E[7]: multi_root;
	wire SINGLE_E[8]: multi_root;
	wire SINGLE_E[9]: multi_root;
	wire SINGLE_E[10]: multi_root;
	wire SINGLE_E[11]: multi_root;
	wire SINGLE_W[0]: multi_branch W;
	wire SINGLE_W[1]: multi_branch W;
	wire SINGLE_W[2]: multi_branch W;
	wire SINGLE_W[3]: multi_branch W;
	wire SINGLE_W[4]: multi_branch W;
	wire SINGLE_W[5]: multi_branch W;
	wire SINGLE_W[6]: multi_branch W;
	wire SINGLE_W[7]: multi_branch W;
	wire SINGLE_W[8]: multi_branch W;
	wire SINGLE_W[9]: multi_branch W;
	wire SINGLE_W[10]: multi_branch W;
	wire SINGLE_W[11]: multi_branch W;
	wire SINGLE_S[0]: multi_root;
	wire SINGLE_S[1]: multi_root;
	wire SINGLE_S[2]: multi_root;
	wire SINGLE_S[3]: multi_root;
	wire SINGLE_S[4]: multi_root;
	wire SINGLE_S[5]: multi_root;
	wire SINGLE_S[6]: multi_root;
	wire SINGLE_S[7]: multi_root;
	wire SINGLE_S[8]: multi_root;
	wire SINGLE_S[9]: multi_root;
	wire SINGLE_S[10]: multi_root;
	wire SINGLE_S[11]: multi_root;
	wire SINGLE_N[0]: multi_branch N;
	wire SINGLE_N[1]: multi_branch N;
	wire SINGLE_N[2]: multi_branch N;
	wire SINGLE_N[3]: multi_branch N;
	wire SINGLE_N[4]: multi_branch N;
	wire SINGLE_N[5]: multi_branch N;
	wire SINGLE_N[6]: multi_branch N;
	wire SINGLE_N[7]: multi_branch N;
	wire SINGLE_N[8]: multi_branch N;
	wire SINGLE_N[9]: multi_branch N;
	wire SINGLE_N[10]: multi_branch N;
	wire SINGLE_N[11]: multi_branch N;
	wire SINGLE_IO_S_W[0]: multi_branch W;
	wire SINGLE_IO_S_W[1]: multi_branch W;
	wire SINGLE_IO_S_W[2]: multi_branch W;
	wire SINGLE_IO_S_W[3]: multi_branch W;
	wire SINGLE_IO_S_W[4]: multi_branch W;
	wire SINGLE_IO_S_W[5]: multi_branch W;
	wire SINGLE_IO_S_W[6]: multi_branch W;
	wire SINGLE_IO_S_W[7]: multi_branch W;
	wire SINGLE_IO_S_E[0]: multi_branch W;
	wire SINGLE_IO_S_E[1]: multi_branch W;
	wire SINGLE_IO_S_E[2]: multi_branch W;
	wire SINGLE_IO_S_E[3]: multi_branch W;
	wire SINGLE_IO_S_E[4]: multi_branch W;
	wire SINGLE_IO_S_E[5]: multi_branch W;
	wire SINGLE_IO_S_E[6]: multi_branch W;
	wire SINGLE_IO_S_E[7]: multi_branch W;
	wire SINGLE_IO_E_N[0]: multi_branch S;
	wire SINGLE_IO_E_N[1]: multi_branch S;
	wire SINGLE_IO_E_N[2]: multi_branch S;
	wire SINGLE_IO_E_N[3]: multi_branch S;
	wire SINGLE_IO_E_N[4]: multi_branch S;
	wire SINGLE_IO_E_N[5]: multi_branch S;
	wire SINGLE_IO_E_N[6]: multi_branch S;
	wire SINGLE_IO_E_N[7]: multi_branch S;
	wire SINGLE_IO_E_S[0]: multi_branch S;
	wire SINGLE_IO_E_S[1]: multi_branch S;
	wire SINGLE_IO_E_S[2]: multi_branch S;
	wire SINGLE_IO_E_S[3]: multi_branch S;
	wire SINGLE_IO_E_S[4]: multi_branch S;
	wire SINGLE_IO_E_S[5]: multi_branch S;
	wire SINGLE_IO_E_S[6]: multi_branch S;
	wire SINGLE_IO_E_S[7]: multi_branch S;
	wire SINGLE_IO_N_W[0]: multi_branch E;
	wire SINGLE_IO_N_W[1]: multi_branch E;
	wire SINGLE_IO_N_W[2]: multi_branch E;
	wire SINGLE_IO_N_W[3]: multi_branch E;
	wire SINGLE_IO_N_W[4]: multi_branch E;
	wire SINGLE_IO_N_W[5]: multi_branch E;
	wire SINGLE_IO_N_W[6]: multi_branch E;
	wire SINGLE_IO_N_W[7]: multi_branch E;
	wire SINGLE_IO_N_E[0]: multi_branch E;
	wire SINGLE_IO_N_E[1]: multi_branch E;
	wire SINGLE_IO_N_E[2]: multi_branch E;
	wire SINGLE_IO_N_E[3]: multi_branch E;
	wire SINGLE_IO_N_E[4]: multi_branch E;
	wire SINGLE_IO_N_E[5]: multi_branch E;
	wire SINGLE_IO_N_E[6]: multi_branch E;
	wire SINGLE_IO_N_E[7]: multi_branch E;
	wire SINGLE_IO_W_N[0]: multi_branch N;
	wire SINGLE_IO_W_N[1]: multi_branch N;
	wire SINGLE_IO_W_N[2]: multi_branch N;
	wire SINGLE_IO_W_N[3]: multi_branch N;
	wire SINGLE_IO_W_N[4]: multi_branch N;
	wire SINGLE_IO_W_N[5]: multi_branch N;
	wire SINGLE_IO_W_N[6]: multi_branch N;
	wire SINGLE_IO_W_N[7]: multi_branch N;
	wire SINGLE_IO_W_S[0]: multi_branch N;
	wire SINGLE_IO_W_S[1]: multi_branch N;
	wire SINGLE_IO_W_S[2]: multi_branch N;
	wire SINGLE_IO_W_S[3]: multi_branch N;
	wire SINGLE_IO_W_S[4]: multi_branch N;
	wire SINGLE_IO_W_S[5]: multi_branch N;
	wire SINGLE_IO_W_S[6]: multi_branch N;
	wire SINGLE_IO_W_S[7]: multi_branch N;
	wire DBL_H_W[0]: multi_branch E;
	wire DBL_H_W[1]: multi_branch E;
	wire DBL_H_M[0]: multi_root;
	wire DBL_H_M[1]: multi_root;
	wire DBL_H_E[0]: multi_branch W;
	wire DBL_H_E[1]: multi_branch W;
	wire DBL_V_S[0]: multi_branch N;
	wire DBL_V_S[1]: multi_branch N;
	wire DBL_V_M[0]: multi_root;
	wire DBL_V_M[1]: multi_root;
	wire DBL_V_N[0]: multi_branch S;
	wire DBL_V_N[1]: multi_branch S;
	wire LONG_H[0]: regional LONG_H;
	wire LONG_H[1]: regional LONG_H;
	wire LONG_H[2]: regional LONG_H;
	wire LONG_H[3]: regional LONG_H;
	wire LONG_H[4]: regional LONG_H;
	wire LONG_H[5]: regional LONG_H;
	wire LONG_H[6]: regional LONG_H;
	wire LONG_H[7]: regional LONG_H;
	wire LONG_V[0]: regional LONG_V;
	wire LONG_V[1]: regional LONG_V;
	wire LONG_V[2]: regional LONG_V;
	wire LONG_V[3]: regional LONG_V;
	wire LONG_V[4]: regional LONG_V;
	wire LONG_V[5]: regional LONG_V;
	wire LONG_V[6]: regional LONG_V;
	wire LONG_V[7]: regional LONG_V;
	wire GCLK_W: regional GCLK_H;
	wire GCLK_E: regional GCLK_H;
	wire GCLK_S: regional GCLK_V;
	wire GCLK_N: regional GCLK_V;
	wire GCLK_SW: regional GCLK_V;
	wire GCLK_SE: regional GCLK_H;
	wire GCLK_NW: regional GCLK_H;
	wire GCLK_NE: regional GCLK_V;
	wire OMUX[0]: mux;
	wire OMUX[1]: mux;
	wire OMUX[2]: mux;
	wire OMUX[3]: mux;
	wire OMUX[4]: mux;
	wire OMUX[5]: mux;
	wire OMUX[6]: mux;
	wire OMUX[7]: mux;
	wire OMUX_BUF[0]: mux;
	wire OMUX_BUF[1]: mux;
	wire OMUX_BUF[2]: mux;
	wire OMUX_BUF[3]: mux;
	wire OMUX_BUF[4]: mux;
	wire OMUX_BUF[5]: mux;
	wire OMUX_BUF[6]: mux;
	wire OMUX_BUF[7]: mux;
	wire OMUX_BUF_W[0]: branch E;
	wire OMUX_BUF_W[1]: branch E;
	wire OMUX_BUF_W[2]: branch E;
	wire OMUX_BUF_W[3]: branch E;
	wire OMUX_BUF_E[0]: branch W;
	wire OMUX_BUF_E[1]: branch W;
	wire OMUX_BUF_E[2]: branch W;
	wire OMUX_BUF_E[3]: branch W;
	wire OMUX_BUF_S[0]: branch N;
	wire OMUX_BUF_S[1]: branch N;
	wire OMUX_BUF_S[2]: branch N;
	wire OMUX_BUF_S[3]: branch N;
	wire OMUX_BUF_N[0]: branch S;
	wire OMUX_BUF_N[1]: branch S;
	wire OMUX_BUF_N[2]: branch S;
	wire OMUX_BUF_N[3]: branch S;
	wire OUT_LC_X[0]: bel;
	wire OUT_LC_X[1]: bel;
	wire OUT_LC_X[2]: bel;
	wire OUT_LC_X[3]: bel;
	wire OUT_LC_Q[0]: bel;
	wire OUT_LC_Q[1]: bel;
	wire OUT_LC_Q[2]: bel;
	wire OUT_LC_Q[3]: bel;
	wire OUT_LC_DO[0]: bel;
	wire OUT_LC_DO[1]: bel;
	wire OUT_LC_DO[2]: bel;
	wire OUT_LC_DO[3]: bel;
	wire OUT_TBUF[0]: bel;
	wire OUT_TBUF[1]: bel;
	wire OUT_TBUF[2]: bel;
	wire OUT_TBUF[3]: bel;
	wire OUT_PWRGND: bel;
	wire OUT_IO_I[0]: bel;
	wire OUT_IO_I[1]: bel;
	wire OUT_IO_I[2]: bel;
	wire OUT_IO_I[3]: bel;
	wire OUT_CLKIOB: bel;
	wire OUT_RDBK_RIP: bel;
	wire OUT_RDBK_DATA: bel;
	wire OUT_STARTUP_DONEIN: bel;
	wire OUT_STARTUP_Q1Q4: bel;
	wire OUT_STARTUP_Q2: bel;
	wire OUT_STARTUP_Q3: bel;
	wire OUT_BSCAN_DRCK: bel;
	wire OUT_BSCAN_IDLE: bel;
	wire OUT_BSCAN_RESET: bel;
	wire OUT_BSCAN_SEL1: bel;
	wire OUT_BSCAN_SEL2: bel;
	wire OUT_BSCAN_SHIFT: bel;
	wire OUT_BSCAN_UPDATE: bel;
	wire OUT_BSUPD: bel;
	wire OUT_OSC_OSC1: bel;
	wire OUT_OSC_OSC2: bel;
	wire OUT_TOP_COUT: bel;
	wire IMUX_LC_F1[0]: mux;
	wire IMUX_LC_F1[1]: mux;
	wire IMUX_LC_F1[2]: mux;
	wire IMUX_LC_F1[3]: mux;
	wire IMUX_LC_F2[0]: mux;
	wire IMUX_LC_F2[1]: mux;
	wire IMUX_LC_F2[2]: mux;
	wire IMUX_LC_F2[3]: mux;
	wire IMUX_LC_F3[0]: mux;
	wire IMUX_LC_F3[1]: mux;
	wire IMUX_LC_F3[2]: mux;
	wire IMUX_LC_F3[3]: mux;
	wire IMUX_LC_F4[0]: mux;
	wire IMUX_LC_F4[1]: mux;
	wire IMUX_LC_F4[2]: mux;
	wire IMUX_LC_F4[3]: mux;
	wire IMUX_LC_DI[0]: mux;
	wire IMUX_LC_DI[1]: mux;
	wire IMUX_LC_DI[2]: mux;
	wire IMUX_LC_DI[3]: mux;
	wire IMUX_CLB_CE: mux;
	wire IMUX_CLB_CLK: mux;
	wire IMUX_CLB_RST: mux;
	wire IMUX_TS: mux;
	wire IMUX_GIN: mux;
	wire IMUX_IO_O[0]: mux;
	wire IMUX_IO_O[1]: mux;
	wire IMUX_IO_O[2]: mux;
	wire IMUX_IO_O[3]: mux;
	wire IMUX_IO_T[0]: mux;
	wire IMUX_IO_T[1]: mux;
	wire IMUX_IO_T[2]: mux;
	wire IMUX_IO_T[3]: mux;
	wire IMUX_RDBK_RCLK: mux;
	wire IMUX_RDBK_TRIG: mux;
	wire IMUX_STARTUP_SCLK: mux;
	wire IMUX_STARTUP_GRST: mux;
	wire IMUX_STARTUP_GTS: mux;
	wire IMUX_BSCAN_TDO1: mux;
	wire IMUX_BSCAN_TDO2: mux;
	wire IMUX_OSC_OCLK: mux;
	wire IMUX_BYPOSC_PUMP: mux;
	wire IMUX_BUFG: mux;
	wire IMUX_BOT_CIN: mux;

	tile_slot MAIN {
		bel_slot INT: routing;
		bel_slot LC[0]: LC;
		bel_slot LC[1]: LC;
		bel_slot LC[2]: LC;
		bel_slot LC[3]: LC;
		bel_slot TBUF[0]: TBUF;
		bel_slot TBUF[1]: TBUF;
		bel_slot TBUF[2]: TBUF;
		bel_slot TBUF[3]: TBUF;
		bel_slot VCC_GND: VCC_GND;
		bel_slot IO[0]: IO;
		bel_slot IO[1]: IO;
		bel_slot IO[2]: IO;
		bel_slot IO[3]: IO;
		bel_slot BUFR: routing;
		bel_slot SCANTEST: SCANTEST;
		bel_slot CIN: CIN;
		bel_slot COUT: COUT;
		bel_slot BUFG: routing;
		bel_slot CLKIOB: CLKIOB;
		bel_slot RDBK: RDBK;
		bel_slot STARTUP: STARTUP;
		bel_slot BSCAN: BSCAN;
		bel_slot OSC: OSC;
		bel_slot BYPOSC: BYPOSC;
		bel_slot BSUPD: BSUPD;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (rev 12, rev 34);

			switchbox INT {
				mux OMUX[0] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[1] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[2] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[3] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[4] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[5] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[6] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux OMUX[7] = OUT_LC_X[0] | OUT_LC_X[1] | OUT_LC_X[2] | OUT_LC_X[3] | OUT_LC_Q[0] | OUT_LC_Q[1] | OUT_LC_Q[2] | OUT_LC_Q[3] | OUT_LC_DO[0] | OUT_LC_DO[1] | OUT_LC_DO[2] | OUT_LC_DO[3] | OUT_PWRGND;
				mux IMUX_LC_F1[0] = CLB_M_BUF[6] | CLB_M_BUF[7] | CLB_M_BUF[8] | CLB_M_BUF[9] | CLB_M_BUF[14] | CLB_M_BUF[15] | OMUX_BUF_E[0] | OMUX_BUF_S[0];
				mux IMUX_LC_F1[1] = CLB_M_BUF[8] | CLB_M_BUF[9] | CLB_M_BUF[10] | CLB_M_BUF[11] | CLB_M_BUF[14] | CLB_M_BUF[15] | OMUX_BUF_E[1] | OMUX_BUF_S[1];
				mux IMUX_LC_F1[2] = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[10] | CLB_M_BUF[11] | CLB_M_BUF[18] | CLB_M_BUF[19] | OMUX_BUF_E[2] | OMUX_BUF_S[2];
				mux IMUX_LC_F1[3] = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[18] | CLB_M_BUF[19] | OMUX_BUF_E[3] | OMUX_BUF_S[3];
				mux IMUX_LC_F2[0] = CLB_M_BUF[4] | CLB_M_BUF[5] | CLB_M_BUF[10] | CLB_M_BUF[11] | CLB_M_BUF[12] | CLB_M_BUF[13] | OMUX_BUF_W[0] | OMUX_BUF_N[0];
				mux IMUX_LC_F2[1] = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[6] | CLB_M_BUF[7] | CLB_M_BUF[12] | CLB_M_BUF[13] | OMUX_BUF_W[1] | OMUX_BUF_N[1];
				mux IMUX_LC_F2[2] = CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[8] | CLB_M_BUF[9] | CLB_M_BUF[16] | CLB_M_BUF[17] | OMUX_BUF_W[2] | OMUX_BUF_N[2];
				mux IMUX_LC_F2[3] = CLB_M_BUF[4] | CLB_M_BUF[5] | CLB_M_BUF[10] | CLB_M_BUF[11] | CLB_M_BUF[16] | CLB_M_BUF[17] | OMUX_BUF_W[3] | OMUX_BUF_N[3];
				mux IMUX_LC_F3[0] = CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[16] | CLB_M_BUF[17] | CLB_M_BUF[22] | CLB_M_BUF[23] | OMUX_BUF[0] | OMUX_BUF[1];
				mux IMUX_LC_F3[1] = CLB_M_BUF[4] | CLB_M_BUF[5] | CLB_M_BUF[16] | CLB_M_BUF[17] | CLB_M_BUF[22] | CLB_M_BUF[23] | OMUX_BUF[1] | OMUX_BUF[2];
				mux IMUX_LC_F3[2] = CLB_M_BUF[6] | CLB_M_BUF[7] | CLB_M_BUF[14] | CLB_M_BUF[15] | CLB_M_BUF[22] | CLB_M_BUF[23] | OMUX_BUF[2] | OMUX_BUF[3];
				mux IMUX_LC_F3[3] = CLB_M_BUF[8] | CLB_M_BUF[9] | CLB_M_BUF[14] | CLB_M_BUF[15] | CLB_M_BUF[22] | CLB_M_BUF[23] | OMUX_BUF[0] | OMUX_BUF[3];
				mux IMUX_LC_F4[0] = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[20] | CLB_M_BUF[21];
				mux IMUX_LC_F4[1] = CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[20] | CLB_M_BUF[21];
				mux IMUX_LC_F4[2] = CLB_M_BUF[4] | CLB_M_BUF[5] | CLB_M_BUF[20] | CLB_M_BUF[21];
				mux IMUX_LC_F4[3] = CLB_M_BUF[6] | CLB_M_BUF[7] | CLB_M_BUF[20] | CLB_M_BUF[21];
				mux IMUX_LC_DI[0] = CLB_M_BUF[4] | CLB_M_BUF[5] | CLB_M_BUF[6] | CLB_M_BUF[7] | CLB_M_BUF[18] | CLB_M_BUF[19] | OMUX_BUF_W[0] | OMUX_BUF_E[0];
				mux IMUX_LC_DI[1] = CLB_M_BUF[8] | CLB_M_BUF[9] | CLB_M_BUF[10] | CLB_M_BUF[11] | CLB_M_BUF[16] | CLB_M_BUF[17] | OMUX_BUF_W[1] | OMUX_BUF_E[1];
				mux IMUX_LC_DI[2] = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[14] | CLB_M_BUF[15] | CLB_M_BUF[22] | CLB_M_BUF[23] | OMUX_BUF_W[2] | OMUX_BUF_E[2];
				mux IMUX_LC_DI[3] = CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[12] | CLB_M_BUF[13] | CLB_M_BUF[20] | CLB_M_BUF[21] | OMUX_BUF_W[3] | OMUX_BUF_E[3];
				mux IMUX_CLB_CE = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[16] | CLB_M_BUF[17] | CLB_M_BUF[18] | CLB_M_BUF[19];
				mux IMUX_CLB_CLK = CLB_M_BUF[20] | CLB_M_BUF[21] | CLB_M_BUF[22] | CLB_M_BUF[23] | GCLK_W | GCLK_E | GCLK_S | GCLK_N;
				mux IMUX_CLB_RST = CLB_M_BUF[0] | CLB_M_BUF[1] | CLB_M_BUF[2] | CLB_M_BUF[3] | CLB_M_BUF[12] | CLB_M_BUF[13] | CLB_M_BUF[14] | CLB_M_BUF[15];
				mux IMUX_TS = CLB_M_BUF[16] | CLB_M_BUF[17] | CLB_M_BUF[18] | CLB_M_BUF[19] | CLB_M_BUF[20] | CLB_M_BUF[21] | CLB_M_BUF[22] | CLB_M_BUF[23];
				permabuf CLB_M_BUF[0] = CLB_M[0];
				permabuf CLB_M_BUF[1] = CLB_M[1];
				permabuf CLB_M_BUF[2] = CLB_M[2];
				permabuf CLB_M_BUF[3] = CLB_M[3];
				permabuf CLB_M_BUF[4] = CLB_M[4];
				permabuf CLB_M_BUF[5] = CLB_M[5];
				permabuf CLB_M_BUF[6] = CLB_M[6];
				permabuf CLB_M_BUF[7] = CLB_M[7];
				permabuf CLB_M_BUF[8] = CLB_M[8];
				permabuf CLB_M_BUF[9] = CLB_M[9];
				permabuf CLB_M_BUF[10] = CLB_M[10];
				permabuf CLB_M_BUF[11] = CLB_M[11];
				permabuf CLB_M_BUF[12] = CLB_M[12];
				permabuf CLB_M_BUF[13] = CLB_M[13];
				permabuf CLB_M_BUF[14] = CLB_M[14];
				permabuf CLB_M_BUF[15] = CLB_M[15];
				permabuf CLB_M_BUF[16] = CLB_M[16];
				permabuf CLB_M_BUF[17] = CLB_M[17];
				permabuf CLB_M_BUF[18] = CLB_M[18];
				permabuf CLB_M_BUF[19] = CLB_M[19];
				permabuf CLB_M_BUF[20] = CLB_M[20];
				permabuf CLB_M_BUF[21] = CLB_M[21];
				permabuf CLB_M_BUF[22] = CLB_M[22];
				permabuf CLB_M_BUF[23] = CLB_M[23];
				permabuf OMUX_BUF[0] = OMUX[0];
				permabuf OMUX_BUF[1] = OMUX[1];
				permabuf OMUX_BUF[2] = OMUX[2];
				permabuf OMUX_BUF[3] = OMUX[3];
				permabuf OMUX_BUF[4] = OMUX[4];
				permabuf OMUX_BUF[5] = OMUX[5];
				permabuf OMUX_BUF[6] = OMUX[6];
				permabuf OMUX_BUF[7] = OMUX[7];
				pass CLB_M[0] = GCLK_S @XXX57005[57005][57005];
				pass CLB_M[0] = OMUX_BUF[4] @XXX57005[57005][57005];
				pass CLB_M[1] = GCLK_W @XXX57005[57005][57005];
				pass CLB_M[1] = OMUX_BUF[5] @XXX57005[57005][57005];
				pass CLB_M[2] = GCLK_N @XXX57005[57005][57005];
				pass CLB_M[2] = OMUX_BUF[6] @XXX57005[57005][57005];
				pass CLB_M[3] = GCLK_E @XXX57005[57005][57005];
				pass CLB_M[3] = OMUX_BUF[7] @XXX57005[57005][57005];
				pass CLB_M[4] = LONG_V[0] @XXX57005[57005][57005];
				pass CLB_M[4] = OMUX_BUF[4] @XXX57005[57005][57005];
				pass CLB_M[5] = LONG_H[0] @XXX57005[57005][57005];
				pass CLB_M[5] = OMUX_BUF[5] @XXX57005[57005][57005];
				pass CLB_M[6] = LONG_V[1] @XXX57005[57005][57005];
				pass CLB_M[6] = OMUX_BUF[6] @XXX57005[57005][57005];
				pass CLB_M[7] = LONG_H[1] @XXX57005[57005][57005];
				pass CLB_M[7] = OMUX_BUF[7] @XXX57005[57005][57005];
				pass CLB_M[8] = LONG_V[2] @XXX57005[57005][57005];
				pass CLB_M[8] = OMUX_BUF[4] @XXX57005[57005][57005];
				pass CLB_M[9] = LONG_H[2] @XXX57005[57005][57005];
				pass CLB_M[9] = OMUX_BUF[5] @XXX57005[57005][57005];
				pass CLB_M[10] = LONG_V[3] @XXX57005[57005][57005];
				pass CLB_M[10] = OMUX_BUF[6] @XXX57005[57005][57005];
				pass CLB_M[11] = LONG_H[3] @XXX57005[57005][57005];
				pass CLB_M[11] = OMUX_BUF[7] @XXX57005[57005][57005];
				pass CLB_M[12] = LONG_V[4] @XXX57005[57005][57005];
				pass CLB_M[12] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass CLB_M[13] = LONG_H[4] @XXX57005[57005][57005];
				pass CLB_M[13] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass CLB_M[14] = LONG_V[5] @XXX57005[57005][57005];
				pass CLB_M[14] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass CLB_M[15] = LONG_H[5] @XXX57005[57005][57005];
				pass CLB_M[15] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass CLB_M[16] = LONG_V[6] @XXX57005[57005][57005];
				pass CLB_M[16] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass CLB_M[17] = LONG_H[6] @XXX57005[57005][57005];
				pass CLB_M[17] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass CLB_M[18] = LONG_V[7] @XXX57005[57005][57005];
				pass CLB_M[18] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass CLB_M[19] = LONG_H[7] @XXX57005[57005][57005];
				pass CLB_M[19] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass CLB_M[20] = LONG_H[0] @XXX57005[57005][57005];
				pass CLB_M[20] = LONG_V[0] @XXX57005[57005][57005];
				pass CLB_M[20] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass CLB_M[21] = LONG_H[1] @XXX57005[57005][57005];
				pass CLB_M[21] = LONG_V[1] @XXX57005[57005][57005];
				pass CLB_M[21] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass CLB_M[22] = LONG_H[2] @XXX57005[57005][57005];
				pass CLB_M[22] = LONG_V[2] @XXX57005[57005][57005];
				pass CLB_M[22] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass CLB_M[23] = LONG_H[3] @XXX57005[57005][57005];
				pass CLB_M[23] = LONG_V[3] @XXX57005[57005][57005];
				pass CLB_M[23] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass LONG_H[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				bipass CLB_M[0] = DBL_H_W[0] @XXX57005[57005][57005];
				bipass CLB_M[0] = DBL_H_E[0] @XXX57005[57005][57005];
				bipass CLB_M[0] = DBL_V_S[0] @XXX57005[57005][57005];
				bipass CLB_M[0] = DBL_V_N[0] @XXX57005[57005][57005];
				bipass CLB_M[1] = SINGLE_E[1] @XXX57005[57005][57005];
				bipass CLB_M[1] = SINGLE_W[1] @XXX57005[57005][57005];
				bipass CLB_M[1] = SINGLE_S[1] @XXX57005[57005][57005];
				bipass CLB_M[1] = SINGLE_N[1] @XXX57005[57005][57005];
				bipass CLB_M[2] = SINGLE_E[2] @XXX57005[57005][57005];
				bipass CLB_M[2] = SINGLE_W[2] @XXX57005[57005][57005];
				bipass CLB_M[2] = SINGLE_S[2] @XXX57005[57005][57005];
				bipass CLB_M[2] = SINGLE_N[2] @XXX57005[57005][57005];
				bipass CLB_M[3] = SINGLE_E[3] @XXX57005[57005][57005];
				bipass CLB_M[3] = SINGLE_W[3] @XXX57005[57005][57005];
				bipass CLB_M[3] = SINGLE_S[3] @XXX57005[57005][57005];
				bipass CLB_M[3] = SINGLE_N[3] @XXX57005[57005][57005];
				bipass CLB_M[4] = SINGLE_E[4] @XXX57005[57005][57005];
				bipass CLB_M[4] = SINGLE_W[4] @XXX57005[57005][57005];
				bipass CLB_M[4] = SINGLE_S[4] @XXX57005[57005][57005];
				bipass CLB_M[4] = SINGLE_N[4] @XXX57005[57005][57005];
				bipass CLB_M[5] = SINGLE_E[5] @XXX57005[57005][57005];
				bipass CLB_M[5] = SINGLE_W[5] @XXX57005[57005][57005];
				bipass CLB_M[5] = SINGLE_S[5] @XXX57005[57005][57005];
				bipass CLB_M[5] = SINGLE_N[5] @XXX57005[57005][57005];
				bipass CLB_M[6] = DBL_H_W[1] @XXX57005[57005][57005];
				bipass CLB_M[6] = DBL_H_E[1] @XXX57005[57005][57005];
				bipass CLB_M[6] = DBL_V_S[1] @XXX57005[57005][57005];
				bipass CLB_M[6] = DBL_V_N[1] @XXX57005[57005][57005];
				bipass CLB_M[7] = SINGLE_E[7] @XXX57005[57005][57005];
				bipass CLB_M[7] = SINGLE_W[7] @XXX57005[57005][57005];
				bipass CLB_M[7] = SINGLE_S[7] @XXX57005[57005][57005];
				bipass CLB_M[7] = SINGLE_N[7] @XXX57005[57005][57005];
				bipass CLB_M[8] = SINGLE_E[8] @XXX57005[57005][57005];
				bipass CLB_M[8] = SINGLE_W[8] @XXX57005[57005][57005];
				bipass CLB_M[8] = SINGLE_S[8] @XXX57005[57005][57005];
				bipass CLB_M[8] = SINGLE_N[8] @XXX57005[57005][57005];
				bipass CLB_M[9] = SINGLE_E[9] @XXX57005[57005][57005];
				bipass CLB_M[9] = SINGLE_W[9] @XXX57005[57005][57005];
				bipass CLB_M[9] = SINGLE_S[9] @XXX57005[57005][57005];
				bipass CLB_M[9] = SINGLE_N[9] @XXX57005[57005][57005];
				bipass CLB_M[10] = SINGLE_E[10] @XXX57005[57005][57005];
				bipass CLB_M[10] = SINGLE_W[10] @XXX57005[57005][57005];
				bipass CLB_M[10] = SINGLE_S[10] @XXX57005[57005][57005];
				bipass CLB_M[10] = SINGLE_N[10] @XXX57005[57005][57005];
				bipass CLB_M[11] = SINGLE_E[11] @XXX57005[57005][57005];
				bipass CLB_M[11] = SINGLE_W[11] @XXX57005[57005][57005];
				bipass CLB_M[11] = SINGLE_S[11] @XXX57005[57005][57005];
				bipass CLB_M[11] = SINGLE_N[11] @XXX57005[57005][57005];
				bipass CLB_M[12] = SINGLE_E[5] @XXX57005[57005][57005];
				bipass CLB_M[12] = SINGLE_W[1] @XXX57005[57005][57005];
				bipass CLB_M[12] = SINGLE_S[3] @XXX57005[57005][57005];
				bipass CLB_M[12] = DBL_V_S[0] @XXX57005[57005][57005];
				bipass CLB_M[13] = SINGLE_W[2] @XXX57005[57005][57005];
				bipass CLB_M[13] = SINGLE_S[4] @XXX57005[57005][57005];
				bipass CLB_M[13] = SINGLE_N[1] @XXX57005[57005][57005];
				bipass CLB_M[13] = DBL_H_W[1] @XXX57005[57005][57005];
				bipass CLB_M[14] = SINGLE_E[7] @XXX57005[57005][57005];
				bipass CLB_M[14] = SINGLE_W[3] @XXX57005[57005][57005];
				bipass CLB_M[14] = SINGLE_S[5] @XXX57005[57005][57005];
				bipass CLB_M[14] = SINGLE_N[2] @XXX57005[57005][57005];
				bipass CLB_M[15] = SINGLE_E[8] @XXX57005[57005][57005];
				bipass CLB_M[15] = SINGLE_W[4] @XXX57005[57005][57005];
				bipass CLB_M[15] = SINGLE_N[3] @XXX57005[57005][57005];
				bipass CLB_M[15] = DBL_V_N[1] @XXX57005[57005][57005];
				bipass CLB_M[16] = SINGLE_E[9] @XXX57005[57005][57005];
				bipass CLB_M[16] = SINGLE_W[5] @XXX57005[57005][57005];
				bipass CLB_M[16] = SINGLE_S[7] @XXX57005[57005][57005];
				bipass CLB_M[16] = SINGLE_N[4] @XXX57005[57005][57005];
				bipass CLB_M[17] = SINGLE_E[10] @XXX57005[57005][57005];
				bipass CLB_M[17] = SINGLE_S[8] @XXX57005[57005][57005];
				bipass CLB_M[17] = SINGLE_N[5] @XXX57005[57005][57005];
				bipass CLB_M[17] = DBL_H_E[1] @XXX57005[57005][57005];
				bipass CLB_M[18] = SINGLE_E[11] @XXX57005[57005][57005];
				bipass CLB_M[18] = SINGLE_W[7] @XXX57005[57005][57005];
				bipass CLB_M[18] = SINGLE_S[9] @XXX57005[57005][57005];
				bipass CLB_M[18] = DBL_V_S[1] @XXX57005[57005][57005];
				bipass CLB_M[19] = SINGLE_W[8] @XXX57005[57005][57005];
				bipass CLB_M[19] = SINGLE_S[10] @XXX57005[57005][57005];
				bipass CLB_M[19] = SINGLE_N[7] @XXX57005[57005][57005];
				bipass CLB_M[19] = DBL_H_W[0] @XXX57005[57005][57005];
				bipass CLB_M[20] = SINGLE_E[1] @XXX57005[57005][57005];
				bipass CLB_M[20] = SINGLE_W[9] @XXX57005[57005][57005];
				bipass CLB_M[20] = SINGLE_S[11] @XXX57005[57005][57005];
				bipass CLB_M[20] = SINGLE_N[8] @XXX57005[57005][57005];
				bipass CLB_M[21] = SINGLE_E[2] @XXX57005[57005][57005];
				bipass CLB_M[21] = SINGLE_W[10] @XXX57005[57005][57005];
				bipass CLB_M[21] = SINGLE_N[9] @XXX57005[57005][57005];
				bipass CLB_M[21] = DBL_V_N[0] @XXX57005[57005][57005];
				bipass CLB_M[22] = SINGLE_E[3] @XXX57005[57005][57005];
				bipass CLB_M[22] = SINGLE_W[11] @XXX57005[57005][57005];
				bipass CLB_M[22] = SINGLE_S[1] @XXX57005[57005][57005];
				bipass CLB_M[22] = SINGLE_N[10] @XXX57005[57005][57005];
				bipass CLB_M[23] = SINGLE_E[4] @XXX57005[57005][57005];
				bipass CLB_M[23] = SINGLE_S[2] @XXX57005[57005][57005];
				bipass CLB_M[23] = SINGLE_N[11] @XXX57005[57005][57005];
				bipass CLB_M[23] = DBL_H_E[0] @XXX57005[57005][57005];
			}

			bel LC[0] {
				input F1 = IMUX_LC_F1[0];
				input F2 = IMUX_LC_F2[0];
				input F3 = IMUX_LC_F3[0];
				input F4 = IMUX_LC_F4[0];
				input DI = IMUX_LC_DI[0];
				input CE = IMUX_CLB_CE;
				input CK = IMUX_CLB_CLK;
				input CLR = IMUX_CLB_RST;
				output X = OUT_LC_X[0];
				output Q = OUT_LC_Q[0];
				output DO = OUT_LC_DO[0];
			}

			bel LC[1] {
				input F1 = IMUX_LC_F1[1];
				input F2 = IMUX_LC_F2[1];
				input F3 = IMUX_LC_F3[1];
				input F4 = IMUX_LC_F4[1];
				input DI = IMUX_LC_DI[1];
				input CE = IMUX_CLB_CE;
				input CK = IMUX_CLB_CLK;
				input CLR = IMUX_CLB_RST;
				output X = OUT_LC_X[1];
				output Q = OUT_LC_Q[1];
				output DO = OUT_LC_DO[1];
			}

			bel LC[2] {
				input F1 = IMUX_LC_F1[2];
				input F2 = IMUX_LC_F2[2];
				input F3 = IMUX_LC_F3[2];
				input F4 = IMUX_LC_F4[2];
				input DI = IMUX_LC_DI[2];
				input CE = IMUX_CLB_CE;
				input CK = IMUX_CLB_CLK;
				input CLR = IMUX_CLB_RST;
				output X = OUT_LC_X[2];
				output Q = OUT_LC_Q[2];
				output DO = OUT_LC_DO[2];
			}

			bel LC[3] {
				input F1 = IMUX_LC_F1[3];
				input F2 = IMUX_LC_F2[3];
				input F3 = IMUX_LC_F3[3];
				input F4 = IMUX_LC_F4[3];
				input DI = IMUX_LC_DI[3];
				input CE = IMUX_CLB_CE;
				input CK = IMUX_CLB_CLK;
				input CLR = IMUX_CLB_RST;
				output X = OUT_LC_X[3];
				output Q = OUT_LC_Q[3];
				output DO = OUT_LC_DO[3];
			}

			bel TBUF[0] {
				input I = OMUX_BUF[4];
				input T = IMUX_TS;
				output O = OUT_TBUF[0];
			}

			bel TBUF[1] {
				input I = OMUX_BUF[5];
				input T = IMUX_TS;
				output O = OUT_TBUF[1];
			}

			bel TBUF[2] {
				input I = OMUX_BUF[6];
				input T = IMUX_TS;
				output O = OUT_TBUF[2];
			}

			bel TBUF[3] {
				input I = OMUX_BUF[7];
				input T = IMUX_TS;
				output O = OUT_TBUF[3];
			}

			bel VCC_GND {
				output O = OUT_PWRGND;
			}

			// wire OMUX_BUF[4]                    TBUF[0].I
			// wire OMUX_BUF[5]                    TBUF[1].I
			// wire OMUX_BUF[6]                    TBUF[2].I
			// wire OMUX_BUF[7]                    TBUF[3].I
			// wire OUT_LC_X[0]                    LC[0].X
			// wire OUT_LC_X[1]                    LC[1].X
			// wire OUT_LC_X[2]                    LC[2].X
			// wire OUT_LC_X[3]                    LC[3].X
			// wire OUT_LC_Q[0]                    LC[0].Q
			// wire OUT_LC_Q[1]                    LC[1].Q
			// wire OUT_LC_Q[2]                    LC[2].Q
			// wire OUT_LC_Q[3]                    LC[3].Q
			// wire OUT_LC_DO[0]                   LC[0].DO
			// wire OUT_LC_DO[1]                   LC[1].DO
			// wire OUT_LC_DO[2]                   LC[2].DO
			// wire OUT_LC_DO[3]                   LC[3].DO
			// wire OUT_TBUF[0]                    TBUF[0].O
			// wire OUT_TBUF[1]                    TBUF[1].O
			// wire OUT_TBUF[2]                    TBUF[2].O
			// wire OUT_TBUF[3]                    TBUF[3].O
			// wire OUT_PWRGND                     VCC_GND.O
			// wire IMUX_LC_F1[0]                  LC[0].F1
			// wire IMUX_LC_F1[1]                  LC[1].F1
			// wire IMUX_LC_F1[2]                  LC[2].F1
			// wire IMUX_LC_F1[3]                  LC[3].F1
			// wire IMUX_LC_F2[0]                  LC[0].F2
			// wire IMUX_LC_F2[1]                  LC[1].F2
			// wire IMUX_LC_F2[2]                  LC[2].F2
			// wire IMUX_LC_F2[3]                  LC[3].F2
			// wire IMUX_LC_F3[0]                  LC[0].F3
			// wire IMUX_LC_F3[1]                  LC[1].F3
			// wire IMUX_LC_F3[2]                  LC[2].F3
			// wire IMUX_LC_F3[3]                  LC[3].F3
			// wire IMUX_LC_F4[0]                  LC[0].F4
			// wire IMUX_LC_F4[1]                  LC[1].F4
			// wire IMUX_LC_F4[2]                  LC[2].F4
			// wire IMUX_LC_F4[3]                  LC[3].F4
			// wire IMUX_LC_DI[0]                  LC[0].DI
			// wire IMUX_LC_DI[1]                  LC[1].DI
			// wire IMUX_LC_DI[2]                  LC[2].DI
			// wire IMUX_LC_DI[3]                  LC[3].DI
			// wire IMUX_CLB_CE                    LC[0].CE LC[1].CE LC[2].CE LC[3].CE
			// wire IMUX_CLB_CLK                   LC[0].CK LC[1].CK LC[2].CK LC[3].CK
			// wire IMUX_CLB_RST                   LC[0].CLR LC[1].CLR LC[2].CLR LC[3].CLR
			// wire IMUX_TS                        TBUF[0].T TBUF[1].T TBUF[2].T TBUF[3].T
		}

		tile_class IO_W {
			cell CELL;
			bitrect MAIN: Vertical (rev 7, rev 34);

			switchbox INT {
				mux OMUX[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[1] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[2] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux IMUX_TS = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[14] | IO_M_BUF[15];
				mux IMUX_GIN = TIE_0 | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[12] | IO_M_BUF[13] | GCLK_SW;
				mux IMUX_IO_O[0] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_W[0];
				mux IMUX_IO_O[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_W[1];
				mux IMUX_IO_O[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_W[2];
				mux IMUX_IO_O[3] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_W[3];
				mux IMUX_IO_T[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OMUX_BUF_W[1];
				mux IMUX_IO_T[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | OMUX_BUF_W[2];
				mux IMUX_IO_T[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_W[3];
				mux IMUX_IO_T[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_W[0];
				permabuf IO_M_BUF[0] = IO_M[0];
				permabuf IO_M_BUF[1] = IO_M[1];
				permabuf IO_M_BUF[2] = IO_M[2];
				permabuf IO_M_BUF[3] = IO_M[3];
				permabuf IO_M_BUF[4] = IO_M[4];
				permabuf IO_M_BUF[5] = IO_M[5];
				permabuf IO_M_BUF[6] = IO_M[6];
				permabuf IO_M_BUF[7] = IO_M[7];
				permabuf IO_M_BUF[8] = IO_M[8];
				permabuf IO_M_BUF[9] = IO_M[9];
				permabuf IO_M_BUF[10] = IO_M[10];
				permabuf IO_M_BUF[11] = IO_M[11];
				permabuf IO_M_BUF[12] = IO_M[12];
				permabuf IO_M_BUF[13] = IO_M[13];
				permabuf IO_M_BUF[14] = IO_M[14];
				permabuf IO_M_BUF[15] = IO_M[15];
				permabuf OMUX_BUF[0] = OMUX[0];
				permabuf OMUX_BUF[1] = OMUX[1];
				permabuf OMUX_BUF[2] = OMUX[2];
				permabuf OMUX_BUF[3] = OMUX[3];
				pass IO_M[0] = LONG_V[0] @XXX57005[57005][57005];
				pass IO_M[0] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[1] = LONG_V[1] @XXX57005[57005][57005];
				pass IO_M[1] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[2] = LONG_V[2] @XXX57005[57005][57005];
				pass IO_M[2] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[3] = LONG_V[3] @XXX57005[57005][57005];
				pass IO_M[3] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[4] = LONG_V[4] @XXX57005[57005][57005];
				pass IO_M[4] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[5] = LONG_V[5] @XXX57005[57005][57005];
				pass IO_M[5] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[6] = LONG_V[6] @XXX57005[57005][57005];
				pass IO_M[6] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[7] = LONG_V[7] @XXX57005[57005][57005];
				pass IO_M[7] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[8] = LONG_H[0] @XXX57005[57005][57005];
				pass IO_M[8] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[9] = LONG_H[1] @XXX57005[57005][57005];
				pass IO_M[9] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[10] = LONG_H[2] @XXX57005[57005][57005];
				pass IO_M[10] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[11] = LONG_H[3] @XXX57005[57005][57005];
				pass IO_M[11] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[12] = LONG_H[4] @XXX57005[57005][57005];
				pass IO_M[12] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[13] = LONG_H[5] @XXX57005[57005][57005];
				pass IO_M[13] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[14] = LONG_H[6] @XXX57005[57005][57005];
				pass IO_M[14] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[15] = LONG_H[7] @XXX57005[57005][57005];
				pass IO_M[15] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass LONG_H[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_W_N[0] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_W_S[0] @XXX57005[57005][57005];
				bipass IO_M[0] = DBL_H_W[0] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_E[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_W_N[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_W_S[1] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_E[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_W_N[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_W_S[2] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_E[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_W_N[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_W_S[3] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_E[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_W_N[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_W_S[4] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_E[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_W_N[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_W_S[5] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_W_N[6] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_W_S[6] @XXX57005[57005][57005];
				bipass IO_M[6] = DBL_H_W[1] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_E[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_W_N[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_W_S[7] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_E[8] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_W_N[1] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_W_S[0] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_E[9] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_W_N[2] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_W_S[1] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_E[10] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_W_N[3] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_W_S[2] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_E[11] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_W_N[4] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_W_S[3] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_W_N[5] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_W_S[4] @XXX57005[57005][57005];
				bipass IO_M[12] = DBL_H_M[0] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_W_N[6] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_W_S[5] @XXX57005[57005][57005];
				bipass IO_M[13] = DBL_H_M[1] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_W_N[7] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_W_S[6] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_W_N[0] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_W_S[7] @XXX57005[57005][57005];
			}

			bel TBUF[0] {
				input I = OMUX_BUF[0];
				input T = IMUX_TS;
				output O = OUT_TBUF[0];
			}

			bel TBUF[1] {
				input I = OMUX_BUF[1];
				input T = IMUX_TS;
				output O = OUT_TBUF[1];
			}

			bel TBUF[2] {
				input I = OMUX_BUF[2];
				input T = IMUX_TS;
				output O = OUT_TBUF[2];
			}

			bel TBUF[3] {
				input I = OMUX_BUF[3];
				input T = IMUX_TS;
				output O = OUT_TBUF[3];
			}

			bel IO[0] {
				input O = IMUX_IO_O[0];
				input T = IMUX_IO_T[0];
				output I = OUT_IO_I[0];
			}

			bel IO[1] {
				input O = IMUX_IO_O[1];
				input T = IMUX_IO_T[1];
				output I = OUT_IO_I[1];
			}

			bel IO[2] {
				input O = IMUX_IO_O[2];
				input T = IMUX_IO_T[2];
				output I = OUT_IO_I[2];
			}

			bel IO[3] {
				input O = IMUX_IO_O[3];
				input T = IMUX_IO_T[3];
				output I = OUT_IO_I[3];
			}

			switchbox BUFR {
				permabuf GCLK_W = IMUX_GIN;
			}

			// wire OMUX_BUF[0]                    TBUF[0].I
			// wire OMUX_BUF[1]                    TBUF[1].I
			// wire OMUX_BUF[2]                    TBUF[2].I
			// wire OMUX_BUF[3]                    TBUF[3].I
			// wire OUT_TBUF[0]                    TBUF[0].O
			// wire OUT_TBUF[1]                    TBUF[1].O
			// wire OUT_TBUF[2]                    TBUF[2].O
			// wire OUT_TBUF[3]                    TBUF[3].O
			// wire OUT_IO_I[0]                    IO[0].I
			// wire OUT_IO_I[1]                    IO[1].I
			// wire OUT_IO_I[2]                    IO[2].I
			// wire OUT_IO_I[3]                    IO[3].I
			// wire IMUX_TS                        TBUF[0].T TBUF[1].T TBUF[2].T TBUF[3].T
			// wire IMUX_IO_O[0]                   IO[0].O
			// wire IMUX_IO_O[1]                   IO[1].O
			// wire IMUX_IO_O[2]                   IO[2].O
			// wire IMUX_IO_O[3]                   IO[3].O
			// wire IMUX_IO_T[0]                   IO[0].T
			// wire IMUX_IO_T[1]                   IO[1].T
			// wire IMUX_IO_T[2]                   IO[2].T
			// wire IMUX_IO_T[3]                   IO[3].T
		}

		tile_class IO_E {
			cell CELL;
			bitrect MAIN: Vertical (rev 8, rev 34);

			switchbox INT {
				mux OMUX[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[1] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[2] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux IMUX_TS = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[14] | IO_M_BUF[15];
				mux IMUX_GIN = TIE_0 | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[12] | IO_M_BUF[13] | GCLK_NE;
				mux IMUX_IO_O[0] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_E[0];
				mux IMUX_IO_O[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_E[1];
				mux IMUX_IO_O[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_E[2];
				mux IMUX_IO_O[3] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_E[3];
				mux IMUX_IO_T[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OMUX_BUF_E[1];
				mux IMUX_IO_T[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | OMUX_BUF_E[2];
				mux IMUX_IO_T[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_E[3];
				mux IMUX_IO_T[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_E[0];
				permabuf IO_M_BUF[0] = IO_M[0];
				permabuf IO_M_BUF[1] = IO_M[1];
				permabuf IO_M_BUF[2] = IO_M[2];
				permabuf IO_M_BUF[3] = IO_M[3];
				permabuf IO_M_BUF[4] = IO_M[4];
				permabuf IO_M_BUF[5] = IO_M[5];
				permabuf IO_M_BUF[6] = IO_M[6];
				permabuf IO_M_BUF[7] = IO_M[7];
				permabuf IO_M_BUF[8] = IO_M[8];
				permabuf IO_M_BUF[9] = IO_M[9];
				permabuf IO_M_BUF[10] = IO_M[10];
				permabuf IO_M_BUF[11] = IO_M[11];
				permabuf IO_M_BUF[12] = IO_M[12];
				permabuf IO_M_BUF[13] = IO_M[13];
				permabuf IO_M_BUF[14] = IO_M[14];
				permabuf IO_M_BUF[15] = IO_M[15];
				permabuf OMUX_BUF[0] = OMUX[0];
				permabuf OMUX_BUF[1] = OMUX[1];
				permabuf OMUX_BUF[2] = OMUX[2];
				permabuf OMUX_BUF[3] = OMUX[3];
				pass IO_M[0] = LONG_V[0] @XXX57005[57005][57005];
				pass IO_M[0] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[1] = LONG_V[1] @XXX57005[57005][57005];
				pass IO_M[1] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[2] = LONG_V[2] @XXX57005[57005][57005];
				pass IO_M[2] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[3] = LONG_V[3] @XXX57005[57005][57005];
				pass IO_M[3] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[4] = LONG_V[4] @XXX57005[57005][57005];
				pass IO_M[4] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[5] = LONG_V[5] @XXX57005[57005][57005];
				pass IO_M[5] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[6] = LONG_V[6] @XXX57005[57005][57005];
				pass IO_M[6] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[7] = LONG_V[7] @XXX57005[57005][57005];
				pass IO_M[7] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[8] = LONG_H[0] @XXX57005[57005][57005];
				pass IO_M[8] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[9] = LONG_H[1] @XXX57005[57005][57005];
				pass IO_M[9] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[10] = LONG_H[2] @XXX57005[57005][57005];
				pass IO_M[10] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[11] = LONG_H[3] @XXX57005[57005][57005];
				pass IO_M[11] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[12] = LONG_H[4] @XXX57005[57005][57005];
				pass IO_M[12] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[13] = LONG_H[5] @XXX57005[57005][57005];
				pass IO_M[13] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[14] = LONG_H[6] @XXX57005[57005][57005];
				pass IO_M[14] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[15] = LONG_H[7] @XXX57005[57005][57005];
				pass IO_M[15] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass LONG_H[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_E_N[0] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_E_S[0] @XXX57005[57005][57005];
				bipass IO_M[0] = DBL_H_E[0] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_W[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_E_N[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_E_S[1] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_W[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_E_N[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_E_S[2] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_W[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_E_N[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_E_S[3] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_W[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_E_N[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_E_S[4] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_W[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_E_N[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_E_S[5] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_E_N[6] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_E_S[6] @XXX57005[57005][57005];
				bipass IO_M[6] = DBL_H_E[1] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_W[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_E_N[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_E_S[7] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_W[8] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_E_N[1] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_E_S[0] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_W[9] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_E_N[2] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_E_S[1] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_W[10] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_E_N[3] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_E_S[2] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_W[11] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_E_N[4] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_E_S[3] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_E_N[5] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_E_S[4] @XXX57005[57005][57005];
				bipass IO_M[12] = DBL_H_M[0] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_E_N[6] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_E_S[5] @XXX57005[57005][57005];
				bipass IO_M[13] = DBL_H_M[1] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_E_N[7] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_E_S[6] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_E_N[0] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_E_S[7] @XXX57005[57005][57005];
			}

			bel TBUF[0] {
				input I = OMUX_BUF[0];
				input T = IMUX_TS;
				output O = OUT_TBUF[0];
			}

			bel TBUF[1] {
				input I = OMUX_BUF[1];
				input T = IMUX_TS;
				output O = OUT_TBUF[1];
			}

			bel TBUF[2] {
				input I = OMUX_BUF[2];
				input T = IMUX_TS;
				output O = OUT_TBUF[2];
			}

			bel TBUF[3] {
				input I = OMUX_BUF[3];
				input T = IMUX_TS;
				output O = OUT_TBUF[3];
			}

			bel IO[0] {
				input O = IMUX_IO_O[0];
				input T = IMUX_IO_T[0];
				output I = OUT_IO_I[0];
			}

			bel IO[1] {
				input O = IMUX_IO_O[1];
				input T = IMUX_IO_T[1];
				output I = OUT_IO_I[1];
			}

			bel IO[2] {
				input O = IMUX_IO_O[2];
				input T = IMUX_IO_T[2];
				output I = OUT_IO_I[2];
			}

			bel IO[3] {
				input O = IMUX_IO_O[3];
				input T = IMUX_IO_T[3];
				output I = OUT_IO_I[3];
			}

			switchbox BUFR {
				permabuf GCLK_E = IMUX_GIN;
			}

			// wire OMUX_BUF[0]                    TBUF[0].I
			// wire OMUX_BUF[1]                    TBUF[1].I
			// wire OMUX_BUF[2]                    TBUF[2].I
			// wire OMUX_BUF[3]                    TBUF[3].I
			// wire OUT_TBUF[0]                    TBUF[0].O
			// wire OUT_TBUF[1]                    TBUF[1].O
			// wire OUT_TBUF[2]                    TBUF[2].O
			// wire OUT_TBUF[3]                    TBUF[3].O
			// wire OUT_IO_I[0]                    IO[0].I
			// wire OUT_IO_I[1]                    IO[1].I
			// wire OUT_IO_I[2]                    IO[2].I
			// wire OUT_IO_I[3]                    IO[3].I
			// wire IMUX_TS                        TBUF[0].T TBUF[1].T TBUF[2].T TBUF[3].T
			// wire IMUX_IO_O[0]                   IO[0].O
			// wire IMUX_IO_O[1]                   IO[1].O
			// wire IMUX_IO_O[2]                   IO[2].O
			// wire IMUX_IO_O[3]                   IO[3].O
			// wire IMUX_IO_T[0]                   IO[0].T
			// wire IMUX_IO_T[1]                   IO[1].T
			// wire IMUX_IO_T[2]                   IO[2].T
			// wire IMUX_IO_T[3]                   IO[3].T
		}

		tile_class IO_S {
			cell CELL;
			bitrect MAIN: Vertical (rev 12, rev 28);

			switchbox INT {
				mux OMUX[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[1] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[2] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux IMUX_TS = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[14] | IO_M_BUF[15];
				mux IMUX_GIN = TIE_0 | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[12] | IO_M_BUF[13] | GCLK_SE;
				mux IMUX_IO_O[0] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_S[0];
				mux IMUX_IO_O[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_S[1];
				mux IMUX_IO_O[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_S[2];
				mux IMUX_IO_O[3] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_S[3];
				mux IMUX_IO_T[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OMUX_BUF_S[1];
				mux IMUX_IO_T[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | OMUX_BUF_S[2];
				mux IMUX_IO_T[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_S[3];
				mux IMUX_IO_T[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_S[0];
				mux IMUX_BOT_CIN = IO_M[14];
				permabuf IO_M_BUF[0] = IO_M[0];
				permabuf IO_M_BUF[1] = IO_M[1];
				permabuf IO_M_BUF[2] = IO_M[2];
				permabuf IO_M_BUF[3] = IO_M[3];
				permabuf IO_M_BUF[4] = IO_M[4];
				permabuf IO_M_BUF[5] = IO_M[5];
				permabuf IO_M_BUF[6] = IO_M[6];
				permabuf IO_M_BUF[7] = IO_M[7];
				permabuf IO_M_BUF[8] = IO_M[8];
				permabuf IO_M_BUF[9] = IO_M[9];
				permabuf IO_M_BUF[10] = IO_M[10];
				permabuf IO_M_BUF[11] = IO_M[11];
				permabuf IO_M_BUF[12] = IO_M[12];
				permabuf IO_M_BUF[13] = IO_M[13];
				permabuf IO_M_BUF[14] = IO_M[14];
				permabuf IO_M_BUF[15] = IO_M[15];
				permabuf OMUX_BUF[0] = OMUX[0];
				permabuf OMUX_BUF[1] = OMUX[1];
				permabuf OMUX_BUF[2] = OMUX[2];
				permabuf OMUX_BUF[3] = OMUX[3];
				pass IO_M[0] = LONG_H[0] @XXX57005[57005][57005];
				pass IO_M[0] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[1] = LONG_H[1] @XXX57005[57005][57005];
				pass IO_M[1] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[2] = LONG_H[2] @XXX57005[57005][57005];
				pass IO_M[2] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[3] = LONG_H[3] @XXX57005[57005][57005];
				pass IO_M[3] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[4] = LONG_H[4] @XXX57005[57005][57005];
				pass IO_M[4] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[5] = LONG_H[5] @XXX57005[57005][57005];
				pass IO_M[5] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[6] = LONG_H[6] @XXX57005[57005][57005];
				pass IO_M[6] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[7] = LONG_H[7] @XXX57005[57005][57005];
				pass IO_M[7] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[8] = LONG_V[0] @XXX57005[57005][57005];
				pass IO_M[8] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[9] = LONG_V[1] @XXX57005[57005][57005];
				pass IO_M[9] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[10] = LONG_V[2] @XXX57005[57005][57005];
				pass IO_M[10] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[11] = LONG_V[3] @XXX57005[57005][57005];
				pass IO_M[11] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[12] = LONG_V[4] @XXX57005[57005][57005];
				pass IO_M[12] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[13] = LONG_V[5] @XXX57005[57005][57005];
				pass IO_M[13] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[14] = LONG_V[6] @XXX57005[57005][57005];
				pass IO_M[14] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[15] = LONG_V[7] @XXX57005[57005][57005];
				pass IO_M[15] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass LONG_H[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_S_W[0] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_S_E[0] @XXX57005[57005][57005];
				bipass IO_M[0] = DBL_V_S[0] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_N[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_S_W[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_S_E[1] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_N[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_S_W[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_S_E[2] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_N[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_S_W[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_S_E[3] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_N[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_S_W[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_S_E[4] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_N[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_S_W[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_S_E[5] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_S_W[6] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_S_E[6] @XXX57005[57005][57005];
				bipass IO_M[6] = DBL_V_S[1] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_N[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_S_W[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_S_E[7] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_N[8] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_S_W[1] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_S_E[0] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_N[9] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_S_W[2] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_S_E[1] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_N[10] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_S_W[3] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_S_E[2] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_N[11] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_S_W[4] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_S_E[3] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_S_W[5] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_S_E[4] @XXX57005[57005][57005];
				bipass IO_M[12] = DBL_V_M[0] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_S_W[6] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_S_E[5] @XXX57005[57005][57005];
				bipass IO_M[13] = DBL_V_M[1] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_S_W[7] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_S_E[6] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_S_W[0] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_S_E[7] @XXX57005[57005][57005];
			}

			bel TBUF[0] {
				input I = OMUX_BUF[0];
				input T = IMUX_TS;
				output O = OUT_TBUF[0];
			}

			bel TBUF[1] {
				input I = OMUX_BUF[1];
				input T = IMUX_TS;
				output O = OUT_TBUF[1];
			}

			bel TBUF[2] {
				input I = OMUX_BUF[2];
				input T = IMUX_TS;
				output O = OUT_TBUF[2];
			}

			bel TBUF[3] {
				input I = OMUX_BUF[3];
				input T = IMUX_TS;
				output O = OUT_TBUF[3];
			}

			bel IO[0] {
				input O = IMUX_IO_O[0];
				input T = IMUX_IO_T[0];
				output I = OUT_IO_I[0];
			}

			bel IO[1] {
				input O = IMUX_IO_O[1];
				input T = IMUX_IO_T[1];
				output I = OUT_IO_I[1];
			}

			bel IO[2] {
				input O = IMUX_IO_O[2];
				input T = IMUX_IO_T[2];
				output I = OUT_IO_I[2];
			}

			bel IO[3] {
				input O = IMUX_IO_O[3];
				input T = IMUX_IO_T[3];
				output I = OUT_IO_I[3];
			}

			switchbox BUFR {
				permabuf GCLK_S = IMUX_GIN;
			}

			bel SCANTEST {
			}

			bel CIN {
				input IN = IMUX_BOT_CIN;
			}

			// wire OMUX_BUF[0]                    TBUF[0].I
			// wire OMUX_BUF[1]                    TBUF[1].I
			// wire OMUX_BUF[2]                    TBUF[2].I
			// wire OMUX_BUF[3]                    TBUF[3].I
			// wire OUT_TBUF[0]                    TBUF[0].O
			// wire OUT_TBUF[1]                    TBUF[1].O
			// wire OUT_TBUF[2]                    TBUF[2].O
			// wire OUT_TBUF[3]                    TBUF[3].O
			// wire OUT_IO_I[0]                    IO[0].I
			// wire OUT_IO_I[1]                    IO[1].I
			// wire OUT_IO_I[2]                    IO[2].I
			// wire OUT_IO_I[3]                    IO[3].I
			// wire IMUX_TS                        TBUF[0].T TBUF[1].T TBUF[2].T TBUF[3].T
			// wire IMUX_IO_O[0]                   IO[0].O
			// wire IMUX_IO_O[1]                   IO[1].O
			// wire IMUX_IO_O[2]                   IO[2].O
			// wire IMUX_IO_O[3]                   IO[3].O
			// wire IMUX_IO_T[0]                   IO[0].T
			// wire IMUX_IO_T[1]                   IO[1].T
			// wire IMUX_IO_T[2]                   IO[2].T
			// wire IMUX_IO_T[3]                   IO[3].T
			// wire IMUX_BOT_CIN                   CIN.IN
		}

		tile_class IO_N {
			cell CELL;
			bitrect MAIN: Vertical (rev 12, rev 28);

			switchbox INT {
				mux OMUX[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[1] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[14] | IO_M_BUF[15] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[2] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux OMUX[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | OUT_IO_I[0] | OUT_IO_I[1] | OUT_IO_I[2] | OUT_IO_I[3];
				mux IMUX_TS = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[14] | IO_M_BUF[15];
				mux IMUX_GIN = TIE_0 | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[12] | IO_M_BUF[13] | GCLK_NW;
				mux IMUX_IO_O[0] = TIE_0 | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_N[0];
				mux IMUX_IO_O[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_N[1];
				mux IMUX_IO_O[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_N[2];
				mux IMUX_IO_O[3] = TIE_0 | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[8] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_N[3];
				mux IMUX_IO_T[0] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[9] | IO_M_BUF[10] | IO_M_BUF[11] | OMUX_BUF_N[1];
				mux IMUX_IO_T[1] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[10] | IO_M_BUF[11] | IO_M_BUF[12] | OMUX_BUF_N[2];
				mux IMUX_IO_T[2] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[13] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_N[3];
				mux IMUX_IO_T[3] = TIE_0 | IO_M_BUF[0] | IO_M_BUF[1] | IO_M_BUF[2] | IO_M_BUF[3] | IO_M_BUF[4] | IO_M_BUF[5] | IO_M_BUF[6] | IO_M_BUF[7] | IO_M_BUF[8] | IO_M_BUF[14] | IO_M_BUF[15] | OMUX_BUF_N[0];
				permabuf IO_M_BUF[0] = IO_M[0];
				permabuf IO_M_BUF[1] = IO_M[1];
				permabuf IO_M_BUF[2] = IO_M[2];
				permabuf IO_M_BUF[3] = IO_M[3];
				permabuf IO_M_BUF[4] = IO_M[4];
				permabuf IO_M_BUF[5] = IO_M[5];
				permabuf IO_M_BUF[6] = IO_M[6];
				permabuf IO_M_BUF[7] = IO_M[7];
				permabuf IO_M_BUF[8] = IO_M[8];
				permabuf IO_M_BUF[9] = IO_M[9];
				permabuf IO_M_BUF[10] = IO_M[10];
				permabuf IO_M_BUF[11] = IO_M[11];
				permabuf IO_M_BUF[12] = IO_M[12];
				permabuf IO_M_BUF[13] = IO_M[13];
				permabuf IO_M_BUF[14] = IO_M[14];
				permabuf IO_M_BUF[15] = IO_M[15];
				permabuf OMUX_BUF[0] = OMUX[0];
				permabuf OMUX_BUF[1] = OMUX[1];
				permabuf OMUX_BUF[2] = OMUX[2];
				permabuf OMUX_BUF[3] = OMUX[3];
				pass IO_M[0] = LONG_H[0] @XXX57005[57005][57005];
				pass IO_M[0] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[1] = LONG_H[1] @XXX57005[57005][57005];
				pass IO_M[1] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[2] = LONG_H[2] @XXX57005[57005][57005];
				pass IO_M[2] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[3] = LONG_H[3] @XXX57005[57005][57005];
				pass IO_M[3] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[4] = LONG_H[4] @XXX57005[57005][57005];
				pass IO_M[4] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[5] = LONG_H[5] @XXX57005[57005][57005];
				pass IO_M[5] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[6] = LONG_H[6] @XXX57005[57005][57005];
				pass IO_M[6] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[7] = LONG_H[7] @XXX57005[57005][57005];
				pass IO_M[7] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[8] = LONG_V[0] @XXX57005[57005][57005];
				pass IO_M[8] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass IO_M[9] = LONG_V[1] @XXX57005[57005][57005];
				pass IO_M[9] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[10] = LONG_V[2] @XXX57005[57005][57005];
				pass IO_M[10] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[11] = LONG_V[3] @XXX57005[57005][57005];
				pass IO_M[11] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[12] = LONG_V[4] @XXX57005[57005][57005];
				pass IO_M[12] = OMUX_BUF[3] @XXX57005[57005][57005];
				pass IO_M[13] = LONG_V[5] @XXX57005[57005][57005];
				pass IO_M[13] = OMUX_BUF[0] @XXX57005[57005][57005];
				pass IO_M[14] = LONG_V[6] @XXX57005[57005][57005];
				pass IO_M[14] = OMUX_BUF[1] @XXX57005[57005][57005];
				pass IO_M[14] = OUT_TOP_COUT @XXX57005[57005][57005];
				pass IO_M[15] = LONG_V[7] @XXX57005[57005][57005];
				pass IO_M[15] = OMUX_BUF[2] @XXX57005[57005][57005];
				pass LONG_H[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_TBUF[3] @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_TBUF[0] @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_TBUF[1] @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_TBUF[2] @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_TBUF[3] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_N_W[0] @XXX57005[57005][57005];
				bipass IO_M[0] = SINGLE_IO_N_E[0] @XXX57005[57005][57005];
				bipass IO_M[0] = DBL_V_N[0] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_S[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_N_W[1] @XXX57005[57005][57005];
				bipass IO_M[1] = SINGLE_IO_N_E[1] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_S[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_N_W[2] @XXX57005[57005][57005];
				bipass IO_M[2] = SINGLE_IO_N_E[2] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_S[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_N_W[3] @XXX57005[57005][57005];
				bipass IO_M[3] = SINGLE_IO_N_E[3] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_S[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_N_W[4] @XXX57005[57005][57005];
				bipass IO_M[4] = SINGLE_IO_N_E[4] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_S[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_N_W[5] @XXX57005[57005][57005];
				bipass IO_M[5] = SINGLE_IO_N_E[5] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_N_W[6] @XXX57005[57005][57005];
				bipass IO_M[6] = SINGLE_IO_N_E[6] @XXX57005[57005][57005];
				bipass IO_M[6] = DBL_V_N[1] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_S[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_N_W[7] @XXX57005[57005][57005];
				bipass IO_M[7] = SINGLE_IO_N_E[7] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_S[8] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_N_W[1] @XXX57005[57005][57005];
				bipass IO_M[8] = SINGLE_IO_N_E[0] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_S[9] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_N_W[2] @XXX57005[57005][57005];
				bipass IO_M[9] = SINGLE_IO_N_E[1] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_S[10] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_N_W[3] @XXX57005[57005][57005];
				bipass IO_M[10] = SINGLE_IO_N_E[2] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_S[11] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_N_W[4] @XXX57005[57005][57005];
				bipass IO_M[11] = SINGLE_IO_N_E[3] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_N_W[5] @XXX57005[57005][57005];
				bipass IO_M[12] = SINGLE_IO_N_E[4] @XXX57005[57005][57005];
				bipass IO_M[12] = DBL_V_M[0] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_N_W[6] @XXX57005[57005][57005];
				bipass IO_M[13] = SINGLE_IO_N_E[5] @XXX57005[57005][57005];
				bipass IO_M[13] = DBL_V_M[1] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_N_W[7] @XXX57005[57005][57005];
				bipass IO_M[14] = SINGLE_IO_N_E[6] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_N_W[0] @XXX57005[57005][57005];
				bipass IO_M[15] = SINGLE_IO_N_E[7] @XXX57005[57005][57005];
			}

			bel TBUF[0] {
				input I = OMUX_BUF[0];
				input T = IMUX_TS;
				output O = OUT_TBUF[0];
			}

			bel TBUF[1] {
				input I = OMUX_BUF[1];
				input T = IMUX_TS;
				output O = OUT_TBUF[1];
			}

			bel TBUF[2] {
				input I = OMUX_BUF[2];
				input T = IMUX_TS;
				output O = OUT_TBUF[2];
			}

			bel TBUF[3] {
				input I = OMUX_BUF[3];
				input T = IMUX_TS;
				output O = OUT_TBUF[3];
			}

			bel IO[0] {
				input O = IMUX_IO_O[0];
				input T = IMUX_IO_T[0];
				output I = OUT_IO_I[0];
			}

			bel IO[1] {
				input O = IMUX_IO_O[1];
				input T = IMUX_IO_T[1];
				output I = OUT_IO_I[1];
			}

			bel IO[2] {
				input O = IMUX_IO_O[2];
				input T = IMUX_IO_T[2];
				output I = OUT_IO_I[2];
			}

			bel IO[3] {
				input O = IMUX_IO_O[3];
				input T = IMUX_IO_T[3];
				output I = OUT_IO_I[3];
			}

			switchbox BUFR {
				permabuf GCLK_N = IMUX_GIN;
			}

			bel COUT {
				output OUT = OUT_TOP_COUT;
			}

			// wire OMUX_BUF[0]                    TBUF[0].I
			// wire OMUX_BUF[1]                    TBUF[1].I
			// wire OMUX_BUF[2]                    TBUF[2].I
			// wire OMUX_BUF[3]                    TBUF[3].I
			// wire OUT_TBUF[0]                    TBUF[0].O
			// wire OUT_TBUF[1]                    TBUF[1].O
			// wire OUT_TBUF[2]                    TBUF[2].O
			// wire OUT_TBUF[3]                    TBUF[3].O
			// wire OUT_IO_I[0]                    IO[0].I
			// wire OUT_IO_I[1]                    IO[1].I
			// wire OUT_IO_I[2]                    IO[2].I
			// wire OUT_IO_I[3]                    IO[3].I
			// wire OUT_TOP_COUT                   COUT.OUT
			// wire IMUX_TS                        TBUF[0].T TBUF[1].T TBUF[2].T TBUF[3].T
			// wire IMUX_IO_O[0]                   IO[0].O
			// wire IMUX_IO_O[1]                   IO[1].O
			// wire IMUX_IO_O[2]                   IO[2].O
			// wire IMUX_IO_O[3]                   IO[3].O
			// wire IMUX_IO_T[0]                   IO[0].T
			// wire IMUX_IO_T[1]                   IO[1].T
			// wire IMUX_IO_T[2]                   IO[2].T
			// wire IMUX_IO_T[3]                   IO[3].T
		}

		tile_class CNR_SW {
			cell CELL;
			bitrect MAIN: Vertical (rev 7, rev 28);

			switchbox INT {
				mux IMUX_RDBK_RCLK = SINGLE_IO_W_N[0] | SINGLE_IO_W_N[1] | SINGLE_IO_W_N[2] | SINGLE_IO_W_N[3] | LONG_H[0] | LONG_H[1] | LONG_H[2] | LONG_H[3];
				mux IMUX_RDBK_TRIG = TIE_0 | SINGLE_IO_W_N[4] | SINGLE_IO_W_N[5] | SINGLE_IO_W_N[6] | LONG_H[4] | LONG_H[5] | LONG_H[6] | LONG_H[7];
				mux IMUX_BUFG = TIE_0 | SINGLE_IO_W_N[0] | SINGLE_IO_W_N[1] | SINGLE_IO_W_N[2] | SINGLE_IO_W_N[3] | LONG_V[4] | LONG_V[5] | LONG_V[6] | LONG_V[7] | OUT_CLKIOB;
				pass SINGLE_IO_W_N[0] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[1] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[2] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[3] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[4] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[5] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[6] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass SINGLE_IO_W_N[7] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass LONG_H[0] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass LONG_H[1] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_RDBK_RIP @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_RDBK_DATA @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_RDBK_DATA @XXX57005[57005][57005];
				bipass LONG_H[0] = LONG_V[0] @XXX57005[57005][57005];
				bipass LONG_H[1] = LONG_V[1] @XXX57005[57005][57005];
				bipass LONG_H[2] = LONG_V[2] @XXX57005[57005][57005];
				bipass LONG_H[3] = LONG_V[3] @XXX57005[57005][57005];
				bipass LONG_H[4] = LONG_V[4] @XXX57005[57005][57005];
				bipass LONG_H[5] = LONG_V[5] @XXX57005[57005][57005];
				bipass LONG_H[6] = LONG_V[6] @XXX57005[57005][57005];
				bipass LONG_H[7] = LONG_V[7] @XXX57005[57005][57005];
			}

			switchbox BUFG {
				permabuf GCLK_SW = IMUX_BUFG;
			}

			bel CLKIOB {
				output OUT = OUT_CLKIOB;
			}

			bel RDBK {
				input CK = IMUX_RDBK_RCLK;
				input TRIG = IMUX_RDBK_TRIG;
				output DATA = OUT_RDBK_DATA;
				output RIP = OUT_RDBK_RIP;
			}

			// wire OUT_CLKIOB                     CLKIOB.OUT
			// wire OUT_RDBK_RIP                   RDBK.RIP
			// wire OUT_RDBK_DATA                  RDBK.DATA
			// wire IMUX_RDBK_RCLK                 RDBK.CK
			// wire IMUX_RDBK_TRIG                 RDBK.TRIG
		}

		tile_class CNR_SE {
			cell CELL;
			bitrect MAIN: Vertical (rev 8, rev 28);

			switchbox INT {
				mux IMUX_STARTUP_SCLK = LONG_V[0] | LONG_V[1] | LONG_V[2] | LONG_V[3] | LONG_V[4] | LONG_V[5] | LONG_V[6] | LONG_V[7];
				mux IMUX_STARTUP_GRST = SINGLE_IO_S_W[4] | SINGLE_IO_S_W[5] | SINGLE_IO_S_W[6] | SINGLE_IO_S_W[7] | LONG_V[4] | LONG_V[5] | LONG_V[6] | LONG_V[7];
				mux IMUX_STARTUP_GTS = SINGLE_IO_S_W[0] | SINGLE_IO_S_W[1] | SINGLE_IO_S_W[2] | SINGLE_IO_S_W[3] | LONG_V[0] | LONG_V[1] | LONG_V[2] | LONG_V[3];
				mux IMUX_BUFG = TIE_0 | SINGLE_IO_S_W[0] | SINGLE_IO_S_W[1] | SINGLE_IO_S_W[2] | SINGLE_IO_S_W[3] | LONG_H[4] | LONG_H[5] | LONG_H[6] | LONG_H[7] | OUT_CLKIOB;
				pass SINGLE_IO_S_W[0] = OUT_STARTUP_DONEIN @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[1] = OUT_STARTUP_DONEIN @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[2] = OUT_STARTUP_Q3 @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[3] = OUT_STARTUP_Q3 @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[4] = OUT_STARTUP_Q2 @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[5] = OUT_STARTUP_Q2 @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[6] = OUT_STARTUP_Q1Q4 @XXX57005[57005][57005];
				pass SINGLE_IO_S_W[7] = OUT_STARTUP_Q1Q4 @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_STARTUP_DONEIN @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_STARTUP_DONEIN @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_STARTUP_Q3 @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_STARTUP_Q3 @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_STARTUP_Q2 @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_STARTUP_Q2 @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_STARTUP_Q1Q4 @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_STARTUP_Q1Q4 @XXX57005[57005][57005];
				bipass LONG_H[0] = LONG_V[0] @XXX57005[57005][57005];
				bipass LONG_H[1] = LONG_V[1] @XXX57005[57005][57005];
				bipass LONG_H[2] = LONG_V[2] @XXX57005[57005][57005];
				bipass LONG_H[3] = LONG_V[3] @XXX57005[57005][57005];
				bipass LONG_H[4] = LONG_V[4] @XXX57005[57005][57005];
				bipass LONG_H[5] = LONG_V[5] @XXX57005[57005][57005];
				bipass LONG_H[6] = LONG_V[6] @XXX57005[57005][57005];
				bipass LONG_H[7] = LONG_V[7] @XXX57005[57005][57005];
			}

			switchbox BUFG {
				permabuf GCLK_SE = IMUX_BUFG;
			}

			bel CLKIOB {
				output OUT = OUT_CLKIOB;
			}

			bel STARTUP {
				input CLK = IMUX_STARTUP_SCLK;
				input GR = IMUX_STARTUP_GRST;
				input GTS = IMUX_STARTUP_GTS;
				output DONEIN = OUT_STARTUP_DONEIN;
				output Q1Q4 = OUT_STARTUP_Q1Q4;
				output Q2 = OUT_STARTUP_Q2;
				output Q3 = OUT_STARTUP_Q3;
			}

			// wire OUT_CLKIOB                     CLKIOB.OUT
			// wire OUT_STARTUP_DONEIN             STARTUP.DONEIN
			// wire OUT_STARTUP_Q1Q4               STARTUP.Q1Q4
			// wire OUT_STARTUP_Q2                 STARTUP.Q2
			// wire OUT_STARTUP_Q3                 STARTUP.Q3
			// wire IMUX_STARTUP_SCLK              STARTUP.CLK
			// wire IMUX_STARTUP_GRST              STARTUP.GR
			// wire IMUX_STARTUP_GTS               STARTUP.GTS
		}

		tile_class CNR_NW {
			cell CELL;
			bitrect MAIN: Vertical (rev 7, rev 28);

			switchbox INT {
				mux IMUX_BSCAN_TDO1 = SINGLE_IO_N_E[6] | SINGLE_IO_N_E[7] | LONG_V[6] | LONG_V[7];
				mux IMUX_BSCAN_TDO2 = SINGLE_IO_N_E[4] | SINGLE_IO_N_E[5] | LONG_V[4] | LONG_V[5];
				mux IMUX_BUFG = TIE_0 | SINGLE_IO_N_E[0] | SINGLE_IO_N_E[1] | SINGLE_IO_N_E[2] | SINGLE_IO_N_E[3] | LONG_H[4] | LONG_H[5] | LONG_H[6] | LONG_H[7] | OUT_CLKIOB;
				pass SINGLE_IO_N_E[0] = OUT_BSCAN_DRCK @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[0] = OUT_BSCAN_SEL2 @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[1] = OUT_BSCAN_DRCK @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[1] = OUT_BSCAN_SEL2 @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[2] = OUT_BSCAN_SEL1 @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[2] = OUT_BSCAN_SHIFT @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[3] = OUT_BSCAN_SEL1 @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[3] = OUT_BSCAN_SHIFT @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[4] = OUT_BSCAN_UPDATE @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[5] = OUT_BSCAN_UPDATE @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[6] = OUT_BSCAN_IDLE @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[6] = OUT_BSCAN_RESET @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[7] = OUT_BSCAN_IDLE @XXX57005[57005][57005];
				pass SINGLE_IO_N_E[7] = OUT_BSCAN_RESET @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_BSCAN_DRCK @XXX57005[57005][57005];
				pass LONG_V[0] = OUT_BSCAN_SEL2 @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_BSCAN_DRCK @XXX57005[57005][57005];
				pass LONG_V[1] = OUT_BSCAN_SEL2 @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_BSCAN_SEL1 @XXX57005[57005][57005];
				pass LONG_V[2] = OUT_BSCAN_SHIFT @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_BSCAN_SEL1 @XXX57005[57005][57005];
				pass LONG_V[3] = OUT_BSCAN_SHIFT @XXX57005[57005][57005];
				pass LONG_V[4] = OUT_BSCAN_UPDATE @XXX57005[57005][57005];
				pass LONG_V[5] = OUT_BSCAN_UPDATE @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_BSCAN_IDLE @XXX57005[57005][57005];
				pass LONG_V[6] = OUT_BSCAN_RESET @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_BSCAN_IDLE @XXX57005[57005][57005];
				pass LONG_V[7] = OUT_BSCAN_RESET @XXX57005[57005][57005];
				bipass LONG_H[0] = LONG_V[0] @XXX57005[57005][57005];
				bipass LONG_H[1] = LONG_V[1] @XXX57005[57005][57005];
				bipass LONG_H[2] = LONG_V[2] @XXX57005[57005][57005];
				bipass LONG_H[3] = LONG_V[3] @XXX57005[57005][57005];
				bipass LONG_H[4] = LONG_V[4] @XXX57005[57005][57005];
				bipass LONG_H[5] = LONG_V[5] @XXX57005[57005][57005];
				bipass LONG_H[6] = LONG_V[6] @XXX57005[57005][57005];
				bipass LONG_H[7] = LONG_V[7] @XXX57005[57005][57005];
			}

			switchbox BUFG {
				permabuf GCLK_NW = IMUX_BUFG;
			}

			bel CLKIOB {
				output OUT = OUT_CLKIOB;
			}

			bel BSCAN {
				input TDO1 = IMUX_BSCAN_TDO1;
				input TDO2 = IMUX_BSCAN_TDO2;
				output DRCK = OUT_BSCAN_DRCK;
				output IDLE = OUT_BSCAN_IDLE;
				output RESET = OUT_BSCAN_RESET;
				output SEL1 = OUT_BSCAN_SEL1;
				output SEL2 = OUT_BSCAN_SEL2;
				output SHIFT = OUT_BSCAN_SHIFT;
				output UPDATE = OUT_BSCAN_UPDATE;
			}

			// wire OUT_CLKIOB                     CLKIOB.OUT
			// wire OUT_BSCAN_DRCK                 BSCAN.DRCK
			// wire OUT_BSCAN_IDLE                 BSCAN.IDLE
			// wire OUT_BSCAN_RESET                BSCAN.RESET
			// wire OUT_BSCAN_SEL1                 BSCAN.SEL1
			// wire OUT_BSCAN_SEL2                 BSCAN.SEL2
			// wire OUT_BSCAN_SHIFT                BSCAN.SHIFT
			// wire OUT_BSCAN_UPDATE               BSCAN.UPDATE
			// wire IMUX_BSCAN_TDO1                BSCAN.TDO1
			// wire IMUX_BSCAN_TDO2                BSCAN.TDO2
		}

		tile_class CNR_NE {
			cell CELL;
			bitrect MAIN: Vertical (rev 8, rev 28);

			switchbox INT {
				mux IMUX_OSC_OCLK = TIE_0 | SINGLE_IO_E_S[0] | SINGLE_IO_E_S[1] | SINGLE_IO_E_S[2] | SINGLE_IO_E_S[3] | LONG_H[0] | LONG_H[1] | LONG_H[2] | LONG_H[3];
				mux IMUX_BYPOSC_PUMP = SINGLE_IO_E_S[4] | SINGLE_IO_E_S[5] | LONG_H[4] | LONG_V[3];
				mux IMUX_BUFG = TIE_0 | SINGLE_IO_E_S[0] | SINGLE_IO_E_S[1] | SINGLE_IO_E_S[2] | SINGLE_IO_E_S[3] | LONG_V[4] | LONG_V[5] | LONG_V[6] | LONG_V[7] | OUT_CLKIOB;
				pass SINGLE_IO_E_S[2] = OUT_BSUPD @XXX57005[57005][57005];
				pass SINGLE_IO_E_S[3] = OUT_BSUPD @XXX57005[57005][57005];
				pass SINGLE_IO_E_S[4] = OUT_OSC_OSC1 @XXX57005[57005][57005];
				pass SINGLE_IO_E_S[5] = OUT_OSC_OSC1 @XXX57005[57005][57005];
				pass SINGLE_IO_E_S[6] = OUT_OSC_OSC2 @XXX57005[57005][57005];
				pass SINGLE_IO_E_S[7] = OUT_OSC_OSC2 @XXX57005[57005][57005];
				pass LONG_H[2] = OUT_BSUPD @XXX57005[57005][57005];
				pass LONG_H[3] = OUT_BSUPD @XXX57005[57005][57005];
				pass LONG_H[4] = OUT_OSC_OSC1 @XXX57005[57005][57005];
				pass LONG_H[5] = OUT_OSC_OSC1 @XXX57005[57005][57005];
				pass LONG_H[6] = OUT_OSC_OSC2 @XXX57005[57005][57005];
				pass LONG_H[7] = OUT_OSC_OSC2 @XXX57005[57005][57005];
				bipass LONG_H[0] = LONG_V[0] @XXX57005[57005][57005];
				bipass LONG_H[1] = LONG_V[1] @XXX57005[57005][57005];
				bipass LONG_H[2] = LONG_V[2] @XXX57005[57005][57005];
				bipass LONG_H[3] = LONG_V[3] @XXX57005[57005][57005];
				bipass LONG_H[4] = LONG_V[4] @XXX57005[57005][57005];
				bipass LONG_H[5] = LONG_V[5] @XXX57005[57005][57005];
				bipass LONG_H[6] = LONG_V[6] @XXX57005[57005][57005];
				bipass LONG_H[7] = LONG_V[7] @XXX57005[57005][57005];
			}

			switchbox BUFG {
				permabuf GCLK_NE = IMUX_BUFG;
			}

			bel CLKIOB {
				output OUT = OUT_CLKIOB;
			}

			bel OSC {
				input C = IMUX_OSC_OCLK;
				output OSC1 = OUT_OSC_OSC1;
				output OSC2 = OUT_OSC_OSC2;
			}

			bel BYPOSC {
				input I = IMUX_BYPOSC_PUMP;
			}

			bel BSUPD {
				output O = OUT_BSUPD;
			}

			// wire OUT_CLKIOB                     CLKIOB.OUT
			// wire OUT_BSUPD                      BSUPD.O
			// wire OUT_OSC_OSC1                   OSC.OSC1
			// wire OUT_OSC_OSC2                   OSC.OSC2
			// wire IMUX_OSC_OCLK                  OSC.C
			// wire IMUX_BYPOSC_PUMP               BYPOSC.I
		}
	}

	tile_slot LLH {
		bel_slot LLH: routing;

		tile_class LLH {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 34);

			switchbox LLH {
				bipass W.LONG_H[0] = E.LONG_H[0] @XXX57005[57005][57005];
				bipass W.LONG_H[1] = E.LONG_H[1] @XXX57005[57005][57005];
				bipass W.LONG_H[2] = E.LONG_H[2] @XXX57005[57005][57005];
				bipass W.LONG_H[3] = E.LONG_H[3] @XXX57005[57005][57005];
				bipass W.LONG_H[4] = E.LONG_H[4] @XXX57005[57005][57005];
				bipass W.LONG_H[5] = E.LONG_H[5] @XXX57005[57005][57005];
				bipass W.LONG_H[6] = E.LONG_H[6] @XXX57005[57005][57005];
				bipass W.LONG_H[7] = E.LONG_H[7] @XXX57005[57005][57005];
			}
		}

		tile_class LLH_S {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 28);

			switchbox LLH {
				bipass W.LONG_H[0] = E.LONG_H[0] @XXX57005[57005][57005];
				bipass W.LONG_H[1] = E.LONG_H[1] @XXX57005[57005][57005];
				bipass W.LONG_H[2] = E.LONG_H[2] @XXX57005[57005][57005];
				bipass W.LONG_H[3] = E.LONG_H[3] @XXX57005[57005][57005];
				bipass W.LONG_H[4] = E.LONG_H[4] @XXX57005[57005][57005];
				bipass W.LONG_H[5] = E.LONG_H[5] @XXX57005[57005][57005];
				bipass W.LONG_H[6] = E.LONG_H[6] @XXX57005[57005][57005];
				bipass W.LONG_H[7] = E.LONG_H[7] @XXX57005[57005][57005];
			}
		}

		tile_class LLH_N {
			cell W;
			cell E;
			bitrect LLH: Vertical (rev 1, rev 28);

			switchbox LLH {
				bipass W.LONG_H[0] = E.LONG_H[0] @XXX57005[57005][57005];
				bipass W.LONG_H[1] = E.LONG_H[1] @XXX57005[57005][57005];
				bipass W.LONG_H[2] = E.LONG_H[2] @XXX57005[57005][57005];
				bipass W.LONG_H[3] = E.LONG_H[3] @XXX57005[57005][57005];
				bipass W.LONG_H[4] = E.LONG_H[4] @XXX57005[57005][57005];
				bipass W.LONG_H[5] = E.LONG_H[5] @XXX57005[57005][57005];
				bipass W.LONG_H[6] = E.LONG_H[6] @XXX57005[57005][57005];
				bipass W.LONG_H[7] = E.LONG_H[7] @XXX57005[57005][57005];
			}
		}
	}

	tile_slot LLV {
		bel_slot LLV: routing;

		tile_class LLV {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 12, rev 4);

			switchbox LLV {
				bipass S.LONG_V[0] = N.LONG_V[0] @XXX57005[57005][57005];
				bipass S.LONG_V[1] = N.LONG_V[1] @XXX57005[57005][57005];
				bipass S.LONG_V[2] = N.LONG_V[2] @XXX57005[57005][57005];
				bipass S.LONG_V[3] = N.LONG_V[3] @XXX57005[57005][57005];
				bipass S.LONG_V[4] = N.LONG_V[4] @XXX57005[57005][57005];
				bipass S.LONG_V[5] = N.LONG_V[5] @XXX57005[57005][57005];
				bipass S.LONG_V[6] = N.LONG_V[6] @XXX57005[57005][57005];
				bipass S.LONG_V[7] = N.LONG_V[7] @XXX57005[57005][57005];
			}
		}

		tile_class LLV_W {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 7, rev 4);

			switchbox LLV {
				bipass S.LONG_V[0] = N.LONG_V[0] @XXX57005[57005][57005];
				bipass S.LONG_V[1] = N.LONG_V[1] @XXX57005[57005][57005];
				bipass S.LONG_V[2] = N.LONG_V[2] @XXX57005[57005][57005];
				bipass S.LONG_V[3] = N.LONG_V[3] @XXX57005[57005][57005];
				bipass S.LONG_V[4] = N.LONG_V[4] @XXX57005[57005][57005];
				bipass S.LONG_V[5] = N.LONG_V[5] @XXX57005[57005][57005];
				bipass S.LONG_V[6] = N.LONG_V[6] @XXX57005[57005][57005];
				bipass S.LONG_V[7] = N.LONG_V[7] @XXX57005[57005][57005];
			}
		}

		tile_class LLV_E {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 8, rev 4);

			switchbox LLV {
				bipass S.LONG_V[0] = N.LONG_V[0] @XXX57005[57005][57005];
				bipass S.LONG_V[1] = N.LONG_V[1] @XXX57005[57005][57005];
				bipass S.LONG_V[2] = N.LONG_V[2] @XXX57005[57005][57005];
				bipass S.LONG_V[3] = N.LONG_V[3] @XXX57005[57005][57005];
				bipass S.LONG_V[4] = N.LONG_V[4] @XXX57005[57005][57005];
				bipass S.LONG_V[5] = N.LONG_V[5] @XXX57005[57005][57005];
				bipass S.LONG_V[6] = N.LONG_V[6] @XXX57005[57005][57005];
				bipass S.LONG_V[7] = N.LONG_V[7] @XXX57005[57005][57005];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass SINGLE_W[0] = SINGLE_E[0];
			pass SINGLE_W[1] = SINGLE_E[1];
			pass SINGLE_W[2] = SINGLE_E[2];
			pass SINGLE_W[3] = SINGLE_E[3];
			pass SINGLE_W[4] = SINGLE_E[4];
			pass SINGLE_W[5] = SINGLE_E[5];
			pass SINGLE_W[6] = SINGLE_E[6];
			pass SINGLE_W[7] = SINGLE_E[7];
			pass SINGLE_W[8] = SINGLE_E[8];
			pass SINGLE_W[9] = SINGLE_E[9];
			pass SINGLE_W[10] = SINGLE_E[10];
			pass SINGLE_W[11] = SINGLE_E[11];
			pass SINGLE_IO_S_W[0] = SINGLE_IO_S_E[0];
			pass SINGLE_IO_S_W[1] = SINGLE_IO_S_E[1];
			pass SINGLE_IO_S_W[2] = SINGLE_IO_S_E[2];
			pass SINGLE_IO_S_W[3] = SINGLE_IO_S_E[3];
			pass SINGLE_IO_S_W[4] = SINGLE_IO_S_E[4];
			pass SINGLE_IO_S_W[5] = SINGLE_IO_S_E[5];
			pass SINGLE_IO_S_W[6] = SINGLE_IO_S_E[6];
			pass SINGLE_IO_S_W[7] = SINGLE_IO_S_E[7];
			pass DBL_H_E[0] = DBL_H_M[0];
			pass DBL_H_E[1] = DBL_H_M[1];
			pass OMUX_BUF_E[0] = OMUX_BUF[0];
			pass OMUX_BUF_E[1] = OMUX_BUF[1];
			pass OMUX_BUF_E[2] = OMUX_BUF[2];
			pass OMUX_BUF_E[3] = OMUX_BUF[3];
		}

		connector_class CNR_SW {
			reflect SINGLE_IO_S_E[0] = SINGLE_IO_W_N[0];
			reflect SINGLE_IO_S_E[1] = SINGLE_IO_W_N[1];
			reflect SINGLE_IO_S_E[2] = SINGLE_IO_W_N[2];
			reflect SINGLE_IO_S_E[3] = SINGLE_IO_W_N[3];
			reflect SINGLE_IO_S_E[4] = SINGLE_IO_W_N[4];
			reflect SINGLE_IO_S_E[5] = SINGLE_IO_W_N[5];
			reflect SINGLE_IO_S_E[6] = SINGLE_IO_W_N[6];
			reflect SINGLE_IO_S_E[7] = SINGLE_IO_W_N[7];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass SINGLE_IO_N_E[0] = SINGLE_IO_N_W[0];
			pass SINGLE_IO_N_E[1] = SINGLE_IO_N_W[1];
			pass SINGLE_IO_N_E[2] = SINGLE_IO_N_W[2];
			pass SINGLE_IO_N_E[3] = SINGLE_IO_N_W[3];
			pass SINGLE_IO_N_E[4] = SINGLE_IO_N_W[4];
			pass SINGLE_IO_N_E[5] = SINGLE_IO_N_W[5];
			pass SINGLE_IO_N_E[6] = SINGLE_IO_N_W[6];
			pass SINGLE_IO_N_E[7] = SINGLE_IO_N_W[7];
			pass DBL_H_W[0] = DBL_H_M[0];
			pass DBL_H_W[1] = DBL_H_M[1];
			pass OMUX_BUF_W[0] = OMUX_BUF[0];
			pass OMUX_BUF_W[1] = OMUX_BUF[1];
			pass OMUX_BUF_W[2] = OMUX_BUF[2];
			pass OMUX_BUF_W[3] = OMUX_BUF[3];
		}

		connector_class CNR_NE {
			reflect SINGLE_IO_N_W[0] = SINGLE_IO_E_S[0];
			reflect SINGLE_IO_N_W[1] = SINGLE_IO_E_S[1];
			reflect SINGLE_IO_N_W[2] = SINGLE_IO_E_S[2];
			reflect SINGLE_IO_N_W[3] = SINGLE_IO_E_S[3];
			reflect SINGLE_IO_N_W[4] = SINGLE_IO_E_S[4];
			reflect SINGLE_IO_N_W[5] = SINGLE_IO_E_S[5];
			reflect SINGLE_IO_N_W[6] = SINGLE_IO_E_S[6];
			reflect SINGLE_IO_N_W[7] = SINGLE_IO_E_S[7];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass SINGLE_IO_E_S[0] = SINGLE_IO_E_N[0];
			pass SINGLE_IO_E_S[1] = SINGLE_IO_E_N[1];
			pass SINGLE_IO_E_S[2] = SINGLE_IO_E_N[2];
			pass SINGLE_IO_E_S[3] = SINGLE_IO_E_N[3];
			pass SINGLE_IO_E_S[4] = SINGLE_IO_E_N[4];
			pass SINGLE_IO_E_S[5] = SINGLE_IO_E_N[5];
			pass SINGLE_IO_E_S[6] = SINGLE_IO_E_N[6];
			pass SINGLE_IO_E_S[7] = SINGLE_IO_E_N[7];
			pass DBL_V_N[0] = DBL_V_M[0];
			pass DBL_V_N[1] = DBL_V_M[1];
			pass OMUX_BUF_N[0] = OMUX_BUF[0];
			pass OMUX_BUF_N[1] = OMUX_BUF[1];
			pass OMUX_BUF_N[2] = OMUX_BUF[2];
			pass OMUX_BUF_N[3] = OMUX_BUF[3];
		}

		connector_class CNR_SE {
			reflect SINGLE_IO_E_N[0] = SINGLE_IO_S_W[0];
			reflect SINGLE_IO_E_N[1] = SINGLE_IO_S_W[1];
			reflect SINGLE_IO_E_N[2] = SINGLE_IO_S_W[2];
			reflect SINGLE_IO_E_N[3] = SINGLE_IO_S_W[3];
			reflect SINGLE_IO_E_N[4] = SINGLE_IO_S_W[4];
			reflect SINGLE_IO_E_N[5] = SINGLE_IO_S_W[5];
			reflect SINGLE_IO_E_N[6] = SINGLE_IO_S_W[6];
			reflect SINGLE_IO_E_N[7] = SINGLE_IO_S_W[7];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass SINGLE_N[0] = SINGLE_S[0];
			pass SINGLE_N[1] = SINGLE_S[1];
			pass SINGLE_N[2] = SINGLE_S[2];
			pass SINGLE_N[3] = SINGLE_S[3];
			pass SINGLE_N[4] = SINGLE_S[4];
			pass SINGLE_N[5] = SINGLE_S[5];
			pass SINGLE_N[6] = SINGLE_S[6];
			pass SINGLE_N[7] = SINGLE_S[7];
			pass SINGLE_N[8] = SINGLE_S[8];
			pass SINGLE_N[9] = SINGLE_S[9];
			pass SINGLE_N[10] = SINGLE_S[10];
			pass SINGLE_N[11] = SINGLE_S[11];
			pass SINGLE_IO_W_N[0] = SINGLE_IO_W_S[0];
			pass SINGLE_IO_W_N[1] = SINGLE_IO_W_S[1];
			pass SINGLE_IO_W_N[2] = SINGLE_IO_W_S[2];
			pass SINGLE_IO_W_N[3] = SINGLE_IO_W_S[3];
			pass SINGLE_IO_W_N[4] = SINGLE_IO_W_S[4];
			pass SINGLE_IO_W_N[5] = SINGLE_IO_W_S[5];
			pass SINGLE_IO_W_N[6] = SINGLE_IO_W_S[6];
			pass SINGLE_IO_W_N[7] = SINGLE_IO_W_S[7];
			pass DBL_V_S[0] = DBL_V_M[0];
			pass DBL_V_S[1] = DBL_V_M[1];
			pass OMUX_BUF_S[0] = OMUX_BUF[0];
			pass OMUX_BUF_S[1] = OMUX_BUF[1];
			pass OMUX_BUF_S[2] = OMUX_BUF[2];
			pass OMUX_BUF_S[3] = OMUX_BUF[3];
		}

		connector_class CNR_NW {
			reflect SINGLE_IO_W_S[0] = SINGLE_IO_N_E[0];
			reflect SINGLE_IO_W_S[1] = SINGLE_IO_N_E[1];
			reflect SINGLE_IO_W_S[2] = SINGLE_IO_N_E[2];
			reflect SINGLE_IO_W_S[3] = SINGLE_IO_N_E[3];
			reflect SINGLE_IO_W_S[4] = SINGLE_IO_N_E[4];
			reflect SINGLE_IO_W_S[5] = SINGLE_IO_N_E[5];
			reflect SINGLE_IO_W_S[6] = SINGLE_IO_N_E[6];
			reflect SINGLE_IO_W_S[7] = SINGLE_IO_N_E[7];
		}
	}
}

bstile CLB {
	INT:BIPASS.CLB_M[0].DBL_H_E[0]: R0.F8.B0 inv 1
	INT:BIPASS.CLB_M[0].DBL_H_W[0]: R0.F10.B0 inv 1
	INT:BIPASS.CLB_M[0].DBL_V_N[0]: R0.F9.B16 inv 0
	INT:BIPASS.CLB_M[0].DBL_V_S[0]: R0.F9.B17 inv 0
	INT:BIPASS.CLB_M[10].SINGLE_E[10]: R0.F8.B30 inv 1
	INT:BIPASS.CLB_M[10].SINGLE_N[10]: R0.F8.B25 inv 1
	INT:BIPASS.CLB_M[10].SINGLE_S[10]: R0.F10.B25 inv 1
	INT:BIPASS.CLB_M[10].SINGLE_W[10]: R0.F10.B30 inv 1
	INT:BIPASS.CLB_M[11].SINGLE_E[11]: R0.F10.B20 inv 1
	INT:BIPASS.CLB_M[11].SINGLE_N[11]: R0.F8.B7 inv 1
	INT:BIPASS.CLB_M[11].SINGLE_S[11]: R0.F10.B7 inv 1
	INT:BIPASS.CLB_M[11].SINGLE_W[11]: R0.F8.B20 inv 1
	INT:BIPASS.CLB_M[12].DBL_V_S[0]: R0.F10.B17 inv 1
	INT:BIPASS.CLB_M[12].SINGLE_E[5]: R0.F9.B12 inv 0
	INT:BIPASS.CLB_M[12].SINGLE_S[3]: R0.F8.B17 inv 1
	INT:BIPASS.CLB_M[12].SINGLE_W[1]: R0.F9.B13 inv 0
	INT:BIPASS.CLB_M[13].DBL_H_W[1]: R0.F10.B28 inv 1
	INT:BIPASS.CLB_M[13].SINGLE_N[1]: R0.F10.B27 inv 1
	INT:BIPASS.CLB_M[13].SINGLE_S[4]: R0.F8.B27 inv 1
	INT:BIPASS.CLB_M[13].SINGLE_W[2]: R0.F8.B28 inv 1
	INT:BIPASS.CLB_M[14].SINGLE_E[7]: R0.F8.B22 inv 1
	INT:BIPASS.CLB_M[14].SINGLE_N[2]: R0.F8.B4 inv 1
	INT:BIPASS.CLB_M[14].SINGLE_S[5]: R0.F10.B4 inv 1
	INT:BIPASS.CLB_M[14].SINGLE_W[3]: R0.F10.B22 inv 1
	INT:BIPASS.CLB_M[15].DBL_V_N[1]: R0.F8.B13 inv 1
	INT:BIPASS.CLB_M[15].SINGLE_E[8]: R0.F8.B2 inv 1
	INT:BIPASS.CLB_M[15].SINGLE_N[3]: R0.F10.B13 inv 1
	INT:BIPASS.CLB_M[15].SINGLE_W[4]: R0.F10.B2 inv 1
	INT:BIPASS.CLB_M[16].SINGLE_E[9]: R0.F10.B11 inv 1
	INT:BIPASS.CLB_M[16].SINGLE_N[4]: R0.F10.B23 inv 1
	INT:BIPASS.CLB_M[16].SINGLE_S[7]: R0.F8.B23 inv 1
	INT:BIPASS.CLB_M[16].SINGLE_W[5]: R0.F8.B11 inv 1
	INT:BIPASS.CLB_M[17].DBL_H_E[1]: R0.F10.B29 inv 1
	INT:BIPASS.CLB_M[17].SINGLE_E[10]: R0.F8.B29 inv 1
	INT:BIPASS.CLB_M[17].SINGLE_N[5]: R0.F10.B5 inv 1
	INT:BIPASS.CLB_M[17].SINGLE_S[8]: R0.F8.B5 inv 1
	INT:BIPASS.CLB_M[18].DBL_V_S[1]: R0.F9.B14 inv 0
	INT:BIPASS.CLB_M[18].SINGLE_E[11]: R0.F9.B20 inv 0
	INT:BIPASS.CLB_M[18].SINGLE_S[9]: R0.F9.B15 inv 0
	INT:BIPASS.CLB_M[18].SINGLE_W[7]: R0.F9.B21 inv 0
	INT:BIPASS.CLB_M[19].DBL_H_W[0]: R0.F9.B0 inv 0
	INT:BIPASS.CLB_M[19].SINGLE_N[7]: R0.F9.B24 inv 0
	INT:BIPASS.CLB_M[19].SINGLE_S[10]: R0.F9.B25 inv 0
	INT:BIPASS.CLB_M[19].SINGLE_W[8]: R0.F9.B1 inv 0
	INT:BIPASS.CLB_M[1].SINGLE_E[1]: R0.F8.B9 inv 1
	INT:BIPASS.CLB_M[1].SINGLE_N[1]: R0.F9.B27 inv 0
	INT:BIPASS.CLB_M[1].SINGLE_S[1]: R0.F9.B26 inv 0
	INT:BIPASS.CLB_M[1].SINGLE_W[1]: R0.F10.B9 inv 1
	INT:BIPASS.CLB_M[20].SINGLE_E[1]: R0.F8.B10 inv 1
	INT:BIPASS.CLB_M[20].SINGLE_N[8]: R0.F9.B6 inv 0
	INT:BIPASS.CLB_M[20].SINGLE_S[11]: R0.F9.B7 inv 0
	INT:BIPASS.CLB_M[20].SINGLE_W[9]: R0.F10.B10 inv 1
	INT:BIPASS.CLB_M[21].DBL_V_N[0]: R0.F10.B16 inv 1
	INT:BIPASS.CLB_M[21].SINGLE_E[2]: R0.F9.B31 inv 0
	INT:BIPASS.CLB_M[21].SINGLE_N[9]: R0.F8.B16 inv 1
	INT:BIPASS.CLB_M[21].SINGLE_W[10]: R0.F9.B30 inv 0
	INT:BIPASS.CLB_M[22].SINGLE_E[3]: R0.F10.B19 inv 1
	INT:BIPASS.CLB_M[22].SINGLE_N[10]: R0.F8.B26 inv 1
	INT:BIPASS.CLB_M[22].SINGLE_S[1]: R0.F10.B26 inv 1
	INT:BIPASS.CLB_M[22].SINGLE_W[11]: R0.F8.B19 inv 1
	INT:BIPASS.CLB_M[23].DBL_H_E[0]: R0.F8.B3 inv 1
	INT:BIPASS.CLB_M[23].SINGLE_E[4]: R0.F10.B3 inv 1
	INT:BIPASS.CLB_M[23].SINGLE_N[11]: R0.F8.B8 inv 1
	INT:BIPASS.CLB_M[23].SINGLE_S[2]: R0.F10.B8 inv 1
	INT:BIPASS.CLB_M[2].SINGLE_E[2]: R0.F10.B31 inv 1
	INT:BIPASS.CLB_M[2].SINGLE_N[2]: R0.F9.B9 inv 0
	INT:BIPASS.CLB_M[2].SINGLE_S[2]: R0.F9.B8 inv 0
	INT:BIPASS.CLB_M[2].SINGLE_W[2]: R0.F8.B31 inv 1
	INT:BIPASS.CLB_M[3].SINGLE_E[3]: R0.F9.B19 inv 0
	INT:BIPASS.CLB_M[3].SINGLE_N[3]: R0.F10.B18 inv 1
	INT:BIPASS.CLB_M[3].SINGLE_S[3]: R0.F8.B18 inv 1
	INT:BIPASS.CLB_M[3].SINGLE_W[3]: R0.F9.B18 inv 0
	INT:BIPASS.CLB_M[4].SINGLE_E[4]: R0.F9.B3 inv 0
	INT:BIPASS.CLB_M[4].SINGLE_N[4]: R0.F9.B23 inv 0
	INT:BIPASS.CLB_M[4].SINGLE_S[4]: R0.F9.B22 inv 0
	INT:BIPASS.CLB_M[4].SINGLE_W[4]: R0.F9.B2 inv 0
	INT:BIPASS.CLB_M[5].SINGLE_E[5]: R0.F10.B12 inv 1
	INT:BIPASS.CLB_M[5].SINGLE_N[5]: R0.F9.B5 inv 0
	INT:BIPASS.CLB_M[5].SINGLE_S[5]: R0.F9.B4 inv 0
	INT:BIPASS.CLB_M[5].SINGLE_W[5]: R0.F8.B12 inv 1
	INT:BIPASS.CLB_M[6].DBL_H_E[1]: R0.F9.B29 inv 0
	INT:BIPASS.CLB_M[6].DBL_H_W[1]: R0.F9.B28 inv 0
	INT:BIPASS.CLB_M[6].DBL_V_N[1]: R0.F8.B14 inv 1
	INT:BIPASS.CLB_M[6].DBL_V_S[1]: R0.F10.B14 inv 1
	INT:BIPASS.CLB_M[7].SINGLE_E[7]: R0.F8.B21 inv 1
	INT:BIPASS.CLB_M[7].SINGLE_N[7]: R0.F10.B24 inv 1
	INT:BIPASS.CLB_M[7].SINGLE_S[7]: R0.F8.B24 inv 1
	INT:BIPASS.CLB_M[7].SINGLE_W[7]: R0.F10.B21 inv 1
	INT:BIPASS.CLB_M[8].SINGLE_E[8]: R0.F8.B1 inv 1
	INT:BIPASS.CLB_M[8].SINGLE_N[8]: R0.F10.B6 inv 1
	INT:BIPASS.CLB_M[8].SINGLE_S[8]: R0.F8.B6 inv 1
	INT:BIPASS.CLB_M[8].SINGLE_W[8]: R0.F10.B1 inv 1
	INT:BIPASS.CLB_M[9].SINGLE_E[9]: R0.F9.B11 inv 0
	INT:BIPASS.CLB_M[9].SINGLE_N[9]: R0.F8.B15 inv 1
	INT:BIPASS.CLB_M[9].SINGLE_S[9]: R0.F10.B15 inv 1
	INT:BIPASS.CLB_M[9].SINGLE_W[9]: R0.F9.B10 inv 0
	INT:MUX.IMUX_CLB_CE: R0.F5.B13 R0.F5.B12 R0.F5.B14
		001: CLB_M_BUF[0]
		000: CLB_M_BUF[16]
		010: CLB_M_BUF[17]
		111: CLB_M_BUF[18]
		101: CLB_M_BUF[19]
		011: CLB_M_BUF[1]
		100: CLB_M_BUF[2]
		110: CLB_M_BUF[3]
	INT:MUX.IMUX_CLB_CLK: R0.F10.B33 R0.F5.B21 R0.F5.B20 R0.F5.B19 R0.F10.B32
		00111: CLB_M_BUF[20]
		01111: CLB_M_BUF[21]
		01011: CLB_M_BUF[22]
		00011: CLB_M_BUF[23]
		01101: GCLK_E
		11101: GCLK_N
		11100: GCLK_S
		01100: GCLK_W
		11111: NONE
	INT:MUX.IMUX_CLB_RST: R0.F5.B26 R0.F5.B27 R0.F5.B25
		001: CLB_M_BUF[0]
		100: CLB_M_BUF[12]
		110: CLB_M_BUF[13]
		101: CLB_M_BUF[14]
		111: CLB_M_BUF[15]
		011: CLB_M_BUF[1]
		000: CLB_M_BUF[2]
		010: CLB_M_BUF[3]
	INT:MUX.IMUX_LC_DI[0]: R0.F5.B8 R0.F5.B6 R0.F5.B7
		110: CLB_M_BUF[18]
		100: CLB_M_BUF[19]
		001: CLB_M_BUF[4]
		011: CLB_M_BUF[5]
		101: CLB_M_BUF[6]
		111: CLB_M_BUF[7]
		000: OMUX_BUF_E[0]
		010: OMUX_BUF_W[0]
	INT:MUX.IMUX_LC_DI[1]: R0.F4.B2 R0.F4.B0 R0.F4.B1
		100: CLB_M_BUF[10]
		110: CLB_M_BUF[11]
		010: CLB_M_BUF[16]
		111: CLB_M_BUF[17]
		011: CLB_M_BUF[8]
		001: CLB_M_BUF[9]
		000: OMUX_BUF_E[1]
		101: OMUX_BUF_W[1]
	INT:MUX.IMUX_LC_DI[2]: R0.F4.B20 R0.F4.B21 R0.F4.B19
		011: CLB_M_BUF[0]
		101: CLB_M_BUF[14]
		111: CLB_M_BUF[15]
		001: CLB_M_BUF[1]
		010: CLB_M_BUF[22]
		110: CLB_M_BUF[23]
		000: OMUX_BUF_E[2]
		100: OMUX_BUF_W[2]
	INT:MUX.IMUX_LC_DI[3]: R0.F5.B24 R0.F5.B23 R0.F5.B22
		010: CLB_M_BUF[12]
		011: CLB_M_BUF[13]
		110: CLB_M_BUF[20]
		111: CLB_M_BUF[21]
		000: CLB_M_BUF[2]
		001: CLB_M_BUF[3]
		101: OMUX_BUF_E[3]
		100: OMUX_BUF_W[3]
	INT:MUX.IMUX_LC_F1[0]: R0.F4.B30 R0.F4.B29 R0.F4.B28
		110: CLB_M_BUF[14]
		111: CLB_M_BUF[15]
		000: CLB_M_BUF[6]
		001: CLB_M_BUF[7]
		010: CLB_M_BUF[8]
		011: CLB_M_BUF[9]
		100: OMUX_BUF_E[0]
		101: OMUX_BUF_S[0]
	INT:MUX.IMUX_LC_F1[1]: R0.F4.B31 R0.F4.B33 R0.F4.B32
		010: CLB_M_BUF[10]
		110: CLB_M_BUF[11]
		101: CLB_M_BUF[14]
		111: CLB_M_BUF[15]
		001: CLB_M_BUF[8]
		011: CLB_M_BUF[9]
		000: OMUX_BUF_E[1]
		100: OMUX_BUF_S[1]
	INT:MUX.IMUX_LC_F1[2]: R0.F5.B32 R0.F5.B33 R0.F5.B31
		001: CLB_M_BUF[0]
		100: CLB_M_BUF[10]
		110: CLB_M_BUF[11]
		101: CLB_M_BUF[18]
		111: CLB_M_BUF[19]
		011: CLB_M_BUF[1]
		000: OMUX_BUF_E[2]
		010: OMUX_BUF_S[2]
	INT:MUX.IMUX_LC_F1[3]: R0.F5.B29 R0.F5.B28 R0.F5.B30
		001: CLB_M_BUF[0]
		101: CLB_M_BUF[18]
		111: CLB_M_BUF[19]
		011: CLB_M_BUF[1]
		000: CLB_M_BUF[2]
		010: CLB_M_BUF[3]
		100: OMUX_BUF_E[3]
		110: OMUX_BUF_S[3]
	INT:MUX.IMUX_LC_F2[0]: R0.F5.B2 R0.F5.B0 R0.F5.B1
		110: CLB_M_BUF[10]
		010: CLB_M_BUF[11]
		101: CLB_M_BUF[12]
		111: CLB_M_BUF[13]
		001: CLB_M_BUF[4]
		011: CLB_M_BUF[5]
		100: OMUX_BUF_N[0]
		000: OMUX_BUF_W[0]
	INT:MUX.IMUX_LC_F2[1]: R0.F5.B10 R0.F5.B11 R0.F5.B9
		001: CLB_M_BUF[0]
		100: CLB_M_BUF[12]
		110: CLB_M_BUF[13]
		011: CLB_M_BUF[1]
		101: CLB_M_BUF[6]
		111: CLB_M_BUF[7]
		000: OMUX_BUF_N[1]
		010: OMUX_BUF_W[1]
	INT:MUX.IMUX_LC_F2[2]: R0.F4.B4 R0.F4.B5 R0.F4.B3
		101: CLB_M_BUF[16]
		111: CLB_M_BUF[17]
		001: CLB_M_BUF[2]
		011: CLB_M_BUF[3]
		110: CLB_M_BUF[8]
		100: CLB_M_BUF[9]
		010: OMUX_BUF_N[2]
		000: OMUX_BUF_W[2]
	INT:MUX.IMUX_LC_F2[3]: R0.F5.B3 R0.F5.B5 R0.F5.B4
		110: CLB_M_BUF[10]
		100: CLB_M_BUF[11]
		101: CLB_M_BUF[16]
		111: CLB_M_BUF[17]
		001: CLB_M_BUF[4]
		011: CLB_M_BUF[5]
		010: OMUX_BUF_N[3]
		000: OMUX_BUF_W[3]
	INT:MUX.IMUX_LC_F3[0]: R0.F4.B7 R0.F4.B6 R0.F4.B8
		101: CLB_M_BUF[16]
		111: CLB_M_BUF[17]
		110: CLB_M_BUF[22]
		100: CLB_M_BUF[23]
		001: CLB_M_BUF[2]
		011: CLB_M_BUF[3]
		000: OMUX_BUF[0]
		010: OMUX_BUF[1]
	INT:MUX.IMUX_LC_F3[1]: R0.F4.B9 R0.F4.B10 R0.F4.B11
		110: CLB_M_BUF[16]
		111: CLB_M_BUF[17]
		011: CLB_M_BUF[22]
		010: CLB_M_BUF[23]
		000: CLB_M_BUF[4]
		001: CLB_M_BUF[5]
		101: OMUX_BUF[1]
		100: OMUX_BUF[2]
	INT:MUX.IMUX_LC_F3[2]: R0.F4.B25 R0.F4.B26 R0.F4.B27
		110: CLB_M_BUF[14]
		111: CLB_M_BUF[15]
		010: CLB_M_BUF[22]
		011: CLB_M_BUF[23]
		000: CLB_M_BUF[6]
		001: CLB_M_BUF[7]
		100: OMUX_BUF[2]
		101: OMUX_BUF[3]
	INT:MUX.IMUX_LC_F3[3]: R0.F4.B23 R0.F4.B22 R0.F4.B24
		101: CLB_M_BUF[14]
		111: CLB_M_BUF[15]
		100: CLB_M_BUF[22]
		110: CLB_M_BUF[23]
		001: CLB_M_BUF[8]
		011: CLB_M_BUF[9]
		010: OMUX_BUF[0]
		000: OMUX_BUF[3]
	INT:MUX.IMUX_LC_F4[0]: R0.F5.B15 R0.F5.B16
		01: CLB_M_BUF[0]
		11: CLB_M_BUF[1]
		00: CLB_M_BUF[20]
		10: CLB_M_BUF[21]
	INT:MUX.IMUX_LC_F4[1]: R0.F5.B18 R0.F5.B17
		00: CLB_M_BUF[20]
		10: CLB_M_BUF[21]
		11: CLB_M_BUF[2]
		01: CLB_M_BUF[3]
	INT:MUX.IMUX_LC_F4[2]: R0.F4.B15 R0.F4.B16
		00: CLB_M_BUF[20]
		10: CLB_M_BUF[21]
		01: CLB_M_BUF[4]
		11: CLB_M_BUF[5]
	INT:MUX.IMUX_LC_F4[3]: R0.F4.B18 R0.F4.B17
		00: CLB_M_BUF[20]
		10: CLB_M_BUF[21]
		01: CLB_M_BUF[6]
		11: CLB_M_BUF[7]
	INT:MUX.IMUX_TS: R0.F4.B12 R0.F4.B13 R0.F4.B14
		011: CLB_M_BUF[16]
		111: CLB_M_BUF[17]
		001: CLB_M_BUF[18]
		101: CLB_M_BUF[19]
		100: CLB_M_BUF[20]
		000: CLB_M_BUF[21]
		110: CLB_M_BUF[22]
		010: CLB_M_BUF[23]
	INT:MUX.OMUX[0]: R0.F0.B1 R0.F0.B0 R0.F0.B4 R0.F0.B2 R0.F0.B3
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[1]: R0.F0.B14 R0.F0.B15 R0.F0.B11 R0.F0.B13 R0.F0.B12
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[2]: R0.F0.B19 R0.F0.B18 R0.F0.B22 R0.F0.B20 R0.F0.B21
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[3]: R0.F0.B32 R0.F0.B33 R0.F0.B29 R0.F0.B31 R0.F0.B30
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[4]: R0.F1.B2 R0.F1.B3 R0.F1.B4 R0.F1.B1 R0.F1.B0
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[5]: R0.F1.B13 R0.F1.B12 R0.F1.B11 R0.F1.B14 R0.F1.B15
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[6]: R0.F1.B20 R0.F1.B21 R0.F1.B22 R0.F1.B19 R0.F1.B18
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:MUX.OMUX[7]: R0.F1.B31 R0.F1.B30 R0.F1.B29 R0.F1.B32 R0.F1.B33
		11110: OUT_LC_DO[0]
		10110: OUT_LC_DO[1]
		10010: OUT_LC_DO[2]
		11010: OUT_LC_DO[3]
		11101: OUT_LC_Q[0]
		10101: OUT_LC_Q[1]
		10001: OUT_LC_Q[2]
		11001: OUT_LC_Q[3]
		01111: OUT_LC_X[0]
		00111: OUT_LC_X[1]
		00011: OUT_LC_X[2]
		01011: OUT_LC_X[3]
		11111: OUT_PWRGND
	INT:PASS.CLB_M[0].GCLK_S: R0.F8.B32 inv 1
	INT:PASS.CLB_M[0].OMUX_BUF[4]: R0.F6.B1 inv 0
	INT:PASS.CLB_M[10].LONG_V[3]: R0.F7.B32 inv 1
	INT:PASS.CLB_M[10].OMUX_BUF[6]: R0.F7.B18 inv 1
	INT:PASS.CLB_M[11].LONG_H[3]: R0.F7.B33 inv 1
	INT:PASS.CLB_M[11].OMUX_BUF[7]: R0.F6.B27 inv 0
	INT:PASS.CLB_M[12].LONG_V[4]: R0.F6.B4 inv 0
	INT:PASS.CLB_M[12].OMUX_BUF[1]: R0.F6.B11 inv 0
	INT:PASS.CLB_M[13].LONG_H[4]: R0.F6.B5 inv 0
	INT:PASS.CLB_M[13].OMUX_BUF[0]: R0.F7.B1 inv 1
	INT:PASS.CLB_M[14].LONG_V[5]: R0.F6.B13 inv 0
	INT:PASS.CLB_M[14].OMUX_BUF[3]: R0.F6.B26 inv 0
	INT:PASS.CLB_M[15].LONG_H[5]: R0.F7.B13 inv 1
	INT:PASS.CLB_M[15].OMUX_BUF[2]: R0.F7.B19 inv 1
	INT:PASS.CLB_M[16].LONG_V[6]: R0.F6.B21 inv 0
	INT:PASS.CLB_M[16].OMUX_BUF[3]: R0.F7.B26 inv 1
	INT:PASS.CLB_M[17].LONG_H[6]: R0.F7.B21 inv 1
	INT:PASS.CLB_M[17].OMUX_BUF[2]: R0.F6.B19 inv 0
	INT:PASS.CLB_M[18].LONG_V[7]: R0.F7.B30 inv 1
	INT:PASS.CLB_M[18].OMUX_BUF[1]: R0.F7.B10 inv 1
	INT:PASS.CLB_M[19].LONG_H[7]: R0.F6.B30 inv 0
	INT:PASS.CLB_M[19].OMUX_BUF[0]: R0.F6.B0 inv 0
	INT:PASS.CLB_M[1].GCLK_W: R0.F8.B33 inv 1
	INT:PASS.CLB_M[1].OMUX_BUF[5]: R0.F6.B9 inv 0
	INT:PASS.CLB_M[20].LONG_H[0]: R0.F6.B7 inv 0
	INT:PASS.CLB_M[20].LONG_V[0]: R0.F7.B7 inv 1
	INT:PASS.CLB_M[20].OMUX_BUF[3]: R0.F7.B25 inv 1
	INT:PASS.CLB_M[21].LONG_H[1]: R0.F7.B16 inv 1
	INT:PASS.CLB_M[21].LONG_V[1]: R0.F7.B15 inv 1
	INT:PASS.CLB_M[21].OMUX_BUF[2]: R0.F6.B18 inv 0
	INT:PASS.CLB_M[22].LONG_H[2]: R0.F6.B24 inv 0
	INT:PASS.CLB_M[22].LONG_V[2]: R0.F7.B24 inv 1
	INT:PASS.CLB_M[22].OMUX_BUF[1]: R0.F6.B10 inv 0
	INT:PASS.CLB_M[23].LONG_H[3]: R0.F6.B33 inv 0
	INT:PASS.CLB_M[23].LONG_V[3]: R0.F6.B32 inv 0
	INT:PASS.CLB_M[23].OMUX_BUF[0]: R0.F7.B0 inv 1
	INT:PASS.CLB_M[2].GCLK_N: R0.F9.B32 inv 0
	INT:PASS.CLB_M[2].OMUX_BUF[6]: R0.F7.B17 inv 1
	INT:PASS.CLB_M[3].GCLK_E: R0.F9.B33 inv 0
	INT:PASS.CLB_M[3].OMUX_BUF[7]: R0.F7.B28 inv 1
	INT:PASS.CLB_M[4].LONG_V[0]: R0.F6.B6 inv 0
	INT:PASS.CLB_M[4].OMUX_BUF[4]: R0.F7.B2 inv 1
	INT:PASS.CLB_M[5].LONG_H[0]: R0.F7.B8 inv 1
	INT:PASS.CLB_M[5].OMUX_BUF[5]: R0.F6.B8 inv 0
	INT:PASS.CLB_M[6].LONG_V[1]: R0.F6.B15 inv 0
	INT:PASS.CLB_M[6].OMUX_BUF[6]: R0.F6.B17 inv 0
	INT:PASS.CLB_M[7].LONG_H[1]: R0.F6.B16 inv 0
	INT:PASS.CLB_M[7].OMUX_BUF[7]: R0.F7.B27 inv 1
	INT:PASS.CLB_M[8].LONG_V[2]: R0.F7.B23 inv 1
	INT:PASS.CLB_M[8].OMUX_BUF[4]: R0.F6.B2 inv 0
	INT:PASS.CLB_M[9].LONG_H[2]: R0.F6.B25 inv 0
	INT:PASS.CLB_M[9].OMUX_BUF[5]: R0.F7.B9 inv 1
	INT:PASS.LONG_H[0].OUT_TBUF[0]: R0.F7.B6 inv 1
	INT:PASS.LONG_H[1].OUT_TBUF[1]: R0.F6.B14 inv 0
	INT:PASS.LONG_H[2].OUT_TBUF[2]: R0.F6.B23 inv 0
	INT:PASS.LONG_H[3].OUT_TBUF[3]: R0.F7.B31 inv 1
	INT:PASS.LONG_H[4].OUT_TBUF[0]: R0.F7.B3 inv 1
	INT:PASS.LONG_H[5].OUT_TBUF[1]: R0.F7.B12 inv 1
	INT:PASS.LONG_H[6].OUT_TBUF[2]: R0.F6.B20 inv 0
	INT:PASS.LONG_H[7].OUT_TBUF[3]: R0.F6.B29 inv 0
	INT:PASS.LONG_V[0].OUT_TBUF[0]: R0.F7.B5 inv 1
	INT:PASS.LONG_V[1].OUT_TBUF[1]: R0.F7.B14 inv 1
	INT:PASS.LONG_V[2].OUT_TBUF[2]: R0.F6.B22 inv 0
	INT:PASS.LONG_V[3].OUT_TBUF[3]: R0.F6.B31 inv 0
	INT:PASS.LONG_V[4].OUT_TBUF[0]: R0.F6.B3 inv 0
	INT:PASS.LONG_V[5].OUT_TBUF[1]: R0.F7.B11 inv 1
	INT:PASS.LONG_V[6].OUT_TBUF[2]: R0.F7.B20 inv 1
	INT:PASS.LONG_V[7].OUT_TBUF[3]: R0.F6.B28 inv 0
	LC[0]:CEMUX: R0.F1.B6
		1: CE
		0: NONE
	LC[0]:CLRMUX: R0.F0.B6
		0: CLR
		1: NONE
	LC[0]:DMUX: R0.F0.B7
		1: DO
		0: F
	LC[0]:DOMUX: R0.F3.B17 R0.F3.B16
		01: CO
		11: DI
		00: F5O
	LC[0]:FFLATCH: R0.F0.B5
		0: FF
		1: LATCH
	LC[0]:INV.CK: R0.F1.B7 inv 1
	LC[0]:LUT: R0.F2.B5 R0.F2.B4 R0.F2.B7 R0.F2.B6 R0.F2.B2 R0.F2.B3 R0.F2.B0 R0.F2.B1 R0.F3.B5 R0.F3.B4 R0.F3.B7 R0.F3.B6 R0.F3.B2 R0.F3.B3 R0.F3.B0 R0.F3.B1 inv 1111111111111111
	LC[0]:READBACK: R0.F1.B5 inv 1
	LC[1]:CEMUX: R0.F1.B9
		1: CE
		0: NONE
	LC[1]:CLRMUX: R0.F0.B9
		0: CLR
		1: NONE
	LC[1]:DMUX: R0.F0.B8
		1: DO
		0: F
	LC[1]:DOMUX: R0.F1.B16
		1: CO
		0: DI
	LC[1]:FFLATCH: R0.F0.B10
		0: FF
		1: LATCH
	LC[1]:INV.CK: R0.F1.B8 inv 1
	LC[1]:LUT: R0.F2.B10 R0.F2.B11 R0.F2.B8 R0.F2.B9 R0.F2.B13 R0.F2.B12 R0.F2.B15 R0.F2.B14 R0.F3.B10 R0.F3.B11 R0.F3.B8 R0.F3.B9 R0.F3.B13 R0.F3.B12 R0.F3.B15 R0.F3.B14 inv 1111111111111111
	LC[1]:READBACK: R0.F1.B10 inv 1
	LC[2]:CEMUX: R0.F1.B24
		1: CE
		0: NONE
	LC[2]:CLRMUX: R0.F0.B24
		0: CLR
		1: NONE
	LC[2]:DMUX: R0.F0.B25
		1: DO
		0: F
	LC[2]:DOMUX: R0.F2.B17 R0.F2.B16
		01: CO
		11: DI
		00: F5O
	LC[2]:FFLATCH: R0.F0.B23
		0: FF
		1: LATCH
	LC[2]:INV.CK: R0.F1.B25 inv 1
	LC[2]:LUT: R0.F2.B23 R0.F2.B22 R0.F2.B25 R0.F2.B24 R0.F2.B20 R0.F2.B21 R0.F2.B18 R0.F2.B19 R0.F3.B23 R0.F3.B22 R0.F3.B25 R0.F3.B24 R0.F3.B20 R0.F3.B21 R0.F3.B18 R0.F3.B19 inv 1111111111111111
	LC[2]:READBACK: R0.F1.B23 inv 1
	LC[3]:CEMUX: R0.F1.B27
		1: CE
		0: NONE
	LC[3]:CLRMUX: R0.F0.B27
		0: CLR
		1: NONE
	LC[3]:DMUX: R0.F0.B26
		1: DO
		0: F
	LC[3]:DOMUX: R0.F1.B17
		1: CO
		0: DI
	LC[3]:FFLATCH: R0.F0.B28
		0: FF
		1: LATCH
	LC[3]:INV.CK: R0.F1.B26 inv 1
	LC[3]:LUT: R0.F2.B28 R0.F2.B29 R0.F2.B26 R0.F2.B27 R0.F2.B31 R0.F2.B30 R0.F2.B33 R0.F2.B32 R0.F3.B28 R0.F3.B29 R0.F3.B26 R0.F3.B27 R0.F3.B31 R0.F3.B30 R0.F3.B33 R0.F3.B32 inv 1111111111111111
	LC[3]:READBACK: R0.F1.B28 inv 1
	TBUF[0]:TMUX: R0.F7.B4
		1: NONE
		0: T
	TBUF[1]:TMUX: R0.F6.B12
		0: NONE
		1: T
	TBUF[2]:TMUX: R0.F7.B22
		1: NONE
		0: T
	TBUF[3]:TMUX: R0.F7.B29
		1: NONE
		0: T
	VCC_GND:MUX: R0.F0.B16 inv 1
}

bstile CNR_NE {
	INT:BIPASS.LONG_H[0].LONG_V[0]: R0.F1.B7 inv 1
	INT:BIPASS.LONG_H[1].LONG_V[1]: R0.F1.B6 inv 1
	INT:BIPASS.LONG_H[2].LONG_V[2]: R0.F1.B5 inv 1
	INT:BIPASS.LONG_H[3].LONG_V[3]: R0.F1.B4 inv 1
	INT:BIPASS.LONG_H[4].LONG_V[4]: R0.F1.B3 inv 1
	INT:BIPASS.LONG_H[5].LONG_V[5]: R0.F1.B2 inv 1
	INT:BIPASS.LONG_H[6].LONG_V[6]: R0.F1.B1 inv 1
	INT:BIPASS.LONG_H[7].LONG_V[7]: R0.F1.B0 inv 1
	INT:MUX.IMUX_BUFG: R0.F3.B10 R0.F3.B11 R0.F1.B11 R0.F1.B10 R0.F3.B3 R0.F3.B2 R0.F3.B1 R0.F3.B0 R0.F3.B4
		111101111: LONG_V[4]
		111110111: LONG_V[5]
		111111011: LONG_V[6]
		111111101: LONG_V[7]
		111111110: OUT_CLKIOB
		011111111: SINGLE_IO_E_S[0]
		101111111: SINGLE_IO_E_S[1]
		110111111: SINGLE_IO_E_S[2]
		111011111: SINGLE_IO_E_S[3]
		111111111: TIE_0
	INT:MUX.IMUX_BYPOSC_PUMP: R0.F5.B4 R0.F5.B5 R0.F5.B2 R0.F5.B3
		1101: LONG_H[4]
		1110: LONG_V[3]
		1111: NONE
		0111: SINGLE_IO_E_S[4]
		1011: SINGLE_IO_E_S[5]
	INT:MUX.IMUX_OSC_OCLK: R0.F6.B5 R0.F6.B4 R0.F6.B3 R0.F6.B2 R0.F6.B6
		01110: LONG_H[0]
		10110: LONG_H[1]
		11010: LONG_H[2]
		11100: LONG_H[3]
		01111: SINGLE_IO_E_S[0]
		10111: SINGLE_IO_E_S[1]
		11011: SINGLE_IO_E_S[2]
		11101: SINGLE_IO_E_S[3]
		11111: TIE_0
	INT:PASS.LONG_H[2].OUT_BSUPD: R0.F4.B5 inv 1
	INT:PASS.LONG_H[3].OUT_BSUPD: R0.F4.B4 inv 1
	INT:PASS.LONG_H[4].OUT_OSC_OSC1: R0.F4.B3 inv 1
	INT:PASS.LONG_H[5].OUT_OSC_OSC1: R0.F4.B2 inv 1
	INT:PASS.LONG_H[6].OUT_OSC_OSC2: R0.F4.B1 inv 1
	INT:PASS.LONG_H[7].OUT_OSC_OSC2: R0.F4.B0 inv 1
	INT:PASS.SINGLE_IO_E_S[2].OUT_BSUPD: R0.F4.B7 inv 1
	INT:PASS.SINGLE_IO_E_S[3].OUT_BSUPD: R0.F4.B6 inv 1
	INT:PASS.SINGLE_IO_E_S[4].OUT_OSC_OSC1: R0.F6.B1 inv 1
	INT:PASS.SINGLE_IO_E_S[5].OUT_OSC_OSC1: R0.F5.B1 inv 1
	INT:PASS.SINGLE_IO_E_S[6].OUT_OSC_OSC2: R0.F5.B0 inv 1
	INT:PASS.SINGLE_IO_E_S[7].OUT_OSC_OSC2: R0.F6.B0 inv 1
	MISC:TAC: R0.F0.B10 inv 1
	MISC:TLC: R0.F0.B11 inv 1
}

bstile CNR_NW {
	BSCAN:ENABLE: R0.F0.B9 inv 1
	INT:BIPASS.LONG_H[0].LONG_V[0]: R0.F3.B13 inv 1
	INT:BIPASS.LONG_H[1].LONG_V[1]: R0.F3.B11 inv 1
	INT:BIPASS.LONG_H[2].LONG_V[2]: R0.F3.B9 inv 1
	INT:BIPASS.LONG_H[3].LONG_V[3]: R0.F3.B7 inv 1
	INT:BIPASS.LONG_H[4].LONG_V[4]: R0.F3.B5 inv 1
	INT:BIPASS.LONG_H[5].LONG_V[5]: R0.F3.B3 inv 1
	INT:BIPASS.LONG_H[6].LONG_V[6]: R0.F3.B1 inv 1
	INT:BIPASS.LONG_H[7].LONG_V[7]: R0.F3.B0 inv 1
	INT:MUX.IMUX_BSCAN_TDO1: R0.F5.B1 R0.F5.B0
		11: LONG_V[6]
		10: LONG_V[7]
		01: SINGLE_IO_N_E[6]
		00: SINGLE_IO_N_E[7]
	INT:MUX.IMUX_BSCAN_TDO2: R0.F5.B3 R0.F5.B2
		11: LONG_V[4]
		10: LONG_V[5]
		01: SINGLE_IO_N_E[4]
		00: SINGLE_IO_N_E[5]
	INT:MUX.IMUX_BUFG: R0.F5.B11 R0.F5.B12 R0.F5.B13 R0.F5.B15 R0.F5.B5 R0.F5.B6 R0.F5.B7 R0.F5.B8 R0.F5.B4
		111101111: LONG_H[4]
		111110111: LONG_H[5]
		111111011: LONG_H[6]
		111111101: LONG_H[7]
		111111110: OUT_CLKIOB
		011111111: SINGLE_IO_N_E[0]
		101111111: SINGLE_IO_N_E[1]
		110111111: SINGLE_IO_N_E[2]
		111011111: SINGLE_IO_N_E[3]
		111111111: TIE_0
	INT:PASS.LONG_V[0].OUT_BSCAN_DRCK: R0.F0.B8 inv 1
	INT:PASS.LONG_V[0].OUT_BSCAN_SEL2: R0.F1.B8 inv 1
	INT:PASS.LONG_V[1].OUT_BSCAN_DRCK: R0.F1.B5 inv 1
	INT:PASS.LONG_V[1].OUT_BSCAN_SEL2: R0.F0.B5 inv 1
	INT:PASS.LONG_V[2].OUT_BSCAN_SEL1: R0.F2.B9 inv 1
	INT:PASS.LONG_V[2].OUT_BSCAN_SHIFT: R0.F2.B8 inv 1
	INT:PASS.LONG_V[3].OUT_BSCAN_SEL1: R0.F2.B6 inv 1
	INT:PASS.LONG_V[3].OUT_BSCAN_SHIFT: R0.F2.B7 inv 1
	INT:PASS.LONG_V[4].OUT_BSCAN_UPDATE: R0.F2.B5 inv 1
	INT:PASS.LONG_V[5].OUT_BSCAN_UPDATE: R0.F2.B4 inv 1
	INT:PASS.LONG_V[6].OUT_BSCAN_IDLE: R0.F2.B3 inv 1
	INT:PASS.LONG_V[6].OUT_BSCAN_RESET: R0.F2.B2 inv 1
	INT:PASS.LONG_V[7].OUT_BSCAN_IDLE: R0.F2.B0 inv 1
	INT:PASS.LONG_V[7].OUT_BSCAN_RESET: R0.F2.B1 inv 1
	INT:PASS.SINGLE_IO_N_E[0].OUT_BSCAN_DRCK: R0.F1.B7 inv 1
	INT:PASS.SINGLE_IO_N_E[0].OUT_BSCAN_SEL2: R0.F0.B7 inv 1
	INT:PASS.SINGLE_IO_N_E[1].OUT_BSCAN_DRCK: R0.F0.B6 inv 1
	INT:PASS.SINGLE_IO_N_E[1].OUT_BSCAN_SEL2: R0.F1.B6 inv 1
	INT:PASS.SINGLE_IO_N_E[2].OUT_BSCAN_SEL1: R0.F0.B4 inv 1
	INT:PASS.SINGLE_IO_N_E[2].OUT_BSCAN_SHIFT: R0.F1.B4 inv 1
	INT:PASS.SINGLE_IO_N_E[3].OUT_BSCAN_SEL1: R0.F1.B3 inv 1
	INT:PASS.SINGLE_IO_N_E[3].OUT_BSCAN_SHIFT: R0.F0.B3 inv 1
	INT:PASS.SINGLE_IO_N_E[4].OUT_BSCAN_UPDATE: R0.F1.B2 inv 1
	INT:PASS.SINGLE_IO_N_E[5].OUT_BSCAN_UPDATE: R0.F0.B2 inv 1
	INT:PASS.SINGLE_IO_N_E[6].OUT_BSCAN_IDLE: R0.F0.B1 inv 1
	INT:PASS.SINGLE_IO_N_E[6].OUT_BSCAN_RESET: R0.F1.B1 inv 1
	INT:PASS.SINGLE_IO_N_E[7].OUT_BSCAN_IDLE: R0.F1.B0 inv 1
	INT:PASS.SINGLE_IO_N_E[7].OUT_BSCAN_RESET: R0.F0.B0 inv 1
	MISC:BS_READBACK: R0.F3.B15 inv 1
	MISC:BS_RECONFIG: R0.F5.B9 inv 1
	MISC:INPUT: R0.F5.B10
		0: CMOS
		1: TTL
}

bstile CNR_SE {
	DONE:PULL: R0.F0.B15
		0: PULLNONE
		1: PULLUP
	INT:BIPASS.LONG_H[0].LONG_V[0]: R0.F3.B14 inv 1
	INT:BIPASS.LONG_H[1].LONG_V[1]: R0.F3.B16 inv 1
	INT:BIPASS.LONG_H[2].LONG_V[2]: R0.F3.B18 inv 1
	INT:BIPASS.LONG_H[3].LONG_V[3]: R0.F3.B20 inv 1
	INT:BIPASS.LONG_H[4].LONG_V[4]: R0.F3.B22 inv 1
	INT:BIPASS.LONG_H[5].LONG_V[5]: R0.F3.B24 inv 1
	INT:BIPASS.LONG_H[6].LONG_V[6]: R0.F3.B26 inv 1
	INT:BIPASS.LONG_H[7].LONG_V[7]: R0.F3.B27 inv 1
	INT:MUX.IMUX_BUFG: R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F0.B14 R0.F1.B19 R0.F1.B20 R0.F1.B21 R0.F1.B22 R0.F1.B23
		111101111: LONG_H[4]
		111110111: LONG_H[5]
		111111011: LONG_H[6]
		111111101: LONG_H[7]
		111111110: OUT_CLKIOB
		011111111: SINGLE_IO_S_W[0]
		101111111: SINGLE_IO_S_W[1]
		110111111: SINGLE_IO_S_W[2]
		111011111: SINGLE_IO_S_W[3]
		111111111: TIE_0
	INT:MUX.IMUX_STARTUP_GRST: R0.F4.B22 R0.F4.B23 R0.F4.B24
		100: LONG_V[4]
		101: LONG_V[5]
		110: LONG_V[6]
		111: LONG_V[7]
		000: SINGLE_IO_S_W[4]
		001: SINGLE_IO_S_W[5]
		010: SINGLE_IO_S_W[6]
		011: SINGLE_IO_S_W[7]
	INT:MUX.IMUX_STARTUP_GTS: R0.F4.B25 R0.F4.B26 R0.F4.B27
		110: LONG_V[0]
		010: LONG_V[1]
		100: LONG_V[2]
		000: LONG_V[3]
		111: SINGLE_IO_S_W[0]
		011: SINGLE_IO_S_W[1]
		101: SINGLE_IO_S_W[2]
		001: SINGLE_IO_S_W[3]
	INT:MUX.IMUX_STARTUP_SCLK: R0.F1.B27 R0.F1.B26 R0.F1.B25
		000: LONG_V[0]
		001: LONG_V[1]
		010: LONG_V[2]
		011: LONG_V[3]
		100: LONG_V[4]
		101: LONG_V[5]
		110: LONG_V[6]
		111: LONG_V[7]
	INT:PASS.LONG_V[0].OUT_STARTUP_DONEIN: R0.F5.B20 inv 1
	INT:PASS.LONG_V[1].OUT_STARTUP_DONEIN: R0.F6.B20 inv 1
	INT:PASS.LONG_V[2].OUT_STARTUP_Q3: R0.F5.B22 inv 1
	INT:PASS.LONG_V[3].OUT_STARTUP_Q3: R0.F6.B22 inv 1
	INT:PASS.LONG_V[4].OUT_STARTUP_Q2: R0.F5.B24 inv 1
	INT:PASS.LONG_V[5].OUT_STARTUP_Q2: R0.F6.B24 inv 1
	INT:PASS.LONG_V[6].OUT_STARTUP_Q1Q4: R0.F5.B26 inv 1
	INT:PASS.LONG_V[7].OUT_STARTUP_Q1Q4: R0.F6.B26 inv 1
	INT:PASS.SINGLE_IO_S_W[0].OUT_STARTUP_DONEIN: R0.F5.B21 inv 1
	INT:PASS.SINGLE_IO_S_W[1].OUT_STARTUP_DONEIN: R0.F6.B21 inv 1
	INT:PASS.SINGLE_IO_S_W[2].OUT_STARTUP_Q3: R0.F5.B23 inv 1
	INT:PASS.SINGLE_IO_S_W[3].OUT_STARTUP_Q3: R0.F6.B23 inv 1
	INT:PASS.SINGLE_IO_S_W[4].OUT_STARTUP_Q2: R0.F5.B25 inv 1
	INT:PASS.SINGLE_IO_S_W[5].OUT_STARTUP_Q2: R0.F6.B25 inv 1
	INT:PASS.SINGLE_IO_S_W[6].OUT_STARTUP_Q1Q4: R0.F5.B27 inv 1
	INT:PASS.SINGLE_IO_S_W[7].OUT_STARTUP_Q1Q4: R0.F6.B27 inv 1
	MISC:TCTEST: R0.F0.B27 inv 1
	OSC:CMUX: R0.F4.B19
		0: CCLK
		1: USERCLK
	OSC:OSC1: R0.F6.B19 R0.F6.B18
		11: D2
		01: D4
		10: D6
		00: D8
	OSC:OSC2: R0.F4.B18 R0.F5.B19 R0.F5.B18
		011: D1
		111: D10
		101: D12
		110: D14
		100: D16
		001: D3
		010: D5
		000: D7
	PROG:PULL: R0.F0.B16
		0: PULLNONE
		1: PULLUP
	STARTUP:CONFIG_RATE: R0.F0.B1 R0.F0.B2
		10: FAST
		01: MED
		00: SLOW
	STARTUP:CRC: R0.F0.B0 inv 0
	STARTUP:DONE_ACTIVE: R0.F0.B23 R0.F0.B24
		11: Q0
		00: Q1Q4
		01: Q2
		10: Q3
	STARTUP:ENABLE.GR: R0.F0.B25 inv 1
	STARTUP:ENABLE.GTS: R0.F0.B21 inv 1
	STARTUP:GSR_INACTIVE: R0.F0.B19 R0.F0.B18
		00: DONE_IN
		10: Q1Q4
		11: Q2
		01: Q3
	STARTUP:INV.GR: R0.F0.B20 inv 1
	STARTUP:INV.GTS: R0.F0.B22 inv 1
	STARTUP:OUTPUTS_ACTIVE: R0.F0.B17 R0.F1.B18
		00: DONE_IN
		11: Q1Q4
		10: Q2
		01: Q3
	STARTUP:STARTUP_CLK: R0.F0.B26
		1: CCLK
		0: USERCLK
	STARTUP:SYNC_TO_DONE: R0.F1.B17 inv 1
}

bstile CNR_SW {
	INT:BIPASS.LONG_H[0].LONG_V[0]: R0.F1.B11 inv 1
	INT:BIPASS.LONG_H[1].LONG_V[1]: R0.F1.B13 inv 1
	INT:BIPASS.LONG_H[2].LONG_V[2]: R0.F1.B14 inv 1
	INT:BIPASS.LONG_H[3].LONG_V[3]: R0.F0.B10 inv 1
	INT:BIPASS.LONG_H[4].LONG_V[4]: R0.F0.B11 inv 1
	INT:BIPASS.LONG_H[5].LONG_V[5]: R0.F1.B9 inv 1
	INT:BIPASS.LONG_H[6].LONG_V[6]: R0.F0.B8 inv 1
	INT:BIPASS.LONG_H[7].LONG_V[7]: R0.F1.B8 inv 1
	INT:MUX.IMUX_BUFG: R0.F5.B27 R0.F5.B26 R0.F6.B26 R0.F6.B27 R0.F2.B18 R0.F2.B17 R0.F2.B16 R0.F2.B15 R0.F2.B14
		111101111: LONG_V[4]
		111110111: LONG_V[5]
		111111011: LONG_V[6]
		111111101: LONG_V[7]
		111111110: OUT_CLKIOB
		011111111: SINGLE_IO_W_N[0]
		101111111: SINGLE_IO_W_N[1]
		110111111: SINGLE_IO_W_N[2]
		111011111: SINGLE_IO_W_N[3]
		111111111: TIE_0
	INT:MUX.IMUX_RDBK_RCLK: R0.F2.B24 R0.F2.B25 R0.F2.B23
		010: LONG_H[0]
		000: LONG_H[1]
		110: LONG_H[2]
		100: LONG_H[3]
		011: SINGLE_IO_W_N[0]
		001: SINGLE_IO_W_N[1]
		101: SINGLE_IO_W_N[2]
		111: SINGLE_IO_W_N[3]
	INT:MUX.IMUX_RDBK_TRIG: R0.F2.B27 R0.F1.B27 R0.F2.B26
		000: LONG_H[4]
		010: LONG_H[5]
		100: LONG_H[6]
		110: LONG_H[7]
		001: SINGLE_IO_W_N[4]
		011: SINGLE_IO_W_N[5]
		101: SINGLE_IO_W_N[6]
		111: TIE_0
	INT:PASS.LONG_H[0].OUT_RDBK_RIP: R0.F0.B14 inv 1
	INT:PASS.LONG_H[1].OUT_RDBK_RIP: R0.F1.B15 inv 1
	INT:PASS.LONG_H[2].OUT_RDBK_RIP: R0.F0.B18 inv 1
	INT:PASS.LONG_H[3].OUT_RDBK_RIP: R0.F1.B18 inv 1
	INT:PASS.LONG_H[4].OUT_RDBK_DATA: R0.F0.B22 inv 1
	INT:PASS.LONG_H[5].OUT_RDBK_DATA: R0.F1.B22 inv 1
	INT:PASS.LONG_H[6].OUT_RDBK_DATA: R0.F0.B26 inv 1
	INT:PASS.LONG_H[7].OUT_RDBK_DATA: R0.F1.B24 inv 1
	INT:PASS.SINGLE_IO_W_N[0].OUT_RDBK_RIP: R0.F1.B16 inv 1
	INT:PASS.SINGLE_IO_W_N[1].OUT_RDBK_RIP: R0.F0.B16 inv 1
	INT:PASS.SINGLE_IO_W_N[2].OUT_RDBK_RIP: R0.F1.B20 inv 1
	INT:PASS.SINGLE_IO_W_N[3].OUT_RDBK_RIP: R0.F0.B20 inv 1
	INT:PASS.SINGLE_IO_W_N[4].OUT_RDBK_DATA: R0.F1.B23 inv 1
	INT:PASS.SINGLE_IO_W_N[5].OUT_RDBK_DATA: R0.F0.B24 inv 1
	INT:PASS.SINGLE_IO_W_N[6].OUT_RDBK_DATA: R0.F1.B26 inv 1
	INT:PASS.SINGLE_IO_W_N[7].OUT_RDBK_DATA: R0.F0.B27 inv 1
	MISC:READ_ABORT: R0.F1.B4 inv 1
	MISC:READ_CAPTURE: R0.F2.B4 inv 1
	MISC:SCAN_TEST: R0.F0.B4 R0.F2.B2 R0.F2.B3
		111: DISABLE
		011: ENABLE
		101: ENLL
		110: NE7
	RDBK:READ_CLK: R0.F1.B6
		1: CCLK
		0: RDBK
}

bstile IO_E {
	INT:BIPASS.IO_M[0].DBL_H_E[0]: R0.F5.B0 inv 1
	INT:BIPASS.IO_M[0].SINGLE_IO_E_N[0]: R0.F6.B2 inv 1
	INT:BIPASS.IO_M[0].SINGLE_IO_E_S[0]: R0.F6.B0 inv 1
	INT:BIPASS.IO_M[10].SINGLE_IO_E_N[3]: R0.F5.B29 inv 1
	INT:BIPASS.IO_M[10].SINGLE_IO_E_S[2]: R0.F6.B27 inv 1
	INT:BIPASS.IO_M[10].SINGLE_W[10]: R0.F5.B28 inv 1
	INT:BIPASS.IO_M[11].SINGLE_IO_E_N[4]: R0.F5.B19 inv 1
	INT:BIPASS.IO_M[11].SINGLE_IO_E_S[3]: R0.F5.B17 inv 1
	INT:BIPASS.IO_M[11].SINGLE_W[11]: R0.F6.B17 inv 1
	INT:BIPASS.IO_M[12].DBL_H_M[0]: R0.F5.B3 inv 1
	INT:BIPASS.IO_M[12].SINGLE_IO_E_N[5]: R0.F5.B13 inv 1
	INT:BIPASS.IO_M[12].SINGLE_IO_E_S[4]: R0.F6.B3 inv 1
	INT:BIPASS.IO_M[13].DBL_H_M[1]: R0.F6.B15 inv 1
	INT:BIPASS.IO_M[13].SINGLE_IO_E_N[6]: R0.F5.B15 inv 1
	INT:BIPASS.IO_M[13].SINGLE_IO_E_S[5]: R0.F5.B11 inv 1
	INT:BIPASS.IO_M[14].SINGLE_IO_E_N[7]: R0.F5.B23 inv 1
	INT:BIPASS.IO_M[14].SINGLE_IO_E_S[6]: R0.F6.B24 inv 1
	INT:BIPASS.IO_M[15].SINGLE_IO_E_N[0]: R0.F6.B21 inv 1
	INT:BIPASS.IO_M[15].SINGLE_IO_E_S[7]: R0.F5.B21 inv 1
	INT:BIPASS.IO_M[1].SINGLE_IO_E_N[1]: R0.F6.B8 inv 1
	INT:BIPASS.IO_M[1].SINGLE_IO_E_S[1]: R0.F6.B6 inv 1
	INT:BIPASS.IO_M[1].SINGLE_W[1]: R0.F5.B8 inv 1
	INT:BIPASS.IO_M[2].SINGLE_IO_E_N[2]: R0.F5.B30 inv 1
	INT:BIPASS.IO_M[2].SINGLE_IO_E_S[2]: R0.F5.B27 inv 1
	INT:BIPASS.IO_M[2].SINGLE_W[2]: R0.F6.B30 inv 1
	INT:BIPASS.IO_M[3].SINGLE_IO_E_N[3]: R0.F6.B18 inv 1
	INT:BIPASS.IO_M[3].SINGLE_IO_E_S[3]: R0.F6.B16 inv 1
	INT:BIPASS.IO_M[3].SINGLE_W[3]: R0.F5.B16 inv 1
	INT:BIPASS.IO_M[4].SINGLE_IO_E_N[4]: R0.F5.B5 inv 1
	INT:BIPASS.IO_M[4].SINGLE_IO_E_S[4]: R0.F5.B4 inv 1
	INT:BIPASS.IO_M[4].SINGLE_W[4]: R0.F6.B4 inv 1
	INT:BIPASS.IO_M[5].SINGLE_IO_E_N[5]: R0.F6.B12 inv 1
	INT:BIPASS.IO_M[5].SINGLE_IO_E_S[5]: R0.F6.B10 inv 1
	INT:BIPASS.IO_M[5].SINGLE_W[5]: R0.F5.B12 inv 1
	INT:BIPASS.IO_M[6].DBL_H_E[1]: R0.F6.B25 inv 1
	INT:BIPASS.IO_M[6].SINGLE_IO_E_N[6]: R0.F6.B14 inv 1
	INT:BIPASS.IO_M[6].SINGLE_IO_E_S[6]: R0.F5.B25 inv 1
	INT:BIPASS.IO_M[7].SINGLE_IO_E_N[7]: R0.F6.B22 inv 1
	INT:BIPASS.IO_M[7].SINGLE_IO_E_S[7]: R0.F6.B20 inv 1
	INT:BIPASS.IO_M[7].SINGLE_W[7]: R0.F5.B20 inv 1
	INT:BIPASS.IO_M[8].SINGLE_IO_E_N[1]: R0.F5.B9 inv 1
	INT:BIPASS.IO_M[8].SINGLE_IO_E_S[0]: R0.F5.B1 inv 1
	INT:BIPASS.IO_M[8].SINGLE_W[8]: R0.F6.B1 inv 1
	INT:BIPASS.IO_M[9].SINGLE_IO_E_N[2]: R0.F6.B31 inv 1
	INT:BIPASS.IO_M[9].SINGLE_IO_E_S[1]: R0.F5.B7 inv 1
	INT:BIPASS.IO_M[9].SINGLE_W[9]: R0.F6.B7 inv 1
	INT:MUX.IMUX_GIN: R0.F1.B33 R0.F2.B32 R0.F2.B33 R0.F1.B32 R0.F2.B31
		11111: GCLK_NE
		01101: IO_M_BUF[12]
		01110: IO_M_BUF[13]
		00111: IO_M_BUF[6]
		01011: IO_M_BUF[7]
		01111: TIE_0
	INT:MUX.IMUX_IO_O[0]: R0.F1.B24 R0.F3.B21 R0.F3.B22 R0.F2.B21 R0.F2.B22 R0.F1.B22 R0.F1.B23 R0.F0.B2
		11101011: IO_M_BUF[10]
		11110011: IO_M_BUF[11]
		10111101: IO_M_BUF[12]
		11011101: IO_M_BUF[13]
		11101101: IO_M_BUF[14]
		11110101: IO_M_BUF[15]
		00111111: IO_M_BUF[4]
		01011111: IO_M_BUF[5]
		01101111: IO_M_BUF[6]
		01110111: IO_M_BUF[7]
		10111011: IO_M_BUF[8]
		11011011: IO_M_BUF[9]
		11111110: OMUX_BUF_E[0]
		11111111: TIE_0
	INT:MUX.IMUX_IO_O[1]: R0.F2.B23 R0.F3.B26 R0.F3.B23 R0.F2.B24 R0.F3.B24 R0.F1.B26 R0.F1.B25 R0.F0.B13
		00111111: IO_M_BUF[0]
		11101011: IO_M_BUF[10]
		11110011: IO_M_BUF[11]
		10111101: IO_M_BUF[12]
		11011101: IO_M_BUF[13]
		11101101: IO_M_BUF[14]
		11110101: IO_M_BUF[15]
		01011111: IO_M_BUF[1]
		01101111: IO_M_BUF[6]
		01110111: IO_M_BUF[7]
		10111011: IO_M_BUF[8]
		11011011: IO_M_BUF[9]
		11111110: OMUX_BUF_E[1]
		11111111: TIE_0
	INT:MUX.IMUX_IO_O[2]: R0.F3.B28 R0.F3.B27 R0.F2.B27 R0.F3.B25 R0.F2.B26 R0.F1.B27 R0.F1.B28 R0.F0.B18
		00111111: IO_M_BUF[0]
		11101011: IO_M_BUF[10]
		11110011: IO_M_BUF[11]
		10111101: IO_M_BUF[12]
		11011101: IO_M_BUF[13]
		11101101: IO_M_BUF[14]
		11110101: IO_M_BUF[15]
		01011111: IO_M_BUF[1]
		01101111: IO_M_BUF[2]
		01110111: IO_M_BUF[3]
		10111011: IO_M_BUF[8]
		11011011: IO_M_BUF[9]
		11111110: OMUX_BUF_E[2]
		11111111: TIE_0
	INT:MUX.IMUX_IO_O[3]: R0.F1.B29 R0.F2.B28 R0.F2.B29 R0.F2.B30 R0.F3.B31 R0.F1.B31 R0.F1.B30 R0.F0.B29
		10111011: IO_M_BUF[10]
		11011011: IO_M_BUF[11]
		11110101: IO_M_BUF[12]
		11101101: IO_M_BUF[13]
		10111101: IO_M_BUF[14]
		11011101: IO_M_BUF[15]
		00111111: IO_M_BUF[2]
		01011111: IO_M_BUF[3]
		01101111: IO_M_BUF[4]
		01110111: IO_M_BUF[5]
		11110011: IO_M_BUF[8]
		11101011: IO_M_BUF[9]
		11111110: OMUX_BUF_E[3]
		11111111: TIE_0
	INT:MUX.IMUX_IO_T[0]: R0.F1.B0 R0.F3.B0 R0.F3.B1 R0.F2.B1 R0.F2.B0 R0.F1.B1 R0.F1.B2
		0011111: IO_M_BUF[0]
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: IO_M_BUF[9]
		1011110: OMUX_BUF_E[1]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[1]: R0.F3.B3 R0.F2.B2 R0.F3.B4 R0.F3.B2 R0.F2.B3 R0.F1.B3 R0.F1.B4
		0011111: IO_M_BUF[0]
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		1101110: IO_M_BUF[12]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1011110: OMUX_BUF_E[2]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[2]: R0.F1.B6 R0.F3.B12 R0.F3.B6 R0.F2.B4 R0.F2.B5 R0.F1.B5 R0.F3.B5
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[13]
		1111010: IO_M_BUF[14]
		1110110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: OMUX_BUF_E[3]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[3]: R0.F1.B7 R0.F2.B6 R0.F3.B8 R0.F3.B7 R0.F2.B7 R0.F1.B8 R0.F2.B8
		0011111: IO_M_BUF[0]
		1111010: IO_M_BUF[14]
		1110110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: IO_M_BUF[8]
		1011110: OMUX_BUF_E[0]
		1111111: TIE_0
	INT:MUX.IMUX_TS: R0.F1.B10 R0.F2.B11 R0.F3.B10 R0.F3.B9 R0.F2.B10 R0.F1.B9 R0.F2.B9
		0011111: IO_M_BUF[0]
		1101110: IO_M_BUF[10]
		1011110: IO_M_BUF[11]
		1111010: IO_M_BUF[14]
		1110110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1111111: TIE_0
	INT:MUX.OMUX[0]: R0.F1.B15 R0.F2.B14 R0.F3.B15 R0.F3.B14 R0.F2.B15 R0.F1.B14 R0.F1.B16
		0011111: IO_M_BUF[0]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		1110101: IO_M_BUF[14]
		1111001: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[1]: R0.F1.B12 R0.F2.B12 R0.F2.B13 R0.F3.B11 R0.F3.B13 R0.F1.B13 R0.F1.B11
		1011101: IO_M_BUF[14]
		1101101: IO_M_BUF[15]
		0011111: IO_M_BUF[2]
		0101111: IO_M_BUF[3]
		0110111: IO_M_BUF[4]
		0111011: IO_M_BUF[5]
		1110101: IO_M_BUF[8]
		1111001: IO_M_BUF[9]
		1110110: OUT_IO_I[0]
		1111010: OUT_IO_I[1]
		1011110: OUT_IO_I[2]
		1101110: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[2]: R0.F1.B18 R0.F3.B17 R0.F2.B17 R0.F2.B16 R0.F3.B16 R0.F1.B19 R0.F1.B17
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		0011111: IO_M_BUF[4]
		0101111: IO_M_BUF[5]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[3]: R0.F1.B20 R0.F2.B20 R0.F3.B20 R0.F2.B18 R0.F2.B19 R0.F3.B19 R0.F1.B21
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:PASS.IO_M[0].LONG_V[0]: R0.F4.B8 inv 1
	INT:PASS.IO_M[0].OMUX_BUF[0]: R0.F5.B2 inv 1
	INT:PASS.IO_M[10].LONG_H[2]: R0.F4.B23 inv 1
	INT:PASS.IO_M[10].OMUX_BUF[0]: R0.F6.B29 inv 1
	INT:PASS.IO_M[11].LONG_H[3]: R0.F4.B30 inv 1
	INT:PASS.IO_M[11].OMUX_BUF[1]: R0.F6.B19 inv 1
	INT:PASS.IO_M[12].LONG_H[4]: R0.F4.B0 inv 1
	INT:PASS.IO_M[12].OMUX_BUF[3]: R0.F6.B13 inv 1
	INT:PASS.IO_M[13].LONG_H[5]: R0.F4.B17 inv 1
	INT:PASS.IO_M[13].OMUX_BUF[0]: R0.F6.B11 inv 1
	INT:PASS.IO_M[14].LONG_H[6]: R0.F4.B18 inv 1
	INT:PASS.IO_M[14].OMUX_BUF[1]: R0.F5.B24 inv 1
	INT:PASS.IO_M[15].LONG_H[7]: R0.F5.B33 inv 1
	INT:PASS.IO_M[15].OMUX_BUF[2]: R0.F5.B26 inv 1
	INT:PASS.IO_M[1].LONG_V[1]: R0.F4.B9 inv 1
	INT:PASS.IO_M[1].OMUX_BUF[1]: R0.F5.B6 inv 1
	INT:PASS.IO_M[2].LONG_V[2]: R0.F4.B26 inv 1
	INT:PASS.IO_M[2].OMUX_BUF[2]: R0.F6.B26 inv 1
	INT:PASS.IO_M[3].LONG_V[3]: R0.F4.B27 inv 1
	INT:PASS.IO_M[3].OMUX_BUF[3]: R0.F5.B18 inv 1
	INT:PASS.IO_M[4].LONG_V[4]: R0.F4.B3 inv 1
	INT:PASS.IO_M[4].OMUX_BUF[1]: R0.F6.B5 inv 1
	INT:PASS.IO_M[5].LONG_V[5]: R0.F4.B14 inv 1
	INT:PASS.IO_M[5].OMUX_BUF[2]: R0.F5.B10 inv 1
	INT:PASS.IO_M[6].LONG_V[6]: R0.F4.B21 inv 1
	INT:PASS.IO_M[6].OMUX_BUF[3]: R0.F5.B14 inv 1
	INT:PASS.IO_M[7].LONG_V[7]: R0.F4.B32 inv 1
	INT:PASS.IO_M[7].OMUX_BUF[0]: R0.F5.B22 inv 1
	INT:PASS.IO_M[8].LONG_H[0]: R0.F4.B5 inv 1
	INT:PASS.IO_M[8].OMUX_BUF[2]: R0.F6.B9 inv 1
	INT:PASS.IO_M[9].LONG_H[1]: R0.F4.B12 inv 1
	INT:PASS.IO_M[9].OMUX_BUF[3]: R0.F5.B31 inv 1
	INT:PASS.LONG_H[0].OUT_TBUF[0]: R0.F4.B6 inv 1
	INT:PASS.LONG_H[1].OUT_TBUF[1]: R0.F4.B11 inv 1
	INT:PASS.LONG_H[2].OUT_TBUF[2]: R0.F4.B24 inv 1
	INT:PASS.LONG_H[3].OUT_TBUF[3]: R0.F4.B29 inv 1
	INT:PASS.LONG_H[4].OUT_TBUF[0]: R0.F4.B1 inv 1
	INT:PASS.LONG_H[5].OUT_TBUF[1]: R0.F4.B16 inv 1
	INT:PASS.LONG_H[6].OUT_TBUF[2]: R0.F4.B19 inv 1
	INT:PASS.LONG_H[7].OUT_TBUF[3]: R0.F5.B32 inv 1
	INT:PASS.LONG_V[0].OUT_TBUF[0]: R0.F4.B7 inv 1
	INT:PASS.LONG_V[1].OUT_TBUF[1]: R0.F4.B10 inv 1
	INT:PASS.LONG_V[2].OUT_TBUF[2]: R0.F4.B25 inv 1
	INT:PASS.LONG_V[3].OUT_TBUF[3]: R0.F4.B28 inv 1
	INT:PASS.LONG_V[4].OUT_TBUF[0]: R0.F4.B2 inv 1
	INT:PASS.LONG_V[5].OUT_TBUF[1]: R0.F4.B15 inv 1
	INT:PASS.LONG_V[6].OUT_TBUF[2]: R0.F4.B20 inv 1
	INT:PASS.LONG_V[7].OUT_TBUF[3]: R0.F4.B33 inv 1
	IO[0]:DELAYMUX: R0.F0.B5
		0: DELAY
		1: NODELAY
	IO[0]:INV.I: R0.F0.B4 inv 1
	IO[0]:INV.O: R0.F0.B3 inv 1
	IO[0]:INV.T: R0.F0.B1 inv 0
	IO[0]:PULL: R0.F0.B7 R0.F0.B8
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[0]:SLEW: R0.F0.B6
		1: FAST
		0: SLOW
	IO[1]:DELAYMUX: R0.F0.B10
		0: DELAY
		1: NODELAY
	IO[1]:INV.I: R0.F0.B11 inv 1
	IO[1]:INV.O: R0.F0.B12 inv 1
	IO[1]:INV.T: R0.F0.B14 inv 0
	IO[1]:PULL: R0.F0.B15 R0.F0.B16
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[1]:SLEW: R0.F0.B9
		1: FAST
		0: SLOW
	IO[2]:DELAYMUX: R0.F0.B21
		0: DELAY
		1: NODELAY
	IO[2]:INV.I: R0.F0.B20 inv 1
	IO[2]:INV.O: R0.F0.B19 inv 1
	IO[2]:INV.T: R0.F0.B17 inv 0
	IO[2]:PULL: R0.F0.B23 R0.F0.B24
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[2]:SLEW: R0.F0.B22
		1: FAST
		0: SLOW
	IO[3]:DELAYMUX: R0.F0.B26
		0: DELAY
		1: NODELAY
	IO[3]:INV.I: R0.F0.B27 inv 1
	IO[3]:INV.O: R0.F0.B28 inv 1
	IO[3]:INV.T: R0.F0.B30 inv 0
	IO[3]:PULL: R0.F0.B31 R0.F0.B32
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[3]:SLEW: R0.F0.B25
		1: FAST
		0: SLOW
	TBUF[0]:TMUX: R0.F4.B4
		1: NONE
		0: T
	TBUF[1]:TMUX: R0.F4.B13
		1: NONE
		0: T
	TBUF[2]:TMUX: R0.F4.B22
		1: NONE
		0: T
	TBUF[3]:TMUX: R0.F4.B31
		1: NONE
		0: T
}

bstile IO_N {
	INT:BIPASS.IO_M[0].DBL_V_N[0]: R0.F8.B14 inv 1
	INT:BIPASS.IO_M[0].SINGLE_IO_N_E[0]: R0.F9.B15 inv 0
	INT:BIPASS.IO_M[0].SINGLE_IO_N_W[0]: R0.F10.B15 inv 1
	INT:BIPASS.IO_M[10].SINGLE_IO_N_E[2]: R0.F9.B10 inv 0
	INT:BIPASS.IO_M[10].SINGLE_IO_N_W[3]: R0.F8.B9 inv 1
	INT:BIPASS.IO_M[10].SINGLE_S[10]: R0.F10.B10 inv 1
	INT:BIPASS.IO_M[11].SINGLE_IO_N_E[3]: R0.F9.B8 inv 0
	INT:BIPASS.IO_M[11].SINGLE_IO_N_W[4]: R0.F8.B7 inv 1
	INT:BIPASS.IO_M[11].SINGLE_S[11]: R0.F10.B8 inv 1
	INT:BIPASS.IO_M[12].DBL_V_M[0]: R0.F10.B6 inv 1
	INT:BIPASS.IO_M[12].SINGLE_IO_N_E[4]: R0.F9.B6 inv 0
	INT:BIPASS.IO_M[12].SINGLE_IO_N_W[5]: R0.F8.B5 inv 1
	INT:BIPASS.IO_M[13].DBL_V_M[1]: R0.F10.B4 inv 1
	INT:BIPASS.IO_M[13].SINGLE_IO_N_E[5]: R0.F9.B4 inv 0
	INT:BIPASS.IO_M[13].SINGLE_IO_N_W[6]: R0.F8.B3 inv 1
	INT:BIPASS.IO_M[14].SINGLE_IO_N_E[6]: R0.F9.B2 inv 0
	INT:BIPASS.IO_M[14].SINGLE_IO_N_W[7]: R0.F8.B1 inv 1
	INT:BIPASS.IO_M[15].SINGLE_IO_N_E[7]: R0.F9.B0 inv 0
	INT:BIPASS.IO_M[15].SINGLE_IO_N_W[0]: R0.F8.B15 inv 1
	INT:BIPASS.IO_M[1].SINGLE_IO_N_E[1]: R0.F9.B13 inv 0
	INT:BIPASS.IO_M[1].SINGLE_IO_N_W[1]: R0.F10.B13 inv 1
	INT:BIPASS.IO_M[1].SINGLE_S[1]: R0.F8.B12 inv 1
	INT:BIPASS.IO_M[2].SINGLE_IO_N_E[2]: R0.F9.B11 inv 0
	INT:BIPASS.IO_M[2].SINGLE_IO_N_W[2]: R0.F10.B11 inv 1
	INT:BIPASS.IO_M[2].SINGLE_S[2]: R0.F8.B10 inv 1
	INT:BIPASS.IO_M[3].SINGLE_IO_N_E[3]: R0.F9.B9 inv 0
	INT:BIPASS.IO_M[3].SINGLE_IO_N_W[3]: R0.F10.B9 inv 1
	INT:BIPASS.IO_M[3].SINGLE_S[3]: R0.F8.B8 inv 1
	INT:BIPASS.IO_M[4].SINGLE_IO_N_E[4]: R0.F9.B7 inv 0
	INT:BIPASS.IO_M[4].SINGLE_IO_N_W[4]: R0.F10.B7 inv 1
	INT:BIPASS.IO_M[4].SINGLE_S[4]: R0.F8.B6 inv 1
	INT:BIPASS.IO_M[5].SINGLE_IO_N_E[5]: R0.F9.B5 inv 0
	INT:BIPASS.IO_M[5].SINGLE_IO_N_W[5]: R0.F10.B5 inv 1
	INT:BIPASS.IO_M[5].SINGLE_S[5]: R0.F8.B4 inv 1
	INT:BIPASS.IO_M[6].DBL_V_N[1]: R0.F8.B2 inv 1
	INT:BIPASS.IO_M[6].SINGLE_IO_N_E[6]: R0.F9.B3 inv 0
	INT:BIPASS.IO_M[6].SINGLE_IO_N_W[6]: R0.F10.B3 inv 1
	INT:BIPASS.IO_M[7].SINGLE_IO_N_E[7]: R0.F9.B1 inv 0
	INT:BIPASS.IO_M[7].SINGLE_IO_N_W[7]: R0.F10.B1 inv 1
	INT:BIPASS.IO_M[7].SINGLE_S[7]: R0.F8.B0 inv 1
	INT:BIPASS.IO_M[8].SINGLE_IO_N_E[0]: R0.F9.B14 inv 0
	INT:BIPASS.IO_M[8].SINGLE_IO_N_W[1]: R0.F8.B13 inv 1
	INT:BIPASS.IO_M[8].SINGLE_S[8]: R0.F10.B14 inv 1
	INT:BIPASS.IO_M[9].SINGLE_IO_N_E[1]: R0.F9.B12 inv 0
	INT:BIPASS.IO_M[9].SINGLE_IO_N_W[2]: R0.F8.B11 inv 1
	INT:BIPASS.IO_M[9].SINGLE_S[9]: R0.F10.B12 inv 1
	INT:MUX.IMUX_GIN: R0.F0.B25 R0.F0.B23 R0.F0.B24 R0.F0.B21 R0.F0.B22
		11111: GCLK_NW
		01101: IO_M_BUF[12]
		01110: IO_M_BUF[13]
		00111: IO_M_BUF[6]
		01011: IO_M_BUF[7]
		01111: TIE_0
	INT:MUX.IMUX_IO_O[0]: R0.F2.B9 R0.F2.B13 R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B7 R0.F2.B8
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0011111: IO_M_BUF[4]
		0101111: IO_M_BUF[5]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_O[1]: R0.F3.B18 R0.F3.B14 R0.F3.B15 R0.F3.B16 R0.F3.B17 R0.F3.B20 R0.F3.B19
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_O[2]: R0.F2.B18 R0.F2.B14 R0.F2.B15 R0.F2.B16 R0.F2.B17 R0.F2.B20 R0.F2.B19
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_O[3]: R0.F3.B7 R0.F3.B13 R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B8 R0.F3.B9
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110101: IO_M_BUF[14]
		1111001: IO_M_BUF[15]
		0011111: IO_M_BUF[2]
		0101111: IO_M_BUF[3]
		0110111: IO_M_BUF[4]
		0111011: IO_M_BUF[5]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[0]: R0.F1.B6 R0.F1.B0 R0.F1.B1 R0.F1.B2 R0.F1.B3 R0.F1.B5 R0.F1.B4
		0011111: IO_M_BUF[0]
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: IO_M_BUF[9]
		1011110: OMUX_BUF_N[1]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[1]: R0.F0.B6 R0.F0.B0 R0.F0.B1 R0.F0.B2 R0.F0.B3 R0.F0.B5 R0.F0.B4
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[10]
		1101110: IO_M_BUF[11]
		1110110: IO_M_BUF[12]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1111010: OMUX_BUF_N[2]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[2]: R0.F1.B7 R0.F1.B13 R0.F1.B12 R0.F1.B11 R0.F1.B10 R0.F1.B8 R0.F1.B9
		0011111: IO_M_BUF[0]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1011110: OMUX_BUF_N[3]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[3]: R0.F0.B7 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B8 R0.F0.B9
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[14]
		1101110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1110110: IO_M_BUF[8]
		1111010: OMUX_BUF_N[0]
		1111111: TIE_0
	INT:MUX.IMUX_TS: R0.F2.B21 R0.F1.B24 R0.F1.B23 R0.F2.B22 R0.F1.B22 R0.F1.B21 R0.F2.B23
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[10]
		1101110: IO_M_BUF[11]
		1111010: IO_M_BUF[14]
		1111100: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		1110011: IO_M_BUF[2]
		1110101: IO_M_BUF[3]
		1010111: IO_M_BUF[4]
		1100111: IO_M_BUF[5]
		0111011: IO_M_BUF[6]
		0111101: IO_M_BUF[7]
		1111111: TIE_0
	INT:MUX.OMUX[0]: R0.F1.B19 R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F1.B17 R0.F1.B18 R0.F1.B20
		0011111: IO_M_BUF[0]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		1110101: IO_M_BUF[14]
		1111001: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[1]: R0.F0.B19 R0.F0.B16 R0.F0.B17 R0.F0.B14 R0.F0.B15 R0.F0.B18 R0.F0.B20
		1011101: IO_M_BUF[14]
		1101101: IO_M_BUF[15]
		0011111: IO_M_BUF[2]
		0101111: IO_M_BUF[3]
		0110111: IO_M_BUF[4]
		0111011: IO_M_BUF[5]
		1110101: IO_M_BUF[8]
		1111001: IO_M_BUF[9]
		1110110: OUT_IO_I[0]
		1111010: OUT_IO_I[1]
		1011110: OUT_IO_I[2]
		1101110: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[2]: R0.F3.B5 R0.F3.B0 R0.F3.B1 R0.F3.B2 R0.F3.B3 R0.F3.B4 R0.F3.B6
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		0011111: IO_M_BUF[4]
		0101111: IO_M_BUF[5]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[3]: R0.F2.B5 R0.F2.B0 R0.F2.B1 R0.F2.B2 R0.F2.B3 R0.F2.B4 R0.F2.B6
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:PASS.IO_M[0].LONG_H[0]: R0.F7.B17 inv 1
	INT:PASS.IO_M[0].OMUX_BUF[0]: R0.F5.B11 inv 1
	INT:PASS.IO_M[10].LONG_V[2]: R0.F7.B11 inv 1
	INT:PASS.IO_M[10].OMUX_BUF[0]: R0.F5.B10 inv 1
	INT:PASS.IO_M[11].LONG_V[3]: R0.F6.B9 inv 0
	INT:PASS.IO_M[11].OMUX_BUF[1]: R0.F5.B8 inv 1
	INT:PASS.IO_M[12].LONG_V[4]: R0.F6.B7 inv 0
	INT:PASS.IO_M[12].OMUX_BUF[3]: R0.F5.B6 inv 1
	INT:PASS.IO_M[13].LONG_V[5]: R0.F6.B4 inv 0
	INT:PASS.IO_M[13].OMUX_BUF[0]: R0.F5.B4 inv 1
	INT:PASS.IO_M[14].LONG_V[6]: R0.F6.B2 inv 0
	INT:PASS.IO_M[14].OMUX_BUF[1]: R0.F5.B2 inv 1
	INT:PASS.IO_M[14].OUT_TOP_COUT: R0.F10.B2 inv 1
	INT:PASS.IO_M[15].LONG_V[7]: R0.F7.B0 inv 1
	INT:PASS.IO_M[15].OMUX_BUF[2]: R0.F5.B0 inv 1
	INT:PASS.IO_M[1].LONG_H[1]: R0.F6.B15 inv 0
	INT:PASS.IO_M[1].OMUX_BUF[1]: R0.F5.B9 inv 1
	INT:PASS.IO_M[2].LONG_H[2]: R0.F6.B13 inv 0
	INT:PASS.IO_M[2].OMUX_BUF[2]: R0.F5.B15 inv 1
	INT:PASS.IO_M[3].LONG_H[3]: R0.F6.B10 inv 0
	INT:PASS.IO_M[3].OMUX_BUF[3]: R0.F5.B13 inv 1
	INT:PASS.IO_M[4].LONG_H[4]: R0.F6.B8 inv 0
	INT:PASS.IO_M[4].OMUX_BUF[1]: R0.F5.B3 inv 1
	INT:PASS.IO_M[5].LONG_H[5]: R0.F7.B6 inv 1
	INT:PASS.IO_M[5].OMUX_BUF[2]: R0.F5.B1 inv 1
	INT:PASS.IO_M[6].LONG_H[6]: R0.F7.B4 inv 1
	INT:PASS.IO_M[6].OMUX_BUF[3]: R0.F5.B7 inv 1
	INT:PASS.IO_M[7].LONG_H[7]: R0.F7.B1 inv 1
	INT:PASS.IO_M[7].OMUX_BUF[0]: R0.F5.B5 inv 1
	INT:PASS.IO_M[8].LONG_V[0]: R0.F7.B16 inv 1
	INT:PASS.IO_M[8].OMUX_BUF[2]: R0.F5.B14 inv 1
	INT:PASS.IO_M[9].LONG_V[1]: R0.F7.B13 inv 1
	INT:PASS.IO_M[9].OMUX_BUF[3]: R0.F5.B12 inv 1
	INT:PASS.LONG_H[0].OUT_TBUF[0]: R0.F6.B17 inv 0
	INT:PASS.LONG_H[1].OUT_TBUF[1]: R0.F6.B14 inv 0
	INT:PASS.LONG_H[2].OUT_TBUF[2]: R0.F6.B12 inv 0
	INT:PASS.LONG_H[3].OUT_TBUF[3]: R0.F7.B10 inv 1
	INT:PASS.LONG_H[4].OUT_TBUF[0]: R0.F7.B8 inv 1
	INT:PASS.LONG_H[5].OUT_TBUF[1]: R0.F7.B5 inv 1
	INT:PASS.LONG_H[6].OUT_TBUF[2]: R0.F7.B3 inv 1
	INT:PASS.LONG_H[7].OUT_TBUF[3]: R0.F6.B1 inv 0
	INT:PASS.LONG_V[0].OUT_TBUF[0]: R0.F6.B16 inv 0
	INT:PASS.LONG_V[1].OUT_TBUF[1]: R0.F7.B14 inv 1
	INT:PASS.LONG_V[2].OUT_TBUF[2]: R0.F7.B12 inv 1
	INT:PASS.LONG_V[3].OUT_TBUF[3]: R0.F7.B9 inv 1
	INT:PASS.LONG_V[4].OUT_TBUF[0]: R0.F7.B7 inv 1
	INT:PASS.LONG_V[5].OUT_TBUF[1]: R0.F6.B5 inv 0
	INT:PASS.LONG_V[6].OUT_TBUF[2]: R0.F6.B3 inv 0
	INT:PASS.LONG_V[7].OUT_TBUF[3]: R0.F6.B0 inv 0
	IO[0]:DELAYMUX: R0.F5.B18
		0: DELAY
		1: NODELAY
	IO[0]:INV.I: R0.F5.B17 inv 1
	IO[0]:INV.T: R0.F5.B16 inv 0
	IO[0]:OMUX: R0.F9.B21 R0.F8.B21 R0.F9.B20 R0.F10.B20
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[0]:PULL: R0.F0.B26 R0.F1.B25
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[0]:SLEW: R0.F1.B26
		1: FAST
		0: SLOW
	IO[1]:DELAYMUX: R0.F5.B22
		0: DELAY
		1: NODELAY
	IO[1]:INV.I: R0.F5.B20 inv 1
	IO[1]:INV.T: R0.F5.B19 inv 0
	IO[1]:OMUX: R0.F5.B21 R0.F5.B23 R0.F8.B20 R0.F7.B20
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[1]:PULL: R0.F7.B19 R0.F6.B19
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[1]:SLEW: R0.F7.B18
		1: FAST
		0: SLOW
	IO[2]:DELAYMUX: R0.F7.B23
		0: DELAY
		1: NODELAY
	IO[2]:INV.I: R0.F6.B20 inv 1
	IO[2]:INV.T: R0.F6.B21 inv 0
	IO[2]:OMUX: R0.F6.B22 R0.F6.B23 R0.F7.B21 R0.F7.B22
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[2]:PULL: R0.F8.B18 R0.F8.B19
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[2]:SLEW: R0.F9.B18
		1: FAST
		0: SLOW
	IO[3]:DELAYMUX: R0.F10.B23
		0: DELAY
		1: NODELAY
	IO[3]:INV.I: R0.F10.B22 inv 1
	IO[3]:INV.T: R0.F10.B21 inv 0
	IO[3]:OMUX: R0.F9.B22 R0.F8.B22 R0.F8.B23 R0.F9.B23
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[3]:PULL: R0.F10.B16 R0.F10.B19
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[3]:SLEW: R0.F9.B19
		1: FAST
		0: SLOW
	TBUF[0]:TMUX: R0.F7.B15
		1: NONE
		0: T
	TBUF[1]:TMUX: R0.F6.B11
		0: NONE
		1: T
	TBUF[2]:TMUX: R0.F6.B6
		0: NONE
		1: T
	TBUF[3]:TMUX: R0.F7.B2
		1: NONE
		0: T
}

bstile IO_S {
	INT:BIPASS.IO_M[0].DBL_V_S[0]: R0.F8.B13 inv 1
	INT:BIPASS.IO_M[0].SINGLE_IO_S_E[0]: R0.F9.B12 inv 0
	INT:BIPASS.IO_M[0].SINGLE_IO_S_W[0]: R0.F10.B12 inv 1
	INT:BIPASS.IO_M[10].SINGLE_IO_S_E[2]: R0.F9.B17 inv 0
	INT:BIPASS.IO_M[10].SINGLE_IO_S_W[3]: R0.F8.B18 inv 1
	INT:BIPASS.IO_M[10].SINGLE_N[10]: R0.F10.B17 inv 1
	INT:BIPASS.IO_M[11].SINGLE_IO_S_E[3]: R0.F9.B19 inv 0
	INT:BIPASS.IO_M[11].SINGLE_IO_S_W[4]: R0.F8.B20 inv 1
	INT:BIPASS.IO_M[11].SINGLE_N[11]: R0.F10.B19 inv 1
	INT:BIPASS.IO_M[12].DBL_V_M[0]: R0.F10.B21 inv 1
	INT:BIPASS.IO_M[12].SINGLE_IO_S_E[4]: R0.F9.B21 inv 0
	INT:BIPASS.IO_M[12].SINGLE_IO_S_W[5]: R0.F8.B22 inv 1
	INT:BIPASS.IO_M[13].DBL_V_M[1]: R0.F10.B23 inv 1
	INT:BIPASS.IO_M[13].SINGLE_IO_S_E[5]: R0.F9.B23 inv 0
	INT:BIPASS.IO_M[13].SINGLE_IO_S_W[6]: R0.F8.B24 inv 1
	INT:BIPASS.IO_M[14].SINGLE_IO_S_E[6]: R0.F9.B25 inv 0
	INT:BIPASS.IO_M[14].SINGLE_IO_S_W[7]: R0.F8.B26 inv 1
	INT:BIPASS.IO_M[15].SINGLE_IO_S_E[7]: R0.F9.B27 inv 0
	INT:BIPASS.IO_M[15].SINGLE_IO_S_W[0]: R0.F8.B12 inv 1
	INT:BIPASS.IO_M[1].SINGLE_IO_S_E[1]: R0.F9.B14 inv 0
	INT:BIPASS.IO_M[1].SINGLE_IO_S_W[1]: R0.F10.B14 inv 1
	INT:BIPASS.IO_M[1].SINGLE_N[1]: R0.F8.B15 inv 1
	INT:BIPASS.IO_M[2].SINGLE_IO_S_E[2]: R0.F9.B16 inv 0
	INT:BIPASS.IO_M[2].SINGLE_IO_S_W[2]: R0.F10.B16 inv 1
	INT:BIPASS.IO_M[2].SINGLE_N[2]: R0.F8.B17 inv 1
	INT:BIPASS.IO_M[3].SINGLE_IO_S_E[3]: R0.F9.B18 inv 0
	INT:BIPASS.IO_M[3].SINGLE_IO_S_W[3]: R0.F10.B18 inv 1
	INT:BIPASS.IO_M[3].SINGLE_N[3]: R0.F8.B19 inv 1
	INT:BIPASS.IO_M[4].SINGLE_IO_S_E[4]: R0.F9.B20 inv 0
	INT:BIPASS.IO_M[4].SINGLE_IO_S_W[4]: R0.F10.B20 inv 1
	INT:BIPASS.IO_M[4].SINGLE_N[4]: R0.F8.B21 inv 1
	INT:BIPASS.IO_M[5].SINGLE_IO_S_E[5]: R0.F9.B22 inv 0
	INT:BIPASS.IO_M[5].SINGLE_IO_S_W[5]: R0.F10.B22 inv 1
	INT:BIPASS.IO_M[5].SINGLE_N[5]: R0.F8.B23 inv 1
	INT:BIPASS.IO_M[6].DBL_V_S[1]: R0.F8.B25 inv 1
	INT:BIPASS.IO_M[6].SINGLE_IO_S_E[6]: R0.F9.B24 inv 0
	INT:BIPASS.IO_M[6].SINGLE_IO_S_W[6]: R0.F10.B24 inv 1
	INT:BIPASS.IO_M[7].SINGLE_IO_S_E[7]: R0.F9.B26 inv 0
	INT:BIPASS.IO_M[7].SINGLE_IO_S_W[7]: R0.F10.B26 inv 1
	INT:BIPASS.IO_M[7].SINGLE_N[7]: R0.F8.B27 inv 1
	INT:BIPASS.IO_M[8].SINGLE_IO_S_E[0]: R0.F9.B13 inv 0
	INT:BIPASS.IO_M[8].SINGLE_IO_S_W[1]: R0.F8.B14 inv 1
	INT:BIPASS.IO_M[8].SINGLE_N[8]: R0.F10.B13 inv 1
	INT:BIPASS.IO_M[9].SINGLE_IO_S_E[1]: R0.F9.B15 inv 0
	INT:BIPASS.IO_M[9].SINGLE_IO_S_W[2]: R0.F8.B16 inv 1
	INT:BIPASS.IO_M[9].SINGLE_N[9]: R0.F10.B15 inv 1
	INT:MUX.IMUX_BOT_CIN: R0.F10.B25
		0: IO_M[14]
		1: NONE
	INT:MUX.IMUX_GIN: R0.F0.B2 R0.F0.B4 R0.F0.B3 R0.F0.B6 R0.F0.B5
		11111: GCLK_SE
		01101: IO_M_BUF[12]
		01110: IO_M_BUF[13]
		00111: IO_M_BUF[6]
		01011: IO_M_BUF[7]
		01111: TIE_0
	INT:MUX.IMUX_IO_O[0]: R0.F2.B18 R0.F2.B14 R0.F2.B15 R0.F2.B16 R0.F2.B17 R0.F2.B20 R0.F2.B19
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0011111: IO_M_BUF[4]
		0101111: IO_M_BUF[5]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_O[1]: R0.F3.B9 R0.F3.B13 R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B7 R0.F3.B8
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_O[2]: R0.F2.B9 R0.F2.B13 R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B7 R0.F2.B8
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_O[3]: R0.F3.B20 R0.F3.B14 R0.F3.B15 R0.F3.B16 R0.F3.B17 R0.F3.B19 R0.F3.B18
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		1011110: IO_M_BUF[12]
		1101110: IO_M_BUF[13]
		1110101: IO_M_BUF[14]
		1111001: IO_M_BUF[15]
		0011111: IO_M_BUF[2]
		0101111: IO_M_BUF[3]
		0110111: IO_M_BUF[4]
		0111011: IO_M_BUF[5]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[0]: R0.F1.B21 R0.F1.B27 R0.F1.B26 R0.F1.B25 R0.F1.B24 R0.F1.B22 R0.F1.B23
		0011111: IO_M_BUF[0]
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: IO_M_BUF[9]
		1011110: OMUX_BUF_S[1]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[1]: R0.F0.B21 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B24 R0.F0.B22 R0.F0.B23
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[10]
		1101110: IO_M_BUF[11]
		1110110: IO_M_BUF[12]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1111010: OMUX_BUF_S[2]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[2]: R0.F1.B20 R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F1.B17 R0.F1.B19 R0.F1.B18
		0011111: IO_M_BUF[0]
		1101110: IO_M_BUF[13]
		1110110: IO_M_BUF[14]
		1111010: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1011110: OMUX_BUF_S[3]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[3]: R0.F0.B20 R0.F0.B14 R0.F0.B15 R0.F0.B16 R0.F0.B17 R0.F0.B19 R0.F0.B18
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[14]
		1101110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1110110: IO_M_BUF[8]
		1111010: OMUX_BUF_S[0]
		1111111: TIE_0
	INT:MUX.IMUX_TS: R0.F2.B6 R0.F1.B3 R0.F1.B4 R0.F2.B5 R0.F1.B5 R0.F1.B6 R0.F2.B4
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[10]
		1101110: IO_M_BUF[11]
		1111010: IO_M_BUF[14]
		1111100: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		1110011: IO_M_BUF[2]
		1110101: IO_M_BUF[3]
		1010111: IO_M_BUF[4]
		1100111: IO_M_BUF[5]
		0111011: IO_M_BUF[6]
		0111101: IO_M_BUF[7]
		1111111: TIE_0
	INT:MUX.OMUX[0]: R0.F1.B8 R0.F1.B13 R0.F1.B12 R0.F1.B11 R0.F1.B10 R0.F1.B9 R0.F1.B7
		0011111: IO_M_BUF[0]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		1110101: IO_M_BUF[14]
		1111001: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[1]: R0.F0.B8 R0.F0.B11 R0.F0.B10 R0.F0.B13 R0.F0.B12 R0.F0.B9 R0.F0.B7
		1011101: IO_M_BUF[14]
		1101101: IO_M_BUF[15]
		0011111: IO_M_BUF[2]
		0101111: IO_M_BUF[3]
		0110111: IO_M_BUF[4]
		0111011: IO_M_BUF[5]
		1110101: IO_M_BUF[8]
		1111001: IO_M_BUF[9]
		1110110: OUT_IO_I[0]
		1111010: OUT_IO_I[1]
		1011110: OUT_IO_I[2]
		1101110: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[2]: R0.F3.B22 R0.F3.B27 R0.F3.B26 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B21
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		0011111: IO_M_BUF[4]
		0101111: IO_M_BUF[5]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[3]: R0.F2.B22 R0.F2.B27 R0.F2.B26 R0.F2.B25 R0.F2.B24 R0.F2.B23 R0.F2.B21
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:PASS.IO_M[0].LONG_H[0]: R0.F7.B10 inv 1
	INT:PASS.IO_M[0].OMUX_BUF[0]: R0.F5.B16 inv 1
	INT:PASS.IO_M[10].LONG_V[2]: R0.F7.B16 inv 1
	INT:PASS.IO_M[10].OMUX_BUF[0]: R0.F5.B17 inv 1
	INT:PASS.IO_M[11].LONG_V[3]: R0.F6.B18 inv 0
	INT:PASS.IO_M[11].OMUX_BUF[1]: R0.F5.B19 inv 1
	INT:PASS.IO_M[12].LONG_V[4]: R0.F6.B20 inv 0
	INT:PASS.IO_M[12].OMUX_BUF[3]: R0.F5.B21 inv 1
	INT:PASS.IO_M[13].LONG_V[5]: R0.F6.B23 inv 0
	INT:PASS.IO_M[13].OMUX_BUF[0]: R0.F5.B23 inv 1
	INT:PASS.IO_M[14].LONG_V[6]: R0.F6.B25 inv 0
	INT:PASS.IO_M[14].OMUX_BUF[1]: R0.F5.B25 inv 1
	INT:PASS.IO_M[15].LONG_V[7]: R0.F7.B27 inv 1
	INT:PASS.IO_M[15].OMUX_BUF[2]: R0.F5.B27 inv 1
	INT:PASS.IO_M[1].LONG_H[1]: R0.F6.B12 inv 0
	INT:PASS.IO_M[1].OMUX_BUF[1]: R0.F5.B18 inv 1
	INT:PASS.IO_M[2].LONG_H[2]: R0.F6.B14 inv 0
	INT:PASS.IO_M[2].OMUX_BUF[2]: R0.F5.B12 inv 1
	INT:PASS.IO_M[3].LONG_H[3]: R0.F6.B17 inv 0
	INT:PASS.IO_M[3].OMUX_BUF[3]: R0.F5.B14 inv 1
	INT:PASS.IO_M[4].LONG_H[4]: R0.F6.B19 inv 0
	INT:PASS.IO_M[4].OMUX_BUF[1]: R0.F5.B24 inv 1
	INT:PASS.IO_M[5].LONG_H[5]: R0.F7.B21 inv 1
	INT:PASS.IO_M[5].OMUX_BUF[2]: R0.F5.B26 inv 1
	INT:PASS.IO_M[6].LONG_H[6]: R0.F7.B23 inv 1
	INT:PASS.IO_M[6].OMUX_BUF[3]: R0.F5.B20 inv 1
	INT:PASS.IO_M[7].LONG_H[7]: R0.F7.B26 inv 1
	INT:PASS.IO_M[7].OMUX_BUF[0]: R0.F5.B22 inv 1
	INT:PASS.IO_M[8].LONG_V[0]: R0.F7.B11 inv 1
	INT:PASS.IO_M[8].OMUX_BUF[2]: R0.F5.B13 inv 1
	INT:PASS.IO_M[9].LONG_V[1]: R0.F7.B14 inv 1
	INT:PASS.IO_M[9].OMUX_BUF[3]: R0.F5.B15 inv 1
	INT:PASS.LONG_H[0].OUT_TBUF[0]: R0.F6.B10 inv 0
	INT:PASS.LONG_H[1].OUT_TBUF[1]: R0.F6.B13 inv 0
	INT:PASS.LONG_H[2].OUT_TBUF[2]: R0.F6.B15 inv 0
	INT:PASS.LONG_H[3].OUT_TBUF[3]: R0.F7.B17 inv 1
	INT:PASS.LONG_H[4].OUT_TBUF[0]: R0.F7.B19 inv 1
	INT:PASS.LONG_H[5].OUT_TBUF[1]: R0.F7.B22 inv 1
	INT:PASS.LONG_H[6].OUT_TBUF[2]: R0.F7.B24 inv 1
	INT:PASS.LONG_H[7].OUT_TBUF[3]: R0.F6.B26 inv 0
	INT:PASS.LONG_V[0].OUT_TBUF[0]: R0.F6.B11 inv 0
	INT:PASS.LONG_V[1].OUT_TBUF[1]: R0.F7.B13 inv 1
	INT:PASS.LONG_V[2].OUT_TBUF[2]: R0.F7.B15 inv 1
	INT:PASS.LONG_V[3].OUT_TBUF[3]: R0.F7.B18 inv 1
	INT:PASS.LONG_V[4].OUT_TBUF[0]: R0.F7.B20 inv 1
	INT:PASS.LONG_V[5].OUT_TBUF[1]: R0.F6.B22 inv 0
	INT:PASS.LONG_V[6].OUT_TBUF[2]: R0.F6.B24 inv 0
	INT:PASS.LONG_V[7].OUT_TBUF[3]: R0.F6.B27 inv 0
	IO[0]:DELAYMUX: R0.F5.B9
		0: DELAY
		1: NODELAY
	IO[0]:INV.I: R0.F5.B10 inv 1
	IO[0]:INV.T: R0.F5.B11 inv 0
	IO[0]:OMUX: R0.F9.B6 R0.F8.B6 R0.F9.B7 R0.F10.B7
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[0]:PULL: R0.F0.B1 R0.F1.B2
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[0]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	IO[1]:DELAYMUX: R0.F5.B5
		0: DELAY
		1: NODELAY
	IO[1]:INV.I: R0.F5.B7 inv 1
	IO[1]:INV.T: R0.F5.B8 inv 0
	IO[1]:OMUX: R0.F5.B6 R0.F5.B4 R0.F8.B7 R0.F7.B7
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[1]:PULL: R0.F7.B8 R0.F6.B8
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[1]:SLEW: R0.F7.B9
		1: FAST
		0: SLOW
	IO[2]:DELAYMUX: R0.F7.B4
		0: DELAY
		1: NODELAY
	IO[2]:INV.I: R0.F6.B7 inv 1
	IO[2]:INV.T: R0.F6.B6 inv 0
	IO[2]:OMUX: R0.F6.B5 R0.F6.B4 R0.F7.B6 R0.F7.B5
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[2]:PULL: R0.F8.B9 R0.F8.B8
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[2]:SLEW: R0.F9.B9
		1: FAST
		0: SLOW
	IO[3]:DELAYMUX: R0.F10.B4
		0: DELAY
		1: NODELAY
	IO[3]:INV.I: R0.F10.B5 inv 1
	IO[3]:INV.T: R0.F10.B6 inv 0
	IO[3]:OMUX: R0.F9.B5 R0.F8.B5 R0.F8.B4 R0.F9.B4
		0001: INT
		0010: INT.INV
		0100: OMUX
		1000: OMUX.INV
	IO[3]:PULL: R0.F10.B11 R0.F10.B8
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[3]:SLEW: R0.F9.B8
		1: FAST
		0: SLOW
	SCANTEST:OUT: R0.F3.B4 R0.F3.B5 R0.F3.B6
		111: SCANPASS
		010: VI
		001: XI
		000: YI
		011: ZI
	TBUF[0]:TMUX: R0.F7.B12
		1: NONE
		0: T
	TBUF[1]:TMUX: R0.F6.B16
		0: NONE
		1: T
	TBUF[2]:TMUX: R0.F6.B21
		0: NONE
		1: T
	TBUF[3]:TMUX: R0.F7.B25
		1: NONE
		0: T
}

bstile IO_W {
	INT:BIPASS.IO_M[0].DBL_H_W[0]: R0.F1.B0 inv 1
	INT:BIPASS.IO_M[0].SINGLE_IO_W_N[0]: R0.F0.B2 inv 1
	INT:BIPASS.IO_M[0].SINGLE_IO_W_S[0]: R0.F0.B0 inv 1
	INT:BIPASS.IO_M[10].SINGLE_E[10]: R0.F1.B28 inv 1
	INT:BIPASS.IO_M[10].SINGLE_IO_W_N[3]: R0.F1.B29 inv 1
	INT:BIPASS.IO_M[10].SINGLE_IO_W_S[2]: R0.F0.B27 inv 1
	INT:BIPASS.IO_M[11].SINGLE_E[11]: R0.F0.B17 inv 1
	INT:BIPASS.IO_M[11].SINGLE_IO_W_N[4]: R0.F1.B19 inv 1
	INT:BIPASS.IO_M[11].SINGLE_IO_W_S[3]: R0.F1.B17 inv 1
	INT:BIPASS.IO_M[12].DBL_H_M[0]: R0.F1.B3 inv 1
	INT:BIPASS.IO_M[12].SINGLE_IO_W_N[5]: R0.F1.B13 inv 1
	INT:BIPASS.IO_M[12].SINGLE_IO_W_S[4]: R0.F0.B3 inv 1
	INT:BIPASS.IO_M[13].DBL_H_M[1]: R0.F0.B15 inv 1
	INT:BIPASS.IO_M[13].SINGLE_IO_W_N[6]: R0.F1.B15 inv 1
	INT:BIPASS.IO_M[13].SINGLE_IO_W_S[5]: R0.F1.B11 inv 1
	INT:BIPASS.IO_M[14].SINGLE_IO_W_N[7]: R0.F1.B23 inv 1
	INT:BIPASS.IO_M[14].SINGLE_IO_W_S[6]: R0.F0.B24 inv 1
	INT:BIPASS.IO_M[15].SINGLE_IO_W_N[0]: R0.F0.B21 inv 1
	INT:BIPASS.IO_M[15].SINGLE_IO_W_S[7]: R0.F1.B21 inv 1
	INT:BIPASS.IO_M[1].SINGLE_E[1]: R0.F1.B8 inv 1
	INT:BIPASS.IO_M[1].SINGLE_IO_W_N[1]: R0.F0.B8 inv 1
	INT:BIPASS.IO_M[1].SINGLE_IO_W_S[1]: R0.F0.B6 inv 1
	INT:BIPASS.IO_M[2].SINGLE_E[2]: R0.F0.B30 inv 1
	INT:BIPASS.IO_M[2].SINGLE_IO_W_N[2]: R0.F1.B30 inv 1
	INT:BIPASS.IO_M[2].SINGLE_IO_W_S[2]: R0.F1.B27 inv 1
	INT:BIPASS.IO_M[3].SINGLE_E[3]: R0.F1.B16 inv 1
	INT:BIPASS.IO_M[3].SINGLE_IO_W_N[3]: R0.F0.B18 inv 1
	INT:BIPASS.IO_M[3].SINGLE_IO_W_S[3]: R0.F0.B16 inv 1
	INT:BIPASS.IO_M[4].SINGLE_E[4]: R0.F0.B4 inv 1
	INT:BIPASS.IO_M[4].SINGLE_IO_W_N[4]: R0.F1.B5 inv 1
	INT:BIPASS.IO_M[4].SINGLE_IO_W_S[4]: R0.F1.B4 inv 1
	INT:BIPASS.IO_M[5].SINGLE_E[5]: R0.F1.B12 inv 1
	INT:BIPASS.IO_M[5].SINGLE_IO_W_N[5]: R0.F0.B12 inv 1
	INT:BIPASS.IO_M[5].SINGLE_IO_W_S[5]: R0.F0.B10 inv 1
	INT:BIPASS.IO_M[6].DBL_H_W[1]: R0.F0.B25 inv 1
	INT:BIPASS.IO_M[6].SINGLE_IO_W_N[6]: R0.F0.B14 inv 1
	INT:BIPASS.IO_M[6].SINGLE_IO_W_S[6]: R0.F1.B25 inv 1
	INT:BIPASS.IO_M[7].SINGLE_E[7]: R0.F1.B20 inv 1
	INT:BIPASS.IO_M[7].SINGLE_IO_W_N[7]: R0.F0.B22 inv 1
	INT:BIPASS.IO_M[7].SINGLE_IO_W_S[7]: R0.F0.B20 inv 1
	INT:BIPASS.IO_M[8].SINGLE_E[8]: R0.F0.B1 inv 1
	INT:BIPASS.IO_M[8].SINGLE_IO_W_N[1]: R0.F1.B9 inv 1
	INT:BIPASS.IO_M[8].SINGLE_IO_W_S[0]: R0.F1.B1 inv 1
	INT:BIPASS.IO_M[9].SINGLE_E[9]: R0.F0.B7 inv 1
	INT:BIPASS.IO_M[9].SINGLE_IO_W_N[2]: R0.F0.B31 inv 1
	INT:BIPASS.IO_M[9].SINGLE_IO_W_S[1]: R0.F1.B7 inv 1
	INT:MUX.IMUX_GIN: R0.F5.B33 R0.F4.B32 R0.F4.B33 R0.F5.B32 R0.F4.B31
		11111: GCLK_SW
		01101: IO_M_BUF[12]
		01110: IO_M_BUF[13]
		00111: IO_M_BUF[6]
		01011: IO_M_BUF[7]
		01111: TIE_0
	INT:MUX.IMUX_IO_O[0]: R0.F5.B24 R0.F3.B21 R0.F3.B22 R0.F4.B21 R0.F4.B22 R0.F5.B22 R0.F5.B23 R0.F6.B2
		11101011: IO_M_BUF[10]
		11110011: IO_M_BUF[11]
		10111101: IO_M_BUF[12]
		11011101: IO_M_BUF[13]
		11101101: IO_M_BUF[14]
		11110101: IO_M_BUF[15]
		00111111: IO_M_BUF[4]
		01011111: IO_M_BUF[5]
		01101111: IO_M_BUF[6]
		01110111: IO_M_BUF[7]
		10111011: IO_M_BUF[8]
		11011011: IO_M_BUF[9]
		11111110: OMUX_BUF_W[0]
		11111111: TIE_0
	INT:MUX.IMUX_IO_O[1]: R0.F4.B23 R0.F3.B26 R0.F3.B23 R0.F4.B24 R0.F3.B24 R0.F5.B26 R0.F5.B25 R0.F6.B13
		00111111: IO_M_BUF[0]
		11101011: IO_M_BUF[10]
		11110011: IO_M_BUF[11]
		10111101: IO_M_BUF[12]
		11011101: IO_M_BUF[13]
		11101101: IO_M_BUF[14]
		11110101: IO_M_BUF[15]
		01011111: IO_M_BUF[1]
		01101111: IO_M_BUF[6]
		01110111: IO_M_BUF[7]
		10111011: IO_M_BUF[8]
		11011011: IO_M_BUF[9]
		11111110: OMUX_BUF_W[1]
		11111111: TIE_0
	INT:MUX.IMUX_IO_O[2]: R0.F3.B28 R0.F3.B27 R0.F4.B27 R0.F3.B25 R0.F4.B26 R0.F5.B27 R0.F5.B28 R0.F6.B18
		00111111: IO_M_BUF[0]
		11101011: IO_M_BUF[10]
		11110011: IO_M_BUF[11]
		10111101: IO_M_BUF[12]
		11011101: IO_M_BUF[13]
		11101101: IO_M_BUF[14]
		11110101: IO_M_BUF[15]
		01011111: IO_M_BUF[1]
		01101111: IO_M_BUF[2]
		01110111: IO_M_BUF[3]
		10111011: IO_M_BUF[8]
		11011011: IO_M_BUF[9]
		11111110: OMUX_BUF_W[2]
		11111111: TIE_0
	INT:MUX.IMUX_IO_O[3]: R0.F5.B29 R0.F4.B28 R0.F4.B29 R0.F4.B30 R0.F3.B31 R0.F5.B31 R0.F5.B30 R0.F6.B29
		10111011: IO_M_BUF[10]
		11011011: IO_M_BUF[11]
		11110101: IO_M_BUF[12]
		11101101: IO_M_BUF[13]
		10111101: IO_M_BUF[14]
		11011101: IO_M_BUF[15]
		00111111: IO_M_BUF[2]
		01011111: IO_M_BUF[3]
		01101111: IO_M_BUF[4]
		01110111: IO_M_BUF[5]
		11110011: IO_M_BUF[8]
		11101011: IO_M_BUF[9]
		11111110: OMUX_BUF_W[3]
		11111111: TIE_0
	INT:MUX.IMUX_IO_T[0]: R0.F5.B0 R0.F3.B0 R0.F3.B1 R0.F4.B1 R0.F4.B0 R0.F5.B1 R0.F5.B2
		0011111: IO_M_BUF[0]
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: IO_M_BUF[9]
		1011110: OMUX_BUF_W[1]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[1]: R0.F3.B3 R0.F4.B2 R0.F3.B4 R0.F3.B2 R0.F4.B3 R0.F5.B3 R0.F5.B4
		0011111: IO_M_BUF[0]
		1110110: IO_M_BUF[10]
		1111010: IO_M_BUF[11]
		1101110: IO_M_BUF[12]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1011110: OMUX_BUF_W[2]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[2]: R0.F5.B6 R0.F3.B12 R0.F3.B6 R0.F4.B4 R0.F4.B5 R0.F5.B5 R0.F3.B5
		0011111: IO_M_BUF[0]
		1011110: IO_M_BUF[13]
		1111010: IO_M_BUF[14]
		1110110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: OMUX_BUF_W[3]
		1111111: TIE_0
	INT:MUX.IMUX_IO_T[3]: R0.F5.B7 R0.F4.B6 R0.F3.B8 R0.F3.B7 R0.F4.B7 R0.F5.B8 R0.F4.B8
		0011111: IO_M_BUF[0]
		1111010: IO_M_BUF[14]
		1110110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1101110: IO_M_BUF[8]
		1011110: OMUX_BUF_W[0]
		1111111: TIE_0
	INT:MUX.IMUX_TS: R0.F5.B10 R0.F4.B11 R0.F3.B10 R0.F3.B9 R0.F4.B10 R0.F5.B9 R0.F4.B9
		0011111: IO_M_BUF[0]
		1101110: IO_M_BUF[10]
		1011110: IO_M_BUF[11]
		1111010: IO_M_BUF[14]
		1110110: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011101: IO_M_BUF[4]
		1101101: IO_M_BUF[5]
		1110101: IO_M_BUF[6]
		1111001: IO_M_BUF[7]
		1111111: TIE_0
	INT:MUX.OMUX[0]: R0.F5.B15 R0.F4.B14 R0.F3.B15 R0.F3.B14 R0.F4.B15 R0.F5.B14 R0.F5.B16
		0011111: IO_M_BUF[0]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		1110101: IO_M_BUF[14]
		1111001: IO_M_BUF[15]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[2]
		0111011: IO_M_BUF[3]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[1]: R0.F5.B12 R0.F4.B12 R0.F4.B13 R0.F3.B11 R0.F3.B13 R0.F5.B13 R0.F5.B11
		1011101: IO_M_BUF[14]
		1101101: IO_M_BUF[15]
		0011111: IO_M_BUF[2]
		0101111: IO_M_BUF[3]
		0110111: IO_M_BUF[4]
		0111011: IO_M_BUF[5]
		1110101: IO_M_BUF[8]
		1111001: IO_M_BUF[9]
		1110110: OUT_IO_I[0]
		1111010: OUT_IO_I[1]
		1011110: OUT_IO_I[2]
		1101110: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[2]: R0.F5.B18 R0.F3.B17 R0.F4.B17 R0.F4.B16 R0.F3.B16 R0.F5.B19 R0.F5.B17
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		0011111: IO_M_BUF[4]
		0101111: IO_M_BUF[5]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011101: IO_M_BUF[8]
		1101101: IO_M_BUF[9]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:MUX.OMUX[3]: R0.F5.B20 R0.F4.B20 R0.F3.B20 R0.F4.B18 R0.F4.B19 R0.F3.B19 R0.F5.B21
		0011111: IO_M_BUF[0]
		1110101: IO_M_BUF[10]
		1111001: IO_M_BUF[11]
		1011101: IO_M_BUF[12]
		1101101: IO_M_BUF[13]
		0101111: IO_M_BUF[1]
		0110111: IO_M_BUF[6]
		0111011: IO_M_BUF[7]
		1011110: OUT_IO_I[0]
		1101110: OUT_IO_I[1]
		1110110: OUT_IO_I[2]
		1111010: OUT_IO_I[3]
		1111111: TIE_0
	INT:PASS.IO_M[0].LONG_V[0]: R0.F2.B8 inv 1
	INT:PASS.IO_M[0].OMUX_BUF[0]: R0.F1.B2 inv 1
	INT:PASS.IO_M[10].LONG_H[2]: R0.F2.B23 inv 1
	INT:PASS.IO_M[10].OMUX_BUF[0]: R0.F0.B29 inv 1
	INT:PASS.IO_M[11].LONG_H[3]: R0.F2.B30 inv 1
	INT:PASS.IO_M[11].OMUX_BUF[1]: R0.F0.B19 inv 1
	INT:PASS.IO_M[12].LONG_H[4]: R0.F2.B0 inv 1
	INT:PASS.IO_M[12].OMUX_BUF[3]: R0.F0.B13 inv 1
	INT:PASS.IO_M[13].LONG_H[5]: R0.F2.B17 inv 1
	INT:PASS.IO_M[13].OMUX_BUF[0]: R0.F0.B11 inv 1
	INT:PASS.IO_M[14].LONG_H[6]: R0.F2.B18 inv 1
	INT:PASS.IO_M[14].OMUX_BUF[1]: R0.F1.B24 inv 1
	INT:PASS.IO_M[15].LONG_H[7]: R0.F1.B33 inv 1
	INT:PASS.IO_M[15].OMUX_BUF[2]: R0.F1.B26 inv 1
	INT:PASS.IO_M[1].LONG_V[1]: R0.F2.B9 inv 1
	INT:PASS.IO_M[1].OMUX_BUF[1]: R0.F1.B6 inv 1
	INT:PASS.IO_M[2].LONG_V[2]: R0.F2.B26 inv 1
	INT:PASS.IO_M[2].OMUX_BUF[2]: R0.F0.B26 inv 1
	INT:PASS.IO_M[3].LONG_V[3]: R0.F2.B27 inv 1
	INT:PASS.IO_M[3].OMUX_BUF[3]: R0.F1.B18 inv 1
	INT:PASS.IO_M[4].LONG_V[4]: R0.F2.B3 inv 1
	INT:PASS.IO_M[4].OMUX_BUF[1]: R0.F0.B5 inv 1
	INT:PASS.IO_M[5].LONG_V[5]: R0.F2.B14 inv 1
	INT:PASS.IO_M[5].OMUX_BUF[2]: R0.F1.B10 inv 1
	INT:PASS.IO_M[6].LONG_V[6]: R0.F2.B21 inv 1
	INT:PASS.IO_M[6].OMUX_BUF[3]: R0.F1.B14 inv 1
	INT:PASS.IO_M[7].LONG_V[7]: R0.F2.B32 inv 1
	INT:PASS.IO_M[7].OMUX_BUF[0]: R0.F1.B22 inv 1
	INT:PASS.IO_M[8].LONG_H[0]: R0.F2.B5 inv 1
	INT:PASS.IO_M[8].OMUX_BUF[2]: R0.F0.B9 inv 1
	INT:PASS.IO_M[9].LONG_H[1]: R0.F2.B12 inv 1
	INT:PASS.IO_M[9].OMUX_BUF[3]: R0.F1.B31 inv 1
	INT:PASS.LONG_H[0].OUT_TBUF[0]: R0.F2.B6 inv 1
	INT:PASS.LONG_H[1].OUT_TBUF[1]: R0.F2.B11 inv 1
	INT:PASS.LONG_H[2].OUT_TBUF[2]: R0.F2.B24 inv 1
	INT:PASS.LONG_H[3].OUT_TBUF[3]: R0.F2.B29 inv 1
	INT:PASS.LONG_H[4].OUT_TBUF[0]: R0.F2.B1 inv 1
	INT:PASS.LONG_H[5].OUT_TBUF[1]: R0.F2.B16 inv 1
	INT:PASS.LONG_H[6].OUT_TBUF[2]: R0.F2.B19 inv 1
	INT:PASS.LONG_H[7].OUT_TBUF[3]: R0.F1.B32 inv 1
	INT:PASS.LONG_V[0].OUT_TBUF[0]: R0.F2.B7 inv 1
	INT:PASS.LONG_V[1].OUT_TBUF[1]: R0.F2.B10 inv 1
	INT:PASS.LONG_V[2].OUT_TBUF[2]: R0.F2.B25 inv 1
	INT:PASS.LONG_V[3].OUT_TBUF[3]: R0.F2.B28 inv 1
	INT:PASS.LONG_V[4].OUT_TBUF[0]: R0.F2.B2 inv 1
	INT:PASS.LONG_V[5].OUT_TBUF[1]: R0.F2.B15 inv 1
	INT:PASS.LONG_V[6].OUT_TBUF[2]: R0.F2.B20 inv 1
	INT:PASS.LONG_V[7].OUT_TBUF[3]: R0.F2.B33 inv 1
	IO[0]:DELAYMUX: R0.F6.B5
		0: DELAY
		1: NODELAY
	IO[0]:INV.I: R0.F6.B4 inv 1
	IO[0]:INV.O: R0.F6.B3 inv 1
	IO[0]:INV.T: R0.F6.B1 inv 0
	IO[0]:PULL: R0.F6.B7 R0.F6.B8
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[0]:SLEW: R0.F6.B6
		1: FAST
		0: SLOW
	IO[1]:DELAYMUX: R0.F6.B10
		0: DELAY
		1: NODELAY
	IO[1]:INV.I: R0.F6.B11 inv 1
	IO[1]:INV.O: R0.F6.B12 inv 1
	IO[1]:INV.T: R0.F6.B14 inv 0
	IO[1]:PULL: R0.F6.B15 R0.F6.B16
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
	IO[2]:DELAYMUX: R0.F6.B21
		0: DELAY
		1: NODELAY
	IO[2]:INV.I: R0.F6.B20 inv 1
	IO[2]:INV.O: R0.F6.B19 inv 1
	IO[2]:INV.T: R0.F6.B17 inv 0
	IO[2]:PULL: R0.F6.B23 R0.F6.B24
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[2]:SLEW: R0.F6.B22
		1: FAST
		0: SLOW
	IO[3]:DELAYMUX: R0.F6.B26
		0: DELAY
		1: NODELAY
	IO[3]:INV.I: R0.F6.B27 inv 1
	IO[3]:INV.O: R0.F6.B28 inv 1
	IO[3]:INV.T: R0.F6.B30 inv 0
	IO[3]:PULL: R0.F6.B31 R0.F6.B32
		01: NONE
		00: PULLDOWN
		11: PULLUP
	IO[3]:SLEW: R0.F6.B25
		1: FAST
		0: SLOW
	TBUF[0]:TMUX: R0.F2.B4
		1: NONE
		0: T
	TBUF[1]:TMUX: R0.F2.B13
		1: NONE
		0: T
	TBUF[2]:TMUX: R0.F2.B22
		1: NONE
		0: T
	TBUF[3]:TMUX: R0.F2.B31
		1: NONE
		0: T
}

bstile LLH {
	LLH:BIPASS.0.LONG_H[0].1.LONG_H[0]: R0.F0.B8 inv 1
	LLH:BIPASS.0.LONG_H[1].1.LONG_H[1]: R0.F0.B16 inv 1
	LLH:BIPASS.0.LONG_H[2].1.LONG_H[2]: R0.F0.B24 inv 1
	LLH:BIPASS.0.LONG_H[3].1.LONG_H[3]: R0.F0.B27 inv 1
	LLH:BIPASS.0.LONG_H[4].1.LONG_H[4]: R0.F0.B3 inv 1
	LLH:BIPASS.0.LONG_H[5].1.LONG_H[5]: R0.F0.B10 inv 1
	LLH:BIPASS.0.LONG_H[6].1.LONG_H[6]: R0.F0.B19 inv 1
	LLH:BIPASS.0.LONG_H[7].1.LONG_H[7]: R0.F0.B33 inv 1
}

bstile LLH_N {
	LLH:BIPASS.0.LONG_H[0].1.LONG_H[0]: R0.F0.B16 inv 1
	LLH:BIPASS.0.LONG_H[1].1.LONG_H[1]: R0.F0.B27 inv 1
	LLH:BIPASS.0.LONG_H[2].1.LONG_H[2]: R0.F0.B24 inv 1
	LLH:BIPASS.0.LONG_H[3].1.LONG_H[3]: R0.F0.B8 inv 1
	LLH:BIPASS.0.LONG_H[4].1.LONG_H[4]: R0.F0.B21 inv 1
	LLH:BIPASS.0.LONG_H[5].1.LONG_H[5]: R0.F0.B14 inv 1
	LLH:BIPASS.0.LONG_H[6].1.LONG_H[6]: R0.F0.B6 inv 1
	LLH:BIPASS.0.LONG_H[7].1.LONG_H[7]: R0.F0.B0 inv 1
}

bstile LLH_S {
	LLH:BIPASS.0.LONG_H[0].1.LONG_H[0]: R0.F0.B0 inv 1
	LLH:BIPASS.0.LONG_H[1].1.LONG_H[1]: R0.F0.B4 inv 1
	LLH:BIPASS.0.LONG_H[2].1.LONG_H[2]: R0.F0.B6 inv 1
	LLH:BIPASS.0.LONG_H[3].1.LONG_H[3]: R0.F0.B12 inv 1
	LLH:BIPASS.0.LONG_H[4].1.LONG_H[4]: R0.F0.B13 inv 1
	LLH:BIPASS.0.LONG_H[5].1.LONG_H[5]: R0.F0.B19 inv 1
	LLH:BIPASS.0.LONG_H[6].1.LONG_H[6]: R0.F0.B21 inv 1
	LLH:BIPASS.0.LONG_H[7].1.LONG_H[7]: R0.F0.B27 inv 1
}

bstile LLV {
	LLV:BIPASS.0.LONG_V[0].1.LONG_V[0]: R0.F10.B3 inv 1
	LLV:BIPASS.0.LONG_V[1].1.LONG_V[1]: R0.F9.B3 inv 1
	LLV:BIPASS.0.LONG_V[2].1.LONG_V[2]: R0.F8.B3 inv 1
	LLV:BIPASS.0.LONG_V[3].1.LONG_V[3]: R0.F7.B3 inv 1
	LLV:BIPASS.0.LONG_V[4].1.LONG_V[4]: R0.F6.B3 inv 1
	LLV:BIPASS.0.LONG_V[5].1.LONG_V[5]: R0.F5.B3 inv 1
	LLV:BIPASS.0.LONG_V[6].1.LONG_V[6]: R0.F4.B3 inv 1
	LLV:BIPASS.0.LONG_V[7].1.LONG_V[7]: R0.F3.B3 inv 1
}

bstile LLV_E {
	LLV:BIPASS.0.LONG_V[0].1.LONG_V[0]: R0.F3.B3 inv 1
	LLV:BIPASS.0.LONG_V[1].1.LONG_V[1]: R0.F4.B3 inv 1
	LLV:BIPASS.0.LONG_V[2].1.LONG_V[2]: R1.F0.B0 inv 0
	LLV:BIPASS.0.LONG_V[3].1.LONG_V[3]: R0.F1.B3 inv 1
	LLV:BIPASS.0.LONG_V[4].1.LONG_V[4]: R0.F2.B3 inv 1
	LLV:BIPASS.0.LONG_V[5].1.LONG_V[5]: R0.F6.B3 inv 1
	LLV:BIPASS.0.LONG_V[6].1.LONG_V[6]: R0.F5.B3 inv 1
	LLV:BIPASS.0.LONG_V[7].1.LONG_V[7]: R0.F0.B3 inv 1
}

bstile LLV_W {
	LLV:BIPASS.0.LONG_V[0].1.LONG_V[0]: R0.F3.B3 inv 1
	LLV:BIPASS.0.LONG_V[1].1.LONG_V[1]: R0.F2.B3 inv 1
	LLV:BIPASS.0.LONG_V[2].1.LONG_V[2]: R1.F6.B0 inv 0
	LLV:BIPASS.0.LONG_V[3].1.LONG_V[3]: R0.F5.B3 inv 1
	LLV:BIPASS.0.LONG_V[4].1.LONG_V[4]: R0.F4.B3 inv 1
	LLV:BIPASS.0.LONG_V[5].1.LONG_V[5]: R0.F0.B3 inv 1
	LLV:BIPASS.0.LONG_V[6].1.LONG_V[6]: R0.F1.B3 inv 1
	LLV:BIPASS.0.LONG_V[7].1.LONG_V[7]: R0.F6.B3 inv 1
}

