TimeQuest Timing Analyzer report for ov5640_vga
Sat Oct 29 19:25:45 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'n/a'
 13. Slow 1200mV 85C Model Setup: 'e_rxc'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'e_rxc'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Recovery: 'e_rxc'
 18. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'e_rxc'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'e_rxc'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50M'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. MTBF Summary
 29. Synchronizer Summary
 30. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'n/a'
 49. Slow 1200mV 0C Model Setup: 'e_rxc'
 50. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Hold: 'e_rxc'
 52. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'e_rxc'
 54. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Removal: 'e_rxc'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'e_rxc'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50M'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. MTBF Summary
 65. Synchronizer Summary
 66. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 78. Fast 1200mV 0C Model Setup Summary
 79. Fast 1200mV 0C Model Hold Summary
 80. Fast 1200mV 0C Model Recovery Summary
 81. Fast 1200mV 0C Model Removal Summary
 82. Fast 1200mV 0C Model Minimum Pulse Width Summary
 83. Fast 1200mV 0C Model Setup: 'n/a'
 84. Fast 1200mV 0C Model Setup: 'e_rxc'
 85. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Hold: 'e_rxc'
 87. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 88. Fast 1200mV 0C Model Recovery: 'e_rxc'
 89. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 91. Fast 1200mV 0C Model Removal: 'e_rxc'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'e_rxc'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50M'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. MTBF Summary
100. Synchronizer Summary
101. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
113. Multicorner Timing Analysis Summary
114. Setup Times
115. Hold Times
116. Clock to Output Times
117. Minimum Clock to Output Times
118. Board Trace Model Assignments
119. Input Transition Times
120. Signal Integrity Metrics (Slow 1200mv 0c Model)
121. Signal Integrity Metrics (Slow 1200mv 85c Model)
122. Signal Integrity Metrics (Fast 1200mv 0c Model)
123. Setup Transfers
124. Hold Transfers
125. Recovery Transfers
126. Removal Transfers
127. Report TCCS
128. Report RSKM
129. Unconstrained Paths
130. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; ov5640_vga                                        ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE15F23C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; ov5640_ethernet.sdc ; OK     ; Sat Oct 29 19:25:42 2016 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50M                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_50M }                                              ;
; e_rxc                                                ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { e_rxc }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk_50M ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 106.91 MHz ; 106.91 MHz      ; e_rxc                                                ;      ;
; 196.66 MHz ; 196.66 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; n/a                                                  ; -4.575 ; -4.575        ;
; e_rxc                                                ; -0.677 ; -0.992        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 36.581 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; e_rxc                                                ; 0.281 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.762 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 1.542  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.598 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.887 ; 0.000         ;
; e_rxc                                                ; 4.912 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 3.614  ; 0.000         ;
; clk_50M                                              ; 9.911  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.532 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                 ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -4.575 ; e_rxc     ; e_gtxc  ; e_rxc        ; n/a         ; 1.000        ; 0.000      ; 5.575      ;
; -4.430 ; e_rxc     ; e_gtxc  ; e_rxc        ; n/a         ; 1.000        ; 0.000      ; 5.430      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'e_rxc'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.677 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.759      ;
; -0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.752      ;
; -0.669 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.751      ;
; -0.588 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.670      ;
; -0.580 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.662      ;
; -0.549 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.631      ;
; -0.443 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.525      ;
; -0.432 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.514      ;
; -0.388 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.163      ; 4.572      ;
; -0.253 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.335      ;
; -0.235 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.317      ;
; -0.163 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7] ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.623     ; 3.561      ;
; -0.152 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.103     ; 4.070      ;
; -0.142 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.224      ;
; -0.122 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.163      ; 4.306      ;
; -0.006 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 4.088      ;
; 0.084  ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.103     ; 3.834      ;
; 0.085  ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.622     ; 3.314      ;
; 0.112  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.097      ; 4.006      ;
; 0.133  ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.622     ; 3.266      ;
; 0.215  ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.622     ; 3.184      ;
; 0.284  ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.162     ; 3.575      ;
; 0.287  ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.395     ; 3.339      ;
; 0.292  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.163      ; 3.892      ;
; 0.301  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3] ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.647     ; 3.073      ;
; 0.319  ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.103     ; 3.599      ;
; 0.332  ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.161      ; 3.850      ;
; 0.340  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2] ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.666     ; 3.015      ;
; 0.359  ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.161      ; 3.823      ;
; 0.389  ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.395     ; 3.237      ;
; 0.416  ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.103     ; 3.502      ;
; 0.428  ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.622     ; 2.971      ;
; 0.506  ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.161      ; 3.676      ;
; 0.516  ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.395     ; 3.110      ;
; 0.519  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1] ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.604     ; 2.898      ;
; 0.528  ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.622     ; 2.871      ;
; 0.534  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.163      ; 3.650      ;
; 0.552  ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.181     ; 3.288      ;
; 0.559  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.061      ; 3.523      ;
; 0.573  ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.338     ; 3.110      ;
; 0.602  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.097      ; 3.516      ;
; 0.607  ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.162     ; 3.252      ;
; 0.619  ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.090      ; 3.492      ;
; 0.661  ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.338     ; 3.022      ;
; 0.672  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.703      ; 3.967      ;
; 0.672  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.703      ; 3.967      ;
; 0.672  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.703      ; 3.967      ;
; 0.672  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.703      ; 3.967      ;
; 0.677  ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.415      ; 3.759      ;
; 0.711  ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.161      ; 3.471      ;
; 0.718  ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.179      ; 3.482      ;
; 0.728  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.137      ; 3.430      ;
; 0.737  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6] ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.678     ; 2.606      ;
; 0.741  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; e_rxc        ; e_rxc       ; 4.000        ; 0.343      ; 3.623      ;
; 0.742  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.343      ; 3.622      ;
; 0.743  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; e_rxc        ; e_rxc       ; 4.000        ; 0.343      ; 3.621      ;
; 0.744  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.343      ; 3.620      ;
; 0.746  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.343      ; 3.618      ;
; 0.751  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.343      ; 3.613      ;
; 0.773  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.289     ; 2.959      ;
; 0.798  ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 3.139      ;
; 0.800  ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 3.137      ;
; 0.802  ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.162     ; 3.057      ;
; 0.806  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0 ; e_rxc        ; e_rxc       ; 4.000        ; 0.710      ; 3.972      ;
; 0.806  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.035     ; 3.180      ;
; 0.814  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.035     ; 3.172      ;
; 0.817  ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.090      ; 3.294      ;
; 0.817  ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                          ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 8.000        ; -0.134     ; 7.070      ;
; 0.847  ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.083      ; 3.257      ;
; 0.854  ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.296     ; 2.871      ;
; 0.859  ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.124      ; 3.286      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]               ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                       ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.863  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.631      ; 3.789      ;
; 0.890  ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.083      ; 3.214      ;
; 0.891  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5] ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.623     ; 2.507      ;
; 0.952  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.206      ; 3.275      ;
; 0.953  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.206      ; 3.274      ;
; 0.962  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 2.975      ;
; 0.969  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 2.968      ;
; 0.973  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.338     ; 2.710      ;
; 0.974  ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.090      ; 3.137      ;
; 0.990  ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.042     ; 2.989      ;
; 1.020  ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 2.917      ;
; 1.022  ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 2.915      ;
; 1.023  ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.084     ; 2.914      ;
; 1.027  ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.181     ; 2.813      ;
; 1.028  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                               ; e_rxc        ; e_rxc       ; 4.000        ; 0.584      ; 3.577      ;
; 1.028  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.584      ; 3.577      ;
; 1.028  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; e_rxc        ; e_rxc       ; 4.000        ; 0.584      ; 3.577      ;
; 1.028  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]               ; e_rxc        ; e_rxc       ; 4.000        ; 0.584      ; 3.577      ;
; 1.028  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.584      ; 3.577      ;
; 1.028  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.338     ; 2.655      ;
; 1.033  ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.574     ; 2.414      ;
; 1.033  ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.574     ; 2.414      ;
; 1.037  ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.090      ; 3.074      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.581 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 5.007      ;
; 36.915 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.673      ;
; 36.948 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.640      ;
; 37.107 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.481      ;
; 37.157 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.431      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.183 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.404      ;
; 37.270 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.318      ;
; 37.271 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.316      ;
; 37.413 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.175      ;
; 37.429 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.159      ;
; 37.512 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 4.076      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.070      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.550 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 4.037      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.878      ;
; 37.739 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.849      ;
; 37.751 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.837      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.759 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.080     ; 3.828      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
; 37.835 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.079     ; 3.753      ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'e_rxc'                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.867      ; 1.360      ;
; 0.428 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 0.985      ;
; 0.436 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.394      ; 1.042      ;
; 0.443 ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.867      ; 1.522      ;
; 0.444 ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.867      ; 1.523      ;
; 0.480 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.537      ; 1.229      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.493 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.867      ; 1.572      ;
; 0.504 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.537      ; 1.253      ;
; 0.504 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 1.061      ;
; 0.507 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.867      ; 1.586      ;
; 0.509 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 1.066      ;
; 0.510 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.537      ; 1.259      ;
; 0.516 ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.784      ;
; 0.528 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.794      ;
; 0.529 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.795      ;
; 0.530 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.796      ;
; 0.533 ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.057      ; 0.802      ;
; 0.549 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.058      ; 0.819      ;
; 0.551 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 1.108      ;
; 0.572 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.613      ; 1.397      ;
; 0.587 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.855      ;
; 0.613 ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.348      ; 1.173      ;
; 0.617 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.199      ; 1.028      ;
; 0.644 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.159      ; 1.015      ;
; 0.647 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.058      ; 0.917      ;
; 0.665 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.932      ;
; 0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.937      ;
; 0.674 ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.057      ; 0.943      ;
; 0.675 ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.943      ;
; 0.676 ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.944      ;
; 0.677 ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.057      ; 0.946      ;
; 0.677 ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.945      ;
; 0.694 ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.962      ;
; 0.698 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.966      ;
; 0.707 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.058      ; 0.977      ;
; 0.709 ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.613      ; 1.534      ;
; 0.724 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.991      ;
; 0.726 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.993      ;
; 0.726 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.992      ;
; 0.727 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.994      ;
; 0.743 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.537      ; 1.492      ;
; 0.746 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.488      ; 1.446      ;
; 0.747 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; e_rxc        ; e_rxc       ; 0.000        ; -0.148     ; 0.811      ;
; 0.765 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][15]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[15]                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.360      ; 1.337      ;
; 0.767 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.391      ; 1.370      ;
; 0.773 ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.041      ;
; 0.777 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.488      ; 1.477      ;
; 0.778 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.537      ; 1.527      ;
; 0.778 ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.039      ;
; 0.782 ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.043      ;
; 0.789 ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.057      ; 1.058      ;
; 0.790 ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.057      ; 1.059      ;
; 0.791 ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.059      ;
; 0.792 ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.060      ;
; 0.793 ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.061      ;
; 0.793 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.062      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.053      ; 1.062      ;
; 0.797 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.059      ;
; 0.804 ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.065      ;
; 0.811 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.537      ; 1.560      ;
; 0.818 ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.867      ; 1.897      ;
; 0.818 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[0]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[0]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.079      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.762 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.059      ;
; 0.787 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.079      ;
; 1.117 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.125 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.129 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.134 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.429      ;
; 1.138 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.429      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.199 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.490      ;
; 1.248 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'e_rxc'                                                                                                                 ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[25] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[24] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[21] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[29] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[1]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[9]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[17] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[31] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[10] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[18] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[2]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 1.542 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[28] ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 2.259      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[14] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[13] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[5]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[23] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[26] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[4]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[12] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[20] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[11] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[7]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[15] ; e_rxc        ; e_rxc       ; 4.000        ; 0.034      ; 1.969      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[27] ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[6]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[8]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[16] ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[22] ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[30] ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[0]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[3]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
; 2.605 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[19] ; e_rxc        ; e_rxc       ; 4.000        ; 0.533      ; 1.949      ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.598 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.061     ; 4.008      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
; 38.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.062     ; 3.572      ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 2.887 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.196      ;
; 3.269 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.579      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'e_rxc'                                                                                                                  ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[27] ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[6]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[8]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[16] ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[22] ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[30] ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[0]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[3]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 4.912 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[19] ; e_rxc        ; e_rxc       ; -4.000       ; 0.735      ; 1.859      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[14] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[13] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[5]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[23] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[26] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[4]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[12] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[20] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[11] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[7]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.456 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[15] ; e_rxc        ; e_rxc       ; -4.000       ; 0.216      ; 1.884      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[25] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[24] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[21] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[29] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[1]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[9]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[17] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[31] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[10] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[18] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[2]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
; 5.962 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[28] ; e_rxc        ; e_rxc       ; -4.000       ; -0.048     ; 2.126      ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'e_rxc'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3.614 ; 3.834        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ;
; 3.614 ; 3.834        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ;
; 3.614 ; 3.834        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ;
; 3.614 ; 3.834        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ;
; 3.614 ; 3.834        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ;
; 3.614 ; 3.834        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ;
; 3.625 ; 3.845        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ;
; 3.627 ; 3.847        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ;
; 3.627 ; 3.815        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17]                                                                                           ;
; 3.627 ; 3.815        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                                                           ;
; 3.627 ; 3.815        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20]                                                                                           ;
; 3.627 ; 3.815        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25]                                                                                           ;
; 3.627 ; 3.815        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][26]                                                                                           ;
; 3.630 ; 3.818        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16]                                                                                           ;
; 3.630 ; 3.818        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                                                           ;
; 3.630 ; 3.818        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22]                                                                                           ;
; 3.630 ; 3.818        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23]                                                                                           ;
; 3.630 ; 3.818        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24]                                                                                           ;
; 3.631 ; 3.851        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ;
; 3.631 ; 3.851        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ;
; 3.631 ; 3.851        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ;
; 3.631 ; 3.851        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;
; 3.631 ; 3.851        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ;
; 3.631 ; 3.851        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ;
; 3.633 ; 3.821        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[0]                                                                                                       ;
; 3.633 ; 3.821        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                       ;
; 3.633 ; 3.821        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[2]                                                                                                       ;
; 3.633 ; 3.821        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ;
; 3.633 ; 3.821        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ;
; 3.638 ; 3.858        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ;
; 3.646 ; 3.834        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[0]                                                                                                       ;
; 3.646 ; 3.834        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[1]                                                                                                       ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ;
; 3.653 ; 3.873        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;
; 3.653 ; 3.873        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ;
; 3.657 ; 3.877        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ;
; 3.658 ; 3.878        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ;
; 3.658 ; 3.878        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ;
; 3.661 ; 3.881        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ;
; 3.661 ; 3.881        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ;
; 3.661 ; 3.881        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ;
; 3.661 ; 3.881        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ;
; 3.661 ; 3.881        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ;
; 3.661 ; 3.881        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ;
; 3.661 ; 3.849        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                                 ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ;
; 3.667 ; 3.887        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ;
; 3.675 ; 3.863        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ;
; 3.676 ; 3.864        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ;
; 3.676 ; 3.864        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                                ;
; 3.676 ; 3.864        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ;
; 3.676 ; 3.864        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ;
; 3.677 ; 3.897        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; 3.677 ; 3.897        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; 3.677 ; 3.897        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50M'                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.911  ; 9.911        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.911  ; 9.911        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 9.987  ; 9.987        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.011 ; 10.011       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 10.086 ; 10.086       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.086 ; 10.086       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50M ; Rise       ; clk_50M                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                         ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                         ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                 ;
; 20.532 ; 20.752       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k                                       ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                               ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                               ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                               ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                               ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                               ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                               ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                ;
; 20.533 ; 20.753       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                               ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                               ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                               ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                               ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                               ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                               ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                ;
; 20.721 ; 20.909       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                         ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                         ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                 ;
; 20.722 ; 20.910       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                 ;
; 20.723 ; 20.911       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                    ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk                                    ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                           ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                           ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                           ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                           ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                           ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                           ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                                            ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k|clk                                              ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                       ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                      ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                      ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                      ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                      ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                      ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                      ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                       ;
; 20.802 ; 20.802       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; 4.373 ; 4.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; -3.512 ; -3.768 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.575 ; 5.430 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.575 ; 5.430 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 9.458 ; 9.442 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 8.038 ; 7.865 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 7.307 ; 7.229 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 7.542 ; 7.423 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 7.631 ; 7.495 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 8.022 ; 7.825 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 9.458 ; 9.442 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 8.051 ; 7.887 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 7.606 ; 7.498 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 7.064 ; 6.951 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 7.636 ; 7.505 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.710 ; 4.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.659 ; 4.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.598 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 8.474 ; 8.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 3.493 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.408 ; 5.267 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.408 ; 5.267 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 7.060 ; 6.982 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 7.761 ; 7.592 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 7.060 ; 6.982 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 7.285 ; 7.168 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 7.370 ; 7.238 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 7.741 ; 7.549 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 9.178 ; 9.165 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 7.772 ; 7.613 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 7.345 ; 7.238 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 6.825 ; 6.714 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 7.374 ; 7.246 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.089 ; 4.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.040 ; 3.983 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.035 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 7.701 ; 7.588 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 2.932 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 9.670 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                       ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.670                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 6.082        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 3.588        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 10.020                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;                        ;              ;                  ; 6.876        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;                        ;              ;                  ; 3.144        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.084        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 3.079        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.178                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 6.873        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 3.305        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.229                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.087        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 3.142        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.237                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.086        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 3.151        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 10.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 7.086        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 3.515        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.764                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 6.897        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 3.867        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.871                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 6.874        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 3.997        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 6.876        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.000        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.083                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.199        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.884        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.367                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.399        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.968        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 109.79 MHz ; 109.79 MHz      ; e_rxc                                                ;      ;
; 208.9 MHz  ; 208.9 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; n/a                                                  ; -4.110 ; -4.110        ;
; e_rxc                                                ; -0.554 ; -0.675        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 36.879 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; e_rxc                                                ; 0.174 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.707 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 1.793  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.771 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.570 ; 0.000         ;
; e_rxc                                                ; 4.652 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 3.470  ; 0.000         ;
; clk_50M                                              ; 9.920  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.531 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                  ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -4.110 ; e_rxc     ; e_gtxc  ; e_rxc        ; n/a         ; 1.000        ; 0.000      ; 5.110      ;
; -3.876 ; e_rxc     ; e_gtxc  ; e_rxc        ; n/a         ; 1.000        ; 0.000      ; 4.876      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'e_rxc'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.554 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.502      ;
; -0.498 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.446      ;
; -0.491 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.439      ;
; -0.415 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.363      ;
; -0.409 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.357      ;
; -0.406 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.354      ;
; -0.290 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.238      ;
; -0.282 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.230      ;
; -0.263 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.020      ; 4.305      ;
; -0.115 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.063      ;
; -0.074 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 4.022      ;
; -0.070 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.209     ; 3.883      ;
; -0.051 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7] ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.651     ; 3.422      ;
; -0.040 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 3.988      ;
; -0.032 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.020      ; 4.074      ;
; 0.121  ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.729     ; 3.172      ;
; 0.129  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 3.819      ;
; 0.177  ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.209     ; 3.636      ;
; 0.188  ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.729     ; 3.105      ;
; 0.198  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.038     ; 3.786      ;
; 0.309  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.020      ; 3.733      ;
; 0.310  ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.729     ; 2.983      ;
; 0.327  ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.531     ; 3.164      ;
; 0.379  ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.264     ; 3.379      ;
; 0.395  ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.209     ; 3.418      ;
; 0.396  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3] ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.671     ; 2.955      ;
; 0.404  ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.053      ; 3.671      ;
; 0.422  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2] ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.692     ; 2.908      ;
; 0.431  ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.053      ; 3.644      ;
; 0.444  ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.531     ; 3.047      ;
; 0.458  ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.729     ; 2.835      ;
; 0.479  ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.209     ; 3.334      ;
; 0.566  ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.729     ; 2.727      ;
; 0.574  ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.531     ; 2.917      ;
; 0.585  ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.053      ; 3.490      ;
; 0.592  ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.285     ; 3.145      ;
; 0.606  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; 0.020      ; 3.436      ;
; 0.613  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1] ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.631     ; 2.778      ;
; 0.664  ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.264     ; 3.094      ;
; 0.669  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.038     ; 3.315      ;
; 0.674  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.074     ; 3.274      ;
; 0.706  ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.016     ; 3.300      ;
; 0.774  ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.053      ; 3.301      ;
; 0.822  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6] ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.705     ; 2.495      ;
; 0.862  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]   ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.008     ; 3.152      ;
; 0.864  ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.264     ; 2.894      ;
; 0.865  ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.211     ; 2.946      ;
; 0.872  ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.023     ; 3.127      ;
; 0.890  ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.016     ; 3.116      ;
; 0.899  ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.011     ; 3.112      ;
; 0.935  ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.023     ; 3.064      ;
; 0.941  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.729      ; 3.732      ;
; 0.941  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.729      ; 3.732      ;
; 0.941  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.729      ; 3.732      ;
; 0.941  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.729      ; 3.732      ;
; 0.954  ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.211     ; 2.857      ;
; 0.969  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5] ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.651     ; 2.402      ;
; 0.986  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; e_rxc        ; e_rxc       ; 4.000        ; 0.423      ; 3.459      ;
; 0.987  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.423      ; 3.458      ;
; 0.988  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; e_rxc        ; e_rxc       ; 4.000        ; 0.423      ; 3.457      ;
; 0.989  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.423      ; 3.456      ;
; 0.991  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.423      ; 3.454      ;
; 0.997  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.423      ; 3.448      ;
; 1.021  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0 ; e_rxc        ; e_rxc       ; 4.000        ; 0.735      ; 3.773      ;
; 1.027  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.162     ; 2.833      ;
; 1.041  ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.285     ; 2.696      ;
; 1.042  ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.540      ; 3.520      ;
; 1.044  ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                              ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.016     ; 2.962      ;
; 1.067  ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.334      ; 3.289      ;
; 1.089  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; 0.090      ; 3.023      ;
; 1.093  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.090      ; 3.019      ;
; 1.098  ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.041      ; 2.965      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.041      ; 2.962      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]               ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                       ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.101  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.699      ; 3.620      ;
; 1.105  ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.016     ; 2.901      ;
; 1.115  ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.729     ; 2.178      ;
; 1.137  ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.169     ; 2.716      ;
; 1.170  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.295      ; 3.147      ;
; 1.171  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; e_rxc        ; e_rxc       ; 4.000        ; 0.295      ; 3.146      ;
; 1.208  ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.053      ; 2.867      ;
; 1.235  ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                             ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.209     ; 2.578      ;
; 1.242  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0] ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; -0.631     ; 2.149      ;
; 1.244  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]  ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ; e_rxc        ; e_rxc       ; 4.000        ; -0.038     ; 2.740      ;
; 1.249  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.211     ; 2.562      ;
; 1.254  ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                          ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 8.000        ; -0.111     ; 6.657      ;
; 1.257  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                               ; e_rxc        ; e_rxc       ; 4.000        ; 0.651      ; 3.416      ;
; 1.257  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.651      ; 3.416      ;
; 1.257  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; e_rxc        ; e_rxc       ; 4.000        ; 0.651      ; 3.416      ;
; 1.257  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]               ; e_rxc        ; e_rxc       ; 4.000        ; 0.651      ; 3.416      ;
; 1.257  ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                ; e_rxc        ; e_rxc       ; 4.000        ; 0.651      ; 3.416      ;
; 1.263  ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; 0.083      ; 2.842      ;
; 1.269  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; 0.041      ; 2.794      ;
; 1.271  ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; 0.041      ; 2.792      ;
; 1.291  ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                    ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.417     ; 2.314      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.879 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.718      ;
; 37.197 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.400      ;
; 37.218 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.379      ;
; 37.369 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.228      ;
; 37.423 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.174      ;
; 37.448 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.070     ; 4.150      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.486 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.111      ;
; 37.523 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 4.074      ;
; 37.638 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.959      ;
; 37.663 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.934      ;
; 37.737 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.860      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.804 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.793      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.825 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.772      ;
; 37.933 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.664      ;
; 37.958 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.639      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 37.976 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.621      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.567      ;
; 38.047 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.550      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
; 38.130 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.071     ; 3.467      ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'e_rxc'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.228      ;
; 0.304 ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.358      ;
; 0.305 ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.359      ;
; 0.352 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.406      ;
; 0.365 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.419      ;
; 0.369 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.374      ; 0.938      ;
; 0.390 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.324      ; 0.909      ;
; 0.391 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.508      ; 1.094      ;
; 0.416 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.508      ; 1.119      ;
; 0.424 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.508      ; 1.127      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.458 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.607      ; 1.260      ;
; 0.461 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.324      ; 0.980      ;
; 0.466 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.324      ; 0.985      ;
; 0.478 ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.048      ; 0.721      ;
; 0.492 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.738      ;
; 0.495 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.740      ;
; 0.506 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.752      ;
; 0.506 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.324      ; 1.025      ;
; 0.535 ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.339      ; 1.069      ;
; 0.540 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.184      ; 0.919      ;
; 0.540 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.785      ;
; 0.566 ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.607      ; 1.368      ;
; 0.576 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.145      ; 0.916      ;
; 0.600 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.846      ;
; 0.618 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.863      ;
; 0.622 ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.867      ;
; 0.623 ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.868      ;
; 0.624 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.869      ;
; 0.626 ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.048      ; 0.869      ;
; 0.626 ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.870      ;
; 0.629 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.508      ; 1.332      ;
; 0.633 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.458      ; 1.286      ;
; 0.644 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.889      ;
; 0.644 ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.889      ;
; 0.654 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.508      ; 1.357      ;
; 0.657 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.903      ;
; 0.663 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.369      ; 1.227      ;
; 0.667 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.912      ;
; 0.668 ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.722      ;
; 0.668 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.913      ;
; 0.669 ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.859      ; 1.723      ;
; 0.669 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.914      ;
; 0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.915      ;
; 0.679 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][15]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[15]                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.322      ; 1.196      ;
; 0.684 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.458      ; 1.337      ;
; 0.691 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.508      ; 1.394      ;
; 0.694 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; e_rxc        ; e_rxc       ; 0.000        ; -0.142     ; 0.747      ;
; 0.721 ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.048      ; 0.964      ;
; 0.725 ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.962      ;
; 0.731 ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.968      ;
; 0.732 ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.976      ;
; 0.732 ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.977      ;
; 0.734 ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.978      ;
; 0.734 ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.979      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.737 ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.982      ;
; 0.737 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.974      ;
; 0.737 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.974      ;
; 0.738 ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.983      ;
; 0.738 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.975      ;
; 0.738 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.975      ;
; 0.739 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.048      ; 0.982      ;
; 0.739 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.976      ;
; 0.739 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.976      ;
; 0.741 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.978      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
; 0.743 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.980      ;
; 0.746 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.458      ; 1.399      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.707 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.978      ;
; 0.713 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.980      ;
; 0.735 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.001      ;
; 1.028 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.043 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.311      ;
; 1.047 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.312      ;
; 1.048 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.314      ;
; 1.049 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.314      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.106 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.371      ;
; 1.122 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.388      ;
; 1.123 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.388      ;
; 1.123 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.389      ;
; 1.124 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'e_rxc'                                                                                                                  ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[25] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[24] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[21] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[29] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[1]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[9]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[17] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[31] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[10] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[18] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[2]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 1.793 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[28] ; e_rxc        ; e_rxc       ; 4.000        ; -0.104     ; 2.125      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[14] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[13] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[5]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[23] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[26] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[4]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[12] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[20] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[11] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[7]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[15] ; e_rxc        ; e_rxc       ; 4.000        ; 0.148      ; 1.836      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[27] ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[6]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[8]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[16] ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[22] ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[30] ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[0]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[3]  ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
; 2.852 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[19] ; e_rxc        ; e_rxc       ; 4.000        ; 0.647      ; 1.817      ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.771 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.846      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
; 38.195 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.051     ; 3.422      ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.570 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.855      ;
; 2.913 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.197      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'e_rxc'                                                                                                                   ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[27] ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[6]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[8]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[16] ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[22] ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[30] ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[0]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[3]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 4.652 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[19] ; e_rxc        ; e_rxc       ; -4.000       ; 0.832      ; 1.679      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[14] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[13] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[5]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[23] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[26] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[4]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[12] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[20] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[11] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[7]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.190 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[15] ; e_rxc        ; e_rxc       ; -4.000       ; 0.312      ; 1.697      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[25] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[24] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[21] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[29] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[1]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[9]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[17] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[31] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[10] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[18] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[2]  ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
; 5.658 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[28] ; e_rxc        ; e_rxc       ; -4.000       ; 0.050      ; 1.903      ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'e_rxc'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                          ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                         ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                         ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                         ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                         ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                         ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                          ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                          ;
; 3.470 ; 3.686        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                          ;
; 3.480 ; 3.664        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17]                                                                                          ;
; 3.480 ; 3.664        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                                                          ;
; 3.480 ; 3.664        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20]                                                                                          ;
; 3.480 ; 3.664        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25]                                                                                          ;
; 3.480 ; 3.664        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][26]                                                                                          ;
; 3.493 ; 3.709        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;
; 3.499 ; 3.683        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16]                                                                                          ;
; 3.499 ; 3.683        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                                                          ;
; 3.499 ; 3.683        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22]                                                                                          ;
; 3.499 ; 3.683        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23]                                                                                          ;
; 3.499 ; 3.683        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24]                                                                                          ;
; 3.505 ; 3.689        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[0]                                                                                                      ;
; 3.505 ; 3.689        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                      ;
; 3.505 ; 3.689        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[2]                                                                                                      ;
; 3.505 ; 3.689        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                      ;
; 3.505 ; 3.689        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                      ;
; 3.508 ; 3.692        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[0]                                                                                                      ;
; 3.508 ; 3.692        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[1]                                                                                                      ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;
; 3.521 ; 3.737        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;
; 3.521 ; 3.705        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                               ;
; 3.521 ; 3.705        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                               ;
; 3.521 ; 3.705        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                               ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                 ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                 ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;
; 3.527 ; 3.743        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ;
; 3.527 ; 3.743        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ;
; 3.527 ; 3.743        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ;
; 3.527 ; 3.743        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ;
; 3.527 ; 3.743        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ;
; 3.527 ; 3.743        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; 3.534 ; 3.750        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; 3.536 ; 3.720        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                                ;
; 3.539 ; 3.755        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                 ;
; 3.539 ; 3.755        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                         ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                          ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                          ;
; 3.540 ; 3.756        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                          ;
; 3.542 ; 3.758        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;
; 3.542 ; 3.758        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                               ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                               ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                               ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                               ;
; 3.554 ; 3.770        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; 3.554 ; 3.770        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; 3.554 ; 3.770        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;
; 3.554 ; 3.770        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;
; 3.554 ; 3.770        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                              ;
; 3.554 ; 3.770        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                               ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10]                                                                                          ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                          ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12]                                                                                          ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                          ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                          ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                          ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                           ;
; 3.560 ; 3.744        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                           ;
; 3.562 ; 3.746        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                           ;
; 3.562 ; 3.746        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                      ;
; 3.562 ; 3.746        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50M'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 9.997  ; 9.997        ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 10.080 ; 10.080       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.080 ; 10.080       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50M ; Rise       ; clk_50M                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k                                       ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                               ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                               ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                               ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                               ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                               ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                               ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                         ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                         ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                 ;
; 20.533 ; 20.749       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                         ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                         ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                 ;
; 20.728 ; 20.912       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                 ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                               ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                               ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                               ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                               ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                               ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                               ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                ;
; 20.730 ; 20.914       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                ;
; 20.731 ; 20.915       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                      ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                      ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                      ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                      ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                      ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                      ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk                                       ;
; 20.801 ; 20.801       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k|clk                                              ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                    ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk                                    ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                            ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                           ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                           ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                           ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                           ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                           ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                           ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                            ;
; 20.803 ; 20.803       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; 3.783 ; 3.919 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; -3.020 ; -3.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.110 ; 4.876 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.110 ; 4.876 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 8.579 ; 8.411 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 7.317 ; 7.057 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.619 ; 6.490 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.853 ; 6.661 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 6.930 ; 6.729 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 7.332 ; 7.020 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 8.579 ; 8.411 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 7.336 ; 7.075 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 6.906 ; 6.732 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 6.408 ; 6.242 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 6.941 ; 6.746 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.357 ; 4.281 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.311 ; 4.235 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.328 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 7.874 ; 7.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 3.216 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 4.937 ; 4.711 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 4.937 ; 4.711 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 6.377 ; 6.251 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 7.047 ; 6.795 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.377 ; 6.251 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.601 ; 6.415 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 6.676 ; 6.481 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 7.058 ; 6.756 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 8.306 ; 8.145 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 7.064 ; 6.812 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 6.651 ; 6.482 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 6.175 ; 6.013 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 6.686 ; 6.496 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 3.790 ; 3.715 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 3.746 ; 3.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 2.813 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 7.166 ; 7.021 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 2.704 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 10.081 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                       ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.081                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 6.184        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 3.897        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 10.378                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;                        ;              ;                  ; 6.970        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;                        ;              ;                  ; 3.408        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.509                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.175        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 3.334        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.571                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 6.967        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 3.604        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.584                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.178        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 3.406        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.614                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.177        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 3.437        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 10.912                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 7.177        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 3.735        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.099                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.003        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 4.096        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 6.968        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 4.217        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.230                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 6.971        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.259        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.285        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.089        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.498        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.168        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; n/a                                                  ; -2.085 ; -2.085        ;
; e_rxc                                                ; 2.014  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.503 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; e_rxc                                                ; 0.113 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.305 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 2.436  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.799 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.259 ; 0.000         ;
; e_rxc                                                ; 4.865 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 3.319  ; 0.000         ;
; clk_50M                                              ; 9.588  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.618 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                  ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -2.085 ; e_rxc     ; e_gtxc  ; e_rxc        ; n/a         ; 1.000        ; 0.000      ; 3.085      ;
; -1.686 ; e_rxc     ; e_gtxc  ; e_rxc        ; n/a         ; 1.000        ; 0.000      ; 2.686      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'e_rxc'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.014 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.356      ;
; 2.032 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.338      ;
; 2.034 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.340     ; 1.633      ;
; 2.060 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.409      ;
; 2.062 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.407      ;
; 2.076 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.443     ; 1.488      ;
; 2.091 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; e_rxc        ; e_rxc       ; 4.000        ; -0.321     ; 1.595      ;
; 2.092 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.321     ; 1.594      ;
; 2.092 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; e_rxc        ; e_rxc       ; 4.000        ; -0.321     ; 1.594      ;
; 2.093 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.321     ; 1.593      ;
; 2.095 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.321     ; 1.591      ;
; 2.103 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.321     ; 1.583      ;
; 2.103 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.512     ; 1.392      ;
; 2.104 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.745      ;
; 2.104 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.745      ;
; 2.104 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.745      ;
; 2.104 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.745      ;
; 2.104 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.512     ; 1.391      ;
; 2.132 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.611     ; 1.264      ;
; 2.137 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0 ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.766      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]               ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.145 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.220     ; 1.642      ;
; 2.170 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.299      ;
; 2.170 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.299      ;
; 2.170 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.608     ; 1.229      ;
; 2.176 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.293      ;
; 2.177 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.394     ; 1.436      ;
; 2.178 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.291      ;
; 2.178 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.394     ; 1.435      ;
; 2.179 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.290      ;
; 2.201 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.509     ; 1.297      ;
; 2.220 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 1.146      ;
; 2.221 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 1.145      ;
; 2.221 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.248      ;
; 2.221 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.149      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                               ; e_rxc        ; e_rxc       ; 4.000        ; -0.233     ; 1.552      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.233     ; 1.552      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; e_rxc        ; e_rxc       ; 4.000        ; -0.233     ; 1.552      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]               ; e_rxc        ; e_rxc       ; 4.000        ; -0.233     ; 1.552      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.233     ; 1.552      ;
; 2.241 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.740     ; 1.026      ;
; 2.242 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.740     ; 1.025      ;
; 2.243 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.127      ;
; 2.257 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 1.109      ;
; 2.257 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 1.109      ;
; 2.265 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.204      ;
; 2.265 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.204      ;
; 2.269 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.611     ; 1.127      ;
; 2.272 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.098      ;
; 2.279 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.190      ;
; 2.290 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                               ; e_rxc        ; e_rxc       ; 4.000        ; -0.190     ; 1.527      ;
; 2.290 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.190     ; 1.527      ;
; 2.295 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.317     ; 1.395      ;
; 2.295 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.608     ; 1.104      ;
; 2.302 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.317     ; 1.388      ;
; 2.306 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.181     ; 1.520      ;
; 2.306 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.181     ; 1.520      ;
; 2.308 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.614     ; 1.085      ;
; 2.308 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.515     ; 1.184      ;
; 2.314 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.056      ;
; 2.315 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.055      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.036      ;
; 2.334 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.036      ;
; 2.335 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.035      ;
; 2.335 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.035      ;
; 2.338 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.131      ;
; 2.340 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.129      ;
; 2.353 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.017      ;
; 2.364 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.340     ; 1.303      ;
; 2.364 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.611     ; 1.032      ;
; 2.365 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.104      ;
; 2.366 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.611     ; 1.030      ;
; 2.368 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.637     ; 1.002      ;
; 2.369 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.509     ; 1.129      ;
; 2.370 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.479      ;
; 2.370 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.479      ;
; 2.370 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.479      ;
; 2.370 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.126     ; 1.479      ;
; 2.383 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.086      ;
; 2.389 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.080      ;
; 2.390 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.317     ; 1.300      ;
; 2.390 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.317     ; 1.300      ;
; 2.399 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.608     ; 1.000      ;
; 2.402 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.515     ; 1.090      ;
; 2.403 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.515     ; 1.089      ;
; 2.403 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.314     ; 1.290      ;
; 2.404 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 0.962      ;
; 2.412 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.509     ; 1.086      ;
; 2.416 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.611     ; 0.980      ;
; 2.416 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.512     ; 1.079      ;
; 2.417 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 0.949      ;
; 2.417 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.226     ; 1.364      ;
; 2.425 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.641     ; 0.941      ;
; 2.428 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.608     ; 0.971      ;
; 2.429 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.538     ; 1.040      ;
+-------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 39.503 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 2.114      ;
; 39.639 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.978      ;
; 39.654 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.963      ;
; 39.659 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.959      ;
; 39.707 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.910      ;
; 39.729 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.888      ;
; 39.778 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.839      ;
; 39.824 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.793      ;
; 39.848 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.769      ;
; 39.862 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.755      ;
; 39.926 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.691      ;
; 39.971 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.646      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.988 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.630      ;
; 39.990 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.627      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.000 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.618      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.032 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.586      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.053 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.565      ;
; 40.067 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.036     ; 1.550      ;
; 40.078 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.540      ;
; 40.078 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.540      ;
; 40.078 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.540      ;
; 40.078 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.540      ;
; 40.078 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.540      ;
; 40.078 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.035     ; 1.540      ;
+--------+----------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'e_rxc'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.113 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 0.542      ;
; 0.179 ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 0.608      ;
; 0.179 ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 0.608      ;
; 0.179 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.145      ; 0.408      ;
; 0.186 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.221      ; 0.491      ;
; 0.186 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.221      ; 0.491      ;
; 0.193 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.131      ; 0.408      ;
; 0.199 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.221      ; 0.504      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 0.630      ;
; 0.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.345      ; 0.636      ;
; 0.208 ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.316      ;
; 0.213 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.131      ; 0.428      ;
; 0.216 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.131      ; 0.431      ;
; 0.217 ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.325      ;
; 0.221 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.097      ; 0.402      ;
; 0.226 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.334      ;
; 0.228 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.246      ; 0.558      ;
; 0.236 ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.138      ; 0.458      ;
; 0.236 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.078      ; 0.398      ;
; 0.238 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.131      ; 0.453      ;
; 0.238 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.029      ; 0.351      ;
; 0.265 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.373      ;
; 0.268 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.376      ;
; 0.269 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][15]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[15]                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.183      ; 0.536      ;
; 0.275 ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.383      ;
; 0.275 ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.383      ;
; 0.275 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.382      ;
; 0.277 ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.386      ;
; 0.277 ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.385      ;
; 0.278 ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.386      ;
; 0.279 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.389      ;
; 0.282 ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.246      ; 0.612      ;
; 0.282 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.389      ;
; 0.286 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.207      ; 0.577      ;
; 0.287 ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.395      ;
; 0.289 ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.397      ;
; 0.295 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.207      ; 0.586      ;
; 0.297 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.405      ;
; 0.297 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; e_rxc        ; e_rxc       ; 0.000        ; -0.049     ; 0.332      ;
; 0.299 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.169      ; 0.552      ;
; 0.301 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.221      ; 0.606      ;
; 0.304 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.221      ; 0.609      ;
; 0.310 ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.419      ;
; 0.311 ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.419      ;
; 0.312 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.221      ; 0.617      ;
; 0.313 ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.421      ;
; 0.316 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.428      ;
; 0.320 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.428      ;
; 0.320 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.428      ;
; 0.321 ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.431      ;
; 0.327 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0    ; e_rxc        ; e_rxc       ; 0.000        ; 0.320      ; 0.751      ;
; 0.329 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[0]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[0]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.437      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.318 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.437      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.637      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'e_rxc'                                                                                                                  ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[25] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[24] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[21] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[29] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[1]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[9]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[17] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[31] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[10] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[18] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[2]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.436 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[28] ; e_rxc        ; e_rxc       ; 4.000        ; -0.566     ; 1.005      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[14] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[13] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[5]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[23] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[26] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[4]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[12] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[20] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[11] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[7]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.653 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[15] ; e_rxc        ; e_rxc       ; 4.000        ; -0.467     ; 0.887      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[27] ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[6]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[8]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[16] ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[22] ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[30] ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[0]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[3]  ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
; 2.870 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[19] ; e_rxc        ; e_rxc       ; 4.000        ; -0.269     ; 0.868      ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 39.799 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.023     ; 1.831      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
; 40.008 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.623      ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.259 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.391      ;
; 1.429 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.560      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'e_rxc'                                                                                                                   ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[27] ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[6]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[8]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[16] ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[22] ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[30] ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[0]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[3]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 4.865 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[19] ; e_rxc        ; e_rxc       ; -4.000       ; -0.176     ; 0.773      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[14] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[13] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[5]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[23] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[26] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[4]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[12] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[20] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[11] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[7]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.083 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[15] ; e_rxc        ; e_rxc       ; -4.000       ; -0.383     ; 0.784      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[25] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[24] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[21] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[29] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[1]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[9]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[17] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[31] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[10] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[18] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[2]  ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
; 5.290 ; udp:udp_inst|ipsend:ipsend_inst|crcre ; udp:udp_inst|crc:crc_inst|Crc[28] ; e_rxc        ; e_rxc       ; -4.000       ; -0.486     ; 0.888      ;
+-------+---------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'e_rxc'                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3.319 ; 3.535        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ;
; 3.319 ; 3.535        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                             ;
; 3.319 ; 3.535        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                             ;
; 3.326 ; 3.556        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                           ;
; 3.326 ; 3.556        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                           ;
; 3.326 ; 3.556        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                           ;
; 3.326 ; 3.556        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                           ;
; 3.326 ; 3.556        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0 ;
; 3.328 ; 3.544        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                    ;
; 3.328 ; 3.544        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                    ;
; 3.328 ; 3.544        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                    ;
; 3.332 ; 3.562        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                           ;
; 3.332 ; 3.562        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                           ;
; 3.332 ; 3.562        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                           ;
; 3.332 ; 3.562        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                           ;
; 3.332 ; 3.562        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 3.336 ; 3.552        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[0]                                                                                                    ;
; 3.336 ; 3.552        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[1]                                                                                                    ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[0]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[10]                                                                                       ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[11]                                                                                       ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[12]                                                                                       ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[13]                                                                                       ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[14]                                                                                       ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[15]                                                                                       ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[1]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[2]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[3]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[4]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[5]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[6]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[7]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[8]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[9]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23]                                                                                        ;
; 3.337 ; 3.553        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24]                                                                                        ;
; 3.338 ; 3.554        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]                                                                                              ;
; 3.338 ; 3.554        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]                                                                                              ;
; 3.339 ; 3.555        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|txen                                                                                                    ;
; 3.341 ; 3.557        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]                                                                                              ;
; 3.342 ; 3.558        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]                                                                                              ;
; 3.343 ; 3.559        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[0]                                                                                                    ;
; 3.343 ; 3.559        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                    ;
; 3.343 ; 3.559        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[2]                                                                                                    ;
; 3.343 ; 3.559        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                    ;
; 3.343 ; 3.559        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                    ;
; 3.346 ; 3.562        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]                                                                                              ;
; 3.346 ; 3.562        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]                                                                                              ;
; 3.346 ; 3.562        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ;
; 3.346 ; 3.562        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]                                                                                              ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                        ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                       ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                       ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                       ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                       ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                       ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                        ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ;
; 3.347 ; 3.531        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ;
; 3.351 ; 3.567        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                   ;
; 3.351 ; 3.567        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                              ;
; 3.351 ; 3.567        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                    ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10]                                                                                        ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                        ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12]                                                                                        ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                        ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                        ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                        ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                         ;
; 3.353 ; 3.569        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                         ;
; 3.354 ; 3.570        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][12]                                                                                        ;
; 3.354 ; 3.570        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][9]                                                                                         ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[0]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                     ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                     ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                     ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                     ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                     ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                     ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                      ;
; 3.355 ; 3.571        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                      ;
; 3.356 ; 3.572        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17]                                                                                        ;
; 3.356 ; 3.572        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50M'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 10.410 ; 10.410       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.410 ; 10.410       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50M ; Rise       ; clk_50M                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.618 ; 20.834       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.619 ; 20.835       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.645 ; 20.829       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.646 ; 20.830       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk            ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk            ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                   ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                   ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                   ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                   ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                   ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                   ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                    ;
; 20.825 ; 20.825       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k|clk                      ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk               ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk              ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk              ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk              ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk              ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk              ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk              ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk               ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk               ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk               ;
; 20.826 ; 20.826       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; 2.138 ; 2.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; -1.738 ; -2.295 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 2.686 ; 3.085 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 2.686 ; 3.085 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 5.014 ; 5.241 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 4.164 ; 4.220 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 3.878 ; 3.907 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 3.947 ; 3.996 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 3.994 ; 4.040 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 4.092 ; 4.171 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 5.014 ; 5.241 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 4.151 ; 4.221 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 3.982 ; 4.030 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 3.745 ; 3.757 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 3.999 ; 4.060 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 2.247 ; 2.255 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 2.218 ; 2.230 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 1.798 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 3.953 ; 3.916 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 1.799 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 2.617 ; 3.016 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 2.617 ; 3.016 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 3.770 ; 3.797 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 4.045 ; 4.098 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 3.770 ; 3.797 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 3.835 ; 3.882 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 3.882 ; 3.925 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 3.971 ; 4.047 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 4.893 ; 5.116 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 4.032 ; 4.098 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 3.868 ; 3.914 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 3.643 ; 3.652 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 3.886 ; 3.944 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 1.959 ; 1.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 1.931 ; 1.941 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 1.535 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 3.595 ; 3.559 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 1.534 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.327 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                       ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.327                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.200        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.127        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.485                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.608        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.877        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 13.491                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;                        ;              ;                  ; 7.545        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;                        ;              ;                  ; 5.946        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.610        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.913        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.561                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.543        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.018        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.562                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.611        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.951        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 13.718                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 7.611        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 6.107        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.758                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.534        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.224        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.836                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.543        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.293        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.546        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.300        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.931                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.238        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.693        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 14.035                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.322        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.713        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -4.575 ; 0.113 ; 1.542    ; 1.259   ; 3.319               ;
;  clk_50M                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.588               ;
;  e_rxc                                                ; -0.677 ; 0.113 ; 1.542    ; 4.652   ; 3.319               ;
;  n/a                                                  ; -4.575 ; N/A   ; N/A      ; N/A     ; N/A                 ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 36.581 ; 0.305 ; 37.598   ; 1.259   ; 20.531              ;
; Design-wide TNS                                       ; -5.567 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50M                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  e_rxc                                                ; -0.992 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                  ; -4.575 ; N/A   ; N/A      ; N/A     ; N/A                 ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; 4.373 ; 4.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk_50M    ; -1.738 ; -2.295 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.575 ; 5.430 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.575 ; 5.430 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 9.458 ; 9.442 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 8.038 ; 7.865 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 7.307 ; 7.229 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 7.542 ; 7.423 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 7.631 ; 7.495 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 8.022 ; 7.825 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 9.458 ; 9.442 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 8.051 ; 7.887 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 7.606 ; 7.498 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 7.064 ; 6.951 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 7.636 ; 7.505 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.710 ; 4.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.659 ; 4.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.598 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 8.474 ; 8.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 3.493 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 2.617 ; 3.016 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 2.617 ; 3.016 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 3.770 ; 3.797 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 4.045 ; 4.098 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 3.770 ; 3.797 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 3.835 ; 3.882 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 3.882 ; 3.925 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 3.971 ; 4.047 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 4.893 ; 5.116 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 4.032 ; 4.098 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 3.868 ; 3.914 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 3.643 ; 3.652 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 3.886 ; 3.944 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 1.959 ; 1.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 1.931 ; 1.941 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 1.535 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 3.595 ; 3.559 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 1.534 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_xclk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_reset  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_pwnd   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_reset       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_mdc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_gtxc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txen        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txer        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_mdio        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sdat      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxdv                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxer                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxd[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_txc                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_mdio                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_sdat                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxc                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_href             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_pclk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camera_vsync            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; camera_reset  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwnd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_reset       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_mdc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_gtxc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; e_txd[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; e_mdio        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; camera_reset  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwnd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_reset       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_mdc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_gtxc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; e_txd[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_txd[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; e_mdio        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; camera_xclk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; camera_reset  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; camera_pwnd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; i2c_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_reset       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_mdc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_gtxc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txd[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txd[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txd[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txd[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txd[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; e_txd[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; e_txd[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_txd[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; e_mdio        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; i2c_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; e_rxc                                                ; e_rxc                                                ; 1364     ; 184      ; 160      ; 2777     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 850      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; e_rxc                                                ; e_rxc                                                ; 1364     ; 184      ; 160      ; 2777     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 850      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; e_rxc                                                ; e_rxc                                                ; 0        ; 32       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; e_rxc                                                ; e_rxc                                                ; 0        ; 32       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 11    ; 12   ;
; Unconstrained Input Port Paths  ; 56    ; 57   ;
; Unconstrained Output Ports      ; 15    ; 16   ;
; Unconstrained Output Port Paths ; 20    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Oct 29 19:25:41 2016
Info: Command: quartus_sta ov5640_ethernet -c ov5640_vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hrl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'ov5640_ethernet.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50M clk_50M
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: reg_config:reg_config_inst|clock_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: camera_pclk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.575        -4.575 n/a 
    Info (332119):    -0.677        -0.992 e_rxc 
    Info (332119):    36.581         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.281         0.000 e_rxc 
    Info (332119):     0.762         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.542         0.000 e_rxc 
    Info (332119):    37.598         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.887         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.912         0.000 e_rxc 
Info (332146): Worst-case minimum pulse width slack is 3.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.614         0.000 e_rxc 
    Info (332119):     9.911         0.000 clk_50M 
    Info (332119):    20.532         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 9.670 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: reg_config:reg_config_inst|clock_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: camera_pclk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.110
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.110        -4.110 n/a 
    Info (332119):    -0.554        -0.675 e_rxc 
    Info (332119):    36.879         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.174         0.000 e_rxc 
    Info (332119):     0.707         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.793
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.793         0.000 e_rxc 
    Info (332119):    37.771         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.570         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.652         0.000 e_rxc 
Info (332146): Worst-case minimum pulse width slack is 3.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.470         0.000 e_rxc 
    Info (332119):     9.920         0.000 clk_50M 
    Info (332119):    20.531         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 10.081 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: reg_config:reg_config_inst|clock_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: camera_pclk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.085        -2.085 n/a 
    Info (332119):     2.014         0.000 e_rxc 
    Info (332119):    39.503         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.113
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.113         0.000 e_rxc 
    Info (332119):     0.305         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 2.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.436         0.000 e_rxc 
    Info (332119):    39.799         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.259
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.259         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.865         0.000 e_rxc 
Info (332146): Worst-case minimum pulse width slack is 3.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.319         0.000 e_rxc 
    Info (332119):     9.588         0.000 clk_50M 
    Info (332119):    20.618         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.327 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Sat Oct 29 19:25:45 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


