#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x123e38400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e4c400 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x123e4b610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x108008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e70af0_0 .net "in", 31 0, o0x108008010;  0 drivers
v0x123e97210_0 .var "out", 31 0;
S_0x123e80870 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1080080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e972d0_0 .net "clk", 0 0, o0x1080080d0;  0 drivers
o0x108008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e97370_0 .net "data_address", 31 0, o0x108008100;  0 drivers
o0x108008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e97420_0 .net "data_read", 0 0, o0x108008130;  0 drivers
v0x123e974d0_0 .var "data_readdata", 31 0;
o0x108008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e97580_0 .net "data_write", 0 0, o0x108008190;  0 drivers
o0x1080081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e97660_0 .net "data_writedata", 31 0, o0x1080081c0;  0 drivers
S_0x123e7f600 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x108008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e977a0_0 .net "clk", 0 0, o0x108008310;  0 drivers
v0x123e97850_0 .var "curr_addr", 31 0;
o0x108008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e97900_0 .net "enable", 0 0, o0x108008370;  0 drivers
o0x1080083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e979b0_0 .net "next_addr", 31 0, o0x1080083a0;  0 drivers
o0x1080083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e97a60_0 .net "reset", 0 0, o0x1080083d0;  0 drivers
E_0x123e6b680 .event posedge, v0x123e977a0_0;
S_0x123e711d0 .scope module, "sltu_tb" "sltu_tb" 7 1;
 .timescale 0 0;
v0x123ea4890_0 .net "active", 0 0, L_0x123ead1d0;  1 drivers
v0x123ea4940_0 .var "clk", 0 0;
v0x123ea4a50_0 .var "clk_enable", 0 0;
v0x123ea4ae0_0 .net "data_address", 31 0, v0x123ea2670_0;  1 drivers
v0x123ea4b70_0 .net "data_read", 0 0, L_0x123eac930;  1 drivers
v0x123ea4c00_0 .var "data_readdata", 31 0;
v0x123ea4c90_0 .net "data_write", 0 0, L_0x123eac2e0;  1 drivers
v0x123ea4d20_0 .net "data_writedata", 31 0, v0x123e9b310_0;  1 drivers
v0x123ea4df0_0 .net "instr_address", 31 0, L_0x123ead300;  1 drivers
v0x123ea4f00_0 .var "instr_readdata", 31 0;
v0x123ea4f90_0 .net "register_v0", 31 0, L_0x123eaad50;  1 drivers
v0x123ea5060_0 .var "reset", 0 0;
S_0x123e97bc0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x123e711d0;
 .timescale 0 0;
v0x123e97d90_0 .var "expected", 31 0;
v0x123e97e50_0 .var "funct", 5 0;
v0x123e97f00_0 .var "i", 4 0;
v0x123e97fc0_0 .var "imm", 15 0;
v0x123e98070_0 .var "imm_instr", 31 0;
v0x123e98160_0 .var "opcode", 5 0;
v0x123e98210_0 .var "r_instr", 31 0;
v0x123e982c0_0 .var "rd", 4 0;
v0x123e98370_0 .var "rs", 4 0;
v0x123e98480_0 .var "rt", 4 0;
v0x123e98530_0 .var "shamt", 4 0;
v0x123e985e0_0 .var "test", 31 0;
E_0x123e7e030 .event posedge, v0x123e9b680_0;
S_0x123e98690 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x123e711d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x123ea5cc0 .functor OR 1, L_0x123ea5970, L_0x123ea5b80, C4<0>, C4<0>;
L_0x123ea5db0 .functor BUFZ 1, L_0x123ea5460, C4<0>, C4<0>, C4<0>;
L_0x123ea6140 .functor BUFZ 1, L_0x123ea5580, C4<0>, C4<0>, C4<0>;
L_0x123ea6290 .functor AND 1, L_0x123ea5460, L_0x123ea63e0, C4<1>, C4<1>;
L_0x123ea6580 .functor OR 1, L_0x123ea6290, L_0x123ea6300, C4<0>, C4<0>;
L_0x123ea66c0 .functor OR 1, L_0x123ea6580, L_0x123ea6060, C4<0>, C4<0>;
L_0x123ea67b0 .functor OR 1, L_0x123ea66c0, L_0x123ea7a50, C4<0>, C4<0>;
L_0x123ea68a0 .functor OR 1, L_0x123ea67b0, L_0x123ea7530, C4<0>, C4<0>;
L_0x123ea73f0 .functor AND 1, L_0x123ea6f00, L_0x123ea7020, C4<1>, C4<1>;
L_0x123ea7530 .functor OR 1, L_0x123ea6ca0, L_0x123ea73f0, C4<0>, C4<0>;
L_0x123ea7a50 .functor AND 1, L_0x123ea71d0, L_0x123ea76c0, C4<1>, C4<1>;
L_0x123ea7fd0 .functor OR 1, L_0x123ea78f0, L_0x123ea7c80, C4<0>, C4<0>;
L_0x123ea5210 .functor OR 1, L_0x123ea8360, L_0x123ea8610, C4<0>, C4<0>;
L_0x123ea89f0 .functor AND 1, L_0x123ea5f60, L_0x123ea5210, C4<1>, C4<1>;
L_0x123ea8b80 .functor OR 1, L_0x123ea87d0, L_0x123ea8cc0, C4<0>, C4<0>;
L_0x123ea8980 .functor OR 1, L_0x123ea8b80, L_0x123ea8f70, C4<0>, C4<0>;
L_0x123ea90d0 .functor AND 1, L_0x123ea5460, L_0x123ea8980, C4<1>, C4<1>;
L_0x123ea8da0 .functor AND 1, L_0x123ea5460, L_0x123ea9290, C4<1>, C4<1>;
L_0x123ea7310 .functor AND 1, L_0x123ea5460, L_0x123ea8e10, C4<1>, C4<1>;
L_0x123ea9ce0 .functor AND 1, v0x123ea2550_0, v0x123ea4590_0, C4<1>, C4<1>;
L_0x123ea9d50 .functor AND 1, L_0x123ea9ce0, L_0x123ea68a0, C4<1>, C4<1>;
L_0x123eaa050 .functor OR 1, L_0x123ea7530, L_0x123ea7a50, C4<0>, C4<0>;
L_0x123eaadc0 .functor BUFZ 32, L_0x123eaa9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123eaaf70 .functor BUFZ 32, L_0x123eaaca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123eabc10 .functor AND 1, v0x123ea4a50_0, L_0x123ea90d0, C4<1>, C4<1>;
L_0x123eabd50 .functor AND 1, L_0x123eabc10, v0x123ea2550_0, C4<1>, C4<1>;
L_0x123eaa710 .functor AND 1, L_0x123eabd50, L_0x123eabea0, C4<1>, C4<1>;
L_0x123eac270 .functor AND 1, v0x123ea2550_0, v0x123ea4590_0, C4<1>, C4<1>;
L_0x123eac2e0 .functor AND 1, L_0x123eac270, L_0x123ea6a30, C4<1>, C4<1>;
L_0x123eabfc0 .functor OR 1, L_0x123eac190, L_0x123eac480, C4<0>, C4<0>;
L_0x123eac7c0 .functor AND 1, L_0x123eabfc0, L_0x123eac0b0, C4<1>, C4<1>;
L_0x123eac930 .functor OR 1, L_0x123ea6060, L_0x123eac7c0, C4<0>, C4<0>;
L_0x123ead1d0 .functor BUFZ 1, v0x123ea2550_0, C4<0>, C4<0>, C4<0>;
L_0x123ead300 .functor BUFZ 32, v0x123ea25e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e9d6c0_0 .net *"_ivl_102", 31 0, L_0x123ea7620;  1 drivers
L_0x1080404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9d750_0 .net *"_ivl_105", 25 0, L_0x1080404d8;  1 drivers
L_0x108040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9d7e0_0 .net/2u *"_ivl_106", 31 0, L_0x108040520;  1 drivers
v0x123e9d870_0 .net *"_ivl_108", 0 0, L_0x123ea71d0;  1 drivers
v0x123e9d900_0 .net *"_ivl_111", 5 0, L_0x123ea7850;  1 drivers
L_0x108040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x123e9d9a0_0 .net/2u *"_ivl_112", 5 0, L_0x108040568;  1 drivers
v0x123e9da50_0 .net *"_ivl_114", 0 0, L_0x123ea76c0;  1 drivers
v0x123e9daf0_0 .net *"_ivl_118", 31 0, L_0x123ea7be0;  1 drivers
L_0x1080400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x123e9dba0_0 .net/2u *"_ivl_12", 5 0, L_0x1080400a0;  1 drivers
L_0x1080405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9dcb0_0 .net *"_ivl_121", 25 0, L_0x1080405b0;  1 drivers
L_0x1080405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x123e9dd60_0 .net/2u *"_ivl_122", 31 0, L_0x1080405f8;  1 drivers
v0x123e9de10_0 .net *"_ivl_124", 0 0, L_0x123ea78f0;  1 drivers
v0x123e9deb0_0 .net *"_ivl_126", 31 0, L_0x123ea7db0;  1 drivers
L_0x108040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9df60_0 .net *"_ivl_129", 25 0, L_0x108040640;  1 drivers
L_0x108040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123e9e010_0 .net/2u *"_ivl_130", 31 0, L_0x108040688;  1 drivers
v0x123e9e0c0_0 .net *"_ivl_132", 0 0, L_0x123ea7c80;  1 drivers
v0x123e9e160_0 .net *"_ivl_136", 31 0, L_0x123ea80c0;  1 drivers
L_0x1080406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9e2f0_0 .net *"_ivl_139", 25 0, L_0x1080406d0;  1 drivers
L_0x108040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9e380_0 .net/2u *"_ivl_140", 31 0, L_0x108040718;  1 drivers
v0x123e9e430_0 .net *"_ivl_142", 0 0, L_0x123ea5f60;  1 drivers
v0x123e9e4d0_0 .net *"_ivl_145", 5 0, L_0x123ea8470;  1 drivers
L_0x108040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x123e9e580_0 .net/2u *"_ivl_146", 5 0, L_0x108040760;  1 drivers
v0x123e9e630_0 .net *"_ivl_148", 0 0, L_0x123ea8360;  1 drivers
v0x123e9e6d0_0 .net *"_ivl_151", 5 0, L_0x123ea8730;  1 drivers
L_0x1080407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x123e9e780_0 .net/2u *"_ivl_152", 5 0, L_0x1080407a8;  1 drivers
v0x123e9e830_0 .net *"_ivl_154", 0 0, L_0x123ea8610;  1 drivers
v0x123e9e8d0_0 .net *"_ivl_157", 0 0, L_0x123ea5210;  1 drivers
L_0x1080400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x123e9e970_0 .net/2u *"_ivl_16", 5 0, L_0x1080400e8;  1 drivers
v0x123e9ea20_0 .net *"_ivl_161", 1 0, L_0x123ea8aa0;  1 drivers
L_0x1080407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x123e9ead0_0 .net/2u *"_ivl_162", 1 0, L_0x1080407f0;  1 drivers
v0x123e9eb80_0 .net *"_ivl_164", 0 0, L_0x123ea87d0;  1 drivers
L_0x108040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x123e9ec20_0 .net/2u *"_ivl_166", 5 0, L_0x108040838;  1 drivers
v0x123e9ecd0_0 .net *"_ivl_168", 0 0, L_0x123ea8cc0;  1 drivers
v0x123e9e200_0 .net *"_ivl_171", 0 0, L_0x123ea8b80;  1 drivers
L_0x108040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x123e9ef60_0 .net/2u *"_ivl_172", 5 0, L_0x108040880;  1 drivers
v0x123e9eff0_0 .net *"_ivl_174", 0 0, L_0x123ea8f70;  1 drivers
v0x123e9f080_0 .net *"_ivl_177", 0 0, L_0x123ea8980;  1 drivers
L_0x1080408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x123e9f110_0 .net/2u *"_ivl_180", 5 0, L_0x1080408c8;  1 drivers
v0x123e9f1b0_0 .net *"_ivl_182", 0 0, L_0x123ea9290;  1 drivers
L_0x108040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x123e9f250_0 .net/2u *"_ivl_186", 5 0, L_0x108040910;  1 drivers
v0x123e9f300_0 .net *"_ivl_188", 0 0, L_0x123ea8e10;  1 drivers
L_0x108040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x123e9f3a0_0 .net/2u *"_ivl_196", 4 0, L_0x108040958;  1 drivers
v0x123e9f450_0 .net *"_ivl_199", 4 0, L_0x123ea93d0;  1 drivers
v0x123e9f500_0 .net *"_ivl_20", 31 0, L_0x123ea57d0;  1 drivers
v0x123e9f5b0_0 .net *"_ivl_201", 4 0, L_0x123ea9990;  1 drivers
v0x123e9f660_0 .net *"_ivl_202", 4 0, L_0x123ea9a30;  1 drivers
v0x123e9f710_0 .net *"_ivl_207", 0 0, L_0x123ea9ce0;  1 drivers
v0x123e9f7b0_0 .net *"_ivl_211", 0 0, L_0x123eaa050;  1 drivers
L_0x1080409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x123e9f850_0 .net/2u *"_ivl_212", 31 0, L_0x1080409a0;  1 drivers
v0x123e9f900_0 .net *"_ivl_214", 31 0, L_0x123eaa140;  1 drivers
v0x123e9f9b0_0 .net *"_ivl_216", 31 0, L_0x123ea9ad0;  1 drivers
v0x123e9fa60_0 .net *"_ivl_218", 31 0, L_0x123eaa3e0;  1 drivers
v0x123e9fb10_0 .net *"_ivl_220", 31 0, L_0x123eaa2a0;  1 drivers
v0x123e9fbc0_0 .net *"_ivl_229", 0 0, L_0x123eabc10;  1 drivers
L_0x108040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9fc60_0 .net *"_ivl_23", 25 0, L_0x108040130;  1 drivers
v0x123e9fd10_0 .net *"_ivl_231", 0 0, L_0x123eabd50;  1 drivers
v0x123e9fdb0_0 .net *"_ivl_232", 31 0, L_0x123eabdc0;  1 drivers
L_0x108040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e9fe60_0 .net *"_ivl_235", 30 0, L_0x108040ac0;  1 drivers
L_0x108040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123e9ff10_0 .net/2u *"_ivl_236", 31 0, L_0x108040b08;  1 drivers
v0x123e9ffc0_0 .net *"_ivl_238", 0 0, L_0x123eabea0;  1 drivers
L_0x108040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123ea0060_0 .net/2u *"_ivl_24", 31 0, L_0x108040178;  1 drivers
v0x123ea0110_0 .net *"_ivl_243", 0 0, L_0x123eac270;  1 drivers
L_0x108040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x123ea01b0_0 .net/2u *"_ivl_246", 5 0, L_0x108040b50;  1 drivers
L_0x108040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x123ea0260_0 .net/2u *"_ivl_250", 5 0, L_0x108040b98;  1 drivers
v0x123ea0310_0 .net *"_ivl_257", 0 0, L_0x123eac0b0;  1 drivers
v0x123e9ed70_0 .net *"_ivl_259", 0 0, L_0x123eac7c0;  1 drivers
v0x123e9ee10_0 .net *"_ivl_26", 0 0, L_0x123ea5970;  1 drivers
L_0x108040be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x123e9eeb0_0 .net/2u *"_ivl_262", 5 0, L_0x108040be0;  1 drivers
L_0x108040c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x123ea03a0_0 .net/2u *"_ivl_266", 5 0, L_0x108040c28;  1 drivers
v0x123ea0450_0 .net *"_ivl_271", 15 0, L_0x123eace70;  1 drivers
v0x123ea0500_0 .net *"_ivl_272", 17 0, L_0x123eaca20;  1 drivers
L_0x108040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123ea05b0_0 .net *"_ivl_275", 1 0, L_0x108040cb8;  1 drivers
v0x123ea0660_0 .net *"_ivl_278", 15 0, L_0x123ead130;  1 drivers
v0x123ea0710_0 .net *"_ivl_28", 31 0, L_0x123ea5a90;  1 drivers
L_0x108040d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123ea07c0_0 .net *"_ivl_280", 1 0, L_0x108040d00;  1 drivers
v0x123ea0870_0 .net *"_ivl_283", 0 0, L_0x123ead050;  1 drivers
L_0x108040d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x123ea0920_0 .net/2u *"_ivl_284", 13 0, L_0x108040d48;  1 drivers
L_0x108040d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea09d0_0 .net/2u *"_ivl_286", 13 0, L_0x108040d90;  1 drivers
v0x123ea0a80_0 .net *"_ivl_288", 13 0, L_0x123ead3f0;  1 drivers
L_0x1080401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea0b30_0 .net *"_ivl_31", 25 0, L_0x1080401c0;  1 drivers
L_0x108040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123ea0be0_0 .net/2u *"_ivl_32", 31 0, L_0x108040208;  1 drivers
v0x123ea0c90_0 .net *"_ivl_34", 0 0, L_0x123ea5b80;  1 drivers
v0x123ea0d30_0 .net *"_ivl_4", 31 0, L_0x123ea5330;  1 drivers
v0x123ea0de0_0 .net *"_ivl_41", 2 0, L_0x123ea5e60;  1 drivers
L_0x108040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x123ea0e90_0 .net/2u *"_ivl_42", 2 0, L_0x108040250;  1 drivers
v0x123ea0f40_0 .net *"_ivl_49", 2 0, L_0x123ea61f0;  1 drivers
L_0x108040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x123ea0ff0_0 .net/2u *"_ivl_50", 2 0, L_0x108040298;  1 drivers
v0x123ea10a0_0 .net *"_ivl_55", 0 0, L_0x123ea63e0;  1 drivers
v0x123ea1140_0 .net *"_ivl_57", 0 0, L_0x123ea6290;  1 drivers
v0x123ea11e0_0 .net *"_ivl_59", 0 0, L_0x123ea6580;  1 drivers
v0x123ea1280_0 .net *"_ivl_61", 0 0, L_0x123ea66c0;  1 drivers
v0x123ea1320_0 .net *"_ivl_63", 0 0, L_0x123ea67b0;  1 drivers
v0x123ea13c0_0 .net *"_ivl_67", 2 0, L_0x123ea6970;  1 drivers
L_0x1080402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x123ea1470_0 .net/2u *"_ivl_68", 2 0, L_0x1080402e0;  1 drivers
L_0x108040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea1520_0 .net *"_ivl_7", 25 0, L_0x108040010;  1 drivers
v0x123ea15d0_0 .net *"_ivl_72", 31 0, L_0x123ea6c00;  1 drivers
L_0x108040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea1680_0 .net *"_ivl_75", 25 0, L_0x108040328;  1 drivers
L_0x108040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123ea1730_0 .net/2u *"_ivl_76", 31 0, L_0x108040370;  1 drivers
v0x123ea17e0_0 .net *"_ivl_78", 0 0, L_0x123ea6ca0;  1 drivers
L_0x108040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea1880_0 .net/2u *"_ivl_8", 31 0, L_0x108040058;  1 drivers
v0x123ea1930_0 .net *"_ivl_80", 31 0, L_0x123ea6e60;  1 drivers
L_0x1080403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea19e0_0 .net *"_ivl_83", 25 0, L_0x1080403b8;  1 drivers
L_0x108040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123ea1a90_0 .net/2u *"_ivl_84", 31 0, L_0x108040400;  1 drivers
v0x123ea1b40_0 .net *"_ivl_86", 0 0, L_0x123ea6f00;  1 drivers
v0x123ea1be0_0 .net *"_ivl_89", 0 0, L_0x123ea6dc0;  1 drivers
v0x123ea1c90_0 .net *"_ivl_90", 31 0, L_0x123ea70d0;  1 drivers
L_0x108040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123ea1d40_0 .net *"_ivl_93", 30 0, L_0x108040448;  1 drivers
L_0x108040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123ea1df0_0 .net/2u *"_ivl_94", 31 0, L_0x108040490;  1 drivers
v0x123ea1ea0_0 .net *"_ivl_96", 0 0, L_0x123ea7020;  1 drivers
v0x123ea1f40_0 .net *"_ivl_99", 0 0, L_0x123ea73f0;  1 drivers
v0x123ea1fe0_0 .net "active", 0 0, L_0x123ead1d0;  alias, 1 drivers
v0x123ea2080_0 .net "alu_op1", 31 0, L_0x123eaadc0;  1 drivers
v0x123ea2120_0 .net "alu_op2", 31 0, L_0x123eaaf70;  1 drivers
v0x123ea21c0_0 .net "alui_instr", 0 0, L_0x123ea6300;  1 drivers
v0x123ea2260_0 .net "b_flag", 0 0, v0x123e992f0_0;  1 drivers
v0x123ea2310_0 .net "b_imm", 17 0, L_0x123eacf30;  1 drivers
v0x123ea23a0_0 .net "b_offset", 31 0, L_0x123ead570;  1 drivers
v0x123ea2430_0 .net "clk", 0 0, v0x123ea4940_0;  1 drivers
v0x123ea24c0_0 .net "clk_enable", 0 0, v0x123ea4a50_0;  1 drivers
v0x123ea2550_0 .var "cpu_active", 0 0;
v0x123ea25e0_0 .var "curr_addr", 31 0;
v0x123ea2670_0 .var "data_address", 31 0;
v0x123ea2710_0 .net "data_read", 0 0, L_0x123eac930;  alias, 1 drivers
v0x123ea27b0_0 .net "data_readdata", 31 0, v0x123ea4c00_0;  1 drivers
v0x123ea2890_0 .net "data_write", 0 0, L_0x123eac2e0;  alias, 1 drivers
v0x123ea2930_0 .net "data_writedata", 31 0, v0x123e9b310_0;  alias, 1 drivers
v0x123ea29d0_0 .var "delay_slot", 31 0;
v0x123ea2a70_0 .net "effective_addr", 31 0, v0x123e996b0_0;  1 drivers
v0x123ea2b10_0 .net "funct_code", 5 0, L_0x123ea5290;  1 drivers
v0x123ea2bc0_0 .net "hi_out", 31 0, v0x123e9b710_0;  1 drivers
v0x123ea2c80_0 .net "hl_reg_enable", 0 0, L_0x123eaa710;  1 drivers
v0x123ea2d50_0 .net "instr_address", 31 0, L_0x123ead300;  alias, 1 drivers
v0x123ea2df0_0 .net "instr_opcode", 5 0, L_0x123ea5170;  1 drivers
v0x123ea2e90_0 .net "instr_readdata", 31 0, v0x123ea4f00_0;  1 drivers
v0x123ea2f60_0 .net "j_imm", 0 0, L_0x123ea7fd0;  1 drivers
v0x123ea3000_0 .net "j_reg", 0 0, L_0x123ea89f0;  1 drivers
v0x123ea30a0_0 .net "link_const", 0 0, L_0x123ea7530;  1 drivers
v0x123ea3140_0 .net "link_reg", 0 0, L_0x123ea7a50;  1 drivers
v0x123ea31e0_0 .net "lo_out", 31 0, v0x123e9be20_0;  1 drivers
v0x123ea3280_0 .net "load_data", 31 0, v0x123e9a760_0;  1 drivers
v0x123ea3330_0 .net "load_instr", 0 0, L_0x123ea6060;  1 drivers
v0x123ea33c0_0 .net "lw", 0 0, L_0x123ea5580;  1 drivers
v0x123ea3460_0 .net "lwl", 0 0, L_0x123eac3d0;  1 drivers
v0x123ea3500_0 .net "lwr", 0 0, L_0x123eac560;  1 drivers
v0x123ea35a0_0 .net "mem_to_reg", 0 0, L_0x123ea6140;  1 drivers
v0x123ea3640_0 .net "mfhi", 0 0, L_0x123ea8da0;  1 drivers
v0x123ea36e0_0 .net "mflo", 0 0, L_0x123ea7310;  1 drivers
v0x123ea3780_0 .net "movefrom", 0 0, L_0x123ea5cc0;  1 drivers
v0x123ea3820_0 .net "muldiv", 0 0, L_0x123ea90d0;  1 drivers
v0x123ea38c0_0 .var "next_delay_slot", 31 0;
v0x123ea3970_0 .net "partial_store", 0 0, L_0x123eabfc0;  1 drivers
v0x123ea3a10_0 .net "r_format", 0 0, L_0x123ea5460;  1 drivers
v0x123ea3ab0_0 .net "reg_a_read_data", 31 0, L_0x123eaa9f0;  1 drivers
v0x123ea3b70_0 .net "reg_a_read_index", 4 0, L_0x123ea9730;  1 drivers
v0x123ea3c20_0 .net "reg_b_read_data", 31 0, L_0x123eaaca0;  1 drivers
v0x123ea3cf0_0 .net "reg_b_read_index", 4 0, L_0x123ea9330;  1 drivers
v0x123ea3d90_0 .net "reg_dst", 0 0, L_0x123ea5db0;  1 drivers
v0x123ea3e20_0 .net "reg_write", 0 0, L_0x123ea68a0;  1 drivers
v0x123ea3ec0_0 .net "reg_write_data", 31 0, L_0x123eaa670;  1 drivers
v0x123ea3f80_0 .net "reg_write_enable", 0 0, L_0x123ea9d50;  1 drivers
v0x123ea4030_0 .net "reg_write_index", 4 0, L_0x123ea9890;  1 drivers
v0x123ea40e0_0 .net "register_v0", 31 0, L_0x123eaad50;  alias, 1 drivers
v0x123ea4190_0 .net "reset", 0 0, v0x123ea5060_0;  1 drivers
v0x123ea4220_0 .net "result", 31 0, v0x123e99b00_0;  1 drivers
v0x123ea42d0_0 .net "result_hi", 31 0, v0x123e994a0_0;  1 drivers
v0x123ea43a0_0 .net "result_lo", 31 0, v0x123e99600_0;  1 drivers
v0x123ea4470_0 .net "sb", 0 0, L_0x123eac190;  1 drivers
v0x123ea4500_0 .net "sh", 0 0, L_0x123eac480;  1 drivers
v0x123ea4590_0 .var "state", 0 0;
v0x123ea4630_0 .net "store_instr", 0 0, L_0x123ea6a30;  1 drivers
v0x123ea46d0_0 .net "sw", 0 0, L_0x123ea56f0;  1 drivers
E_0x123e98100/0 .event edge, v0x123e992f0_0, v0x123ea29d0_0, v0x123ea23a0_0, v0x123ea2f60_0;
E_0x123e98100/1 .event edge, v0x123e99550_0, v0x123ea3000_0, v0x123e9cae0_0, v0x123ea25e0_0;
E_0x123e98100 .event/or E_0x123e98100/0, E_0x123e98100/1;
E_0x123e98a20 .event edge, v0x123ea3460_0, v0x123ea3500_0, v0x123e9b010_0, v0x123e996b0_0;
L_0x123ea5170 .part v0x123ea4f00_0, 26, 6;
L_0x123ea5290 .part v0x123ea4f00_0, 0, 6;
L_0x123ea5330 .concat [ 6 26 0 0], L_0x123ea5170, L_0x108040010;
L_0x123ea5460 .cmp/eq 32, L_0x123ea5330, L_0x108040058;
L_0x123ea5580 .cmp/eq 6, L_0x123ea5170, L_0x1080400a0;
L_0x123ea56f0 .cmp/eq 6, L_0x123ea5170, L_0x1080400e8;
L_0x123ea57d0 .concat [ 6 26 0 0], L_0x123ea5170, L_0x108040130;
L_0x123ea5970 .cmp/eq 32, L_0x123ea57d0, L_0x108040178;
L_0x123ea5a90 .concat [ 6 26 0 0], L_0x123ea5170, L_0x1080401c0;
L_0x123ea5b80 .cmp/eq 32, L_0x123ea5a90, L_0x108040208;
L_0x123ea5e60 .part L_0x123ea5170, 3, 3;
L_0x123ea6060 .cmp/eq 3, L_0x123ea5e60, L_0x108040250;
L_0x123ea61f0 .part L_0x123ea5170, 3, 3;
L_0x123ea6300 .cmp/eq 3, L_0x123ea61f0, L_0x108040298;
L_0x123ea63e0 .reduce/nor L_0x123ea90d0;
L_0x123ea6970 .part L_0x123ea5170, 3, 3;
L_0x123ea6a30 .cmp/eq 3, L_0x123ea6970, L_0x1080402e0;
L_0x123ea6c00 .concat [ 6 26 0 0], L_0x123ea5170, L_0x108040328;
L_0x123ea6ca0 .cmp/eq 32, L_0x123ea6c00, L_0x108040370;
L_0x123ea6e60 .concat [ 6 26 0 0], L_0x123ea5170, L_0x1080403b8;
L_0x123ea6f00 .cmp/eq 32, L_0x123ea6e60, L_0x108040400;
L_0x123ea6dc0 .part v0x123ea4f00_0, 20, 1;
L_0x123ea70d0 .concat [ 1 31 0 0], L_0x123ea6dc0, L_0x108040448;
L_0x123ea7020 .cmp/eq 32, L_0x123ea70d0, L_0x108040490;
L_0x123ea7620 .concat [ 6 26 0 0], L_0x123ea5170, L_0x1080404d8;
L_0x123ea71d0 .cmp/eq 32, L_0x123ea7620, L_0x108040520;
L_0x123ea7850 .part v0x123ea4f00_0, 0, 6;
L_0x123ea76c0 .cmp/eq 6, L_0x123ea7850, L_0x108040568;
L_0x123ea7be0 .concat [ 6 26 0 0], L_0x123ea5170, L_0x1080405b0;
L_0x123ea78f0 .cmp/eq 32, L_0x123ea7be0, L_0x1080405f8;
L_0x123ea7db0 .concat [ 6 26 0 0], L_0x123ea5170, L_0x108040640;
L_0x123ea7c80 .cmp/eq 32, L_0x123ea7db0, L_0x108040688;
L_0x123ea80c0 .concat [ 6 26 0 0], L_0x123ea5170, L_0x1080406d0;
L_0x123ea5f60 .cmp/eq 32, L_0x123ea80c0, L_0x108040718;
L_0x123ea8470 .part v0x123ea4f00_0, 0, 6;
L_0x123ea8360 .cmp/eq 6, L_0x123ea8470, L_0x108040760;
L_0x123ea8730 .part v0x123ea4f00_0, 0, 6;
L_0x123ea8610 .cmp/eq 6, L_0x123ea8730, L_0x1080407a8;
L_0x123ea8aa0 .part L_0x123ea5290, 3, 2;
L_0x123ea87d0 .cmp/eq 2, L_0x123ea8aa0, L_0x1080407f0;
L_0x123ea8cc0 .cmp/eq 6, L_0x123ea5290, L_0x108040838;
L_0x123ea8f70 .cmp/eq 6, L_0x123ea5290, L_0x108040880;
L_0x123ea9290 .cmp/eq 6, L_0x123ea5290, L_0x1080408c8;
L_0x123ea8e10 .cmp/eq 6, L_0x123ea5290, L_0x108040910;
L_0x123ea9730 .part v0x123ea4f00_0, 21, 5;
L_0x123ea9330 .part v0x123ea4f00_0, 16, 5;
L_0x123ea93d0 .part v0x123ea4f00_0, 11, 5;
L_0x123ea9990 .part v0x123ea4f00_0, 16, 5;
L_0x123ea9a30 .functor MUXZ 5, L_0x123ea9990, L_0x123ea93d0, L_0x123ea5db0, C4<>;
L_0x123ea9890 .functor MUXZ 5, L_0x123ea9a30, L_0x108040958, L_0x123ea7530, C4<>;
L_0x123eaa140 .arith/sum 32, v0x123ea29d0_0, L_0x1080409a0;
L_0x123ea9ad0 .functor MUXZ 32, v0x123e99b00_0, v0x123e9a760_0, L_0x123ea6140, C4<>;
L_0x123eaa3e0 .functor MUXZ 32, L_0x123ea9ad0, v0x123e9be20_0, L_0x123ea7310, C4<>;
L_0x123eaa2a0 .functor MUXZ 32, L_0x123eaa3e0, v0x123e9b710_0, L_0x123ea8da0, C4<>;
L_0x123eaa670 .functor MUXZ 32, L_0x123eaa2a0, L_0x123eaa140, L_0x123eaa050, C4<>;
L_0x123eabdc0 .concat [ 1 31 0 0], v0x123ea4590_0, L_0x108040ac0;
L_0x123eabea0 .cmp/eq 32, L_0x123eabdc0, L_0x108040b08;
L_0x123eac190 .cmp/eq 6, L_0x123ea5170, L_0x108040b50;
L_0x123eac480 .cmp/eq 6, L_0x123ea5170, L_0x108040b98;
L_0x123eac0b0 .reduce/nor v0x123ea4590_0;
L_0x123eac3d0 .cmp/eq 6, L_0x123ea5170, L_0x108040be0;
L_0x123eac560 .cmp/eq 6, L_0x123ea5170, L_0x108040c28;
L_0x123eace70 .part v0x123ea4f00_0, 0, 16;
L_0x123eaca20 .concat [ 16 2 0 0], L_0x123eace70, L_0x108040cb8;
L_0x123ead130 .part L_0x123eaca20, 0, 16;
L_0x123eacf30 .concat [ 2 16 0 0], L_0x108040d00, L_0x123ead130;
L_0x123ead050 .part L_0x123eacf30, 17, 1;
L_0x123ead3f0 .functor MUXZ 14, L_0x108040d90, L_0x108040d48, L_0x123ead050, C4<>;
L_0x123ead570 .concat [ 18 14 0 0], L_0x123eacf30, L_0x123ead3f0;
S_0x123e98a70 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x123e98690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x123e98dc0_0 .net *"_ivl_10", 15 0, L_0x123eab850;  1 drivers
L_0x108040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e98e80_0 .net/2u *"_ivl_14", 15 0, L_0x108040a78;  1 drivers
v0x123e98f30_0 .net *"_ivl_17", 15 0, L_0x123eab990;  1 drivers
v0x123e98ff0_0 .net *"_ivl_5", 0 0, L_0x123ea8510;  1 drivers
v0x123e990a0_0 .net *"_ivl_6", 15 0, L_0x123eab3a0;  1 drivers
v0x123e99190_0 .net *"_ivl_9", 15 0, L_0x123eab550;  1 drivers
v0x123e99240_0 .net "addr_rt", 4 0, L_0x123eabb70;  1 drivers
v0x123e992f0_0 .var "b_flag", 0 0;
v0x123e99390_0 .net "funct", 5 0, L_0x123eab100;  1 drivers
v0x123e994a0_0 .var "hi", 31 0;
v0x123e99550_0 .net "instructionword", 31 0, v0x123ea4f00_0;  alias, 1 drivers
v0x123e99600_0 .var "lo", 31 0;
v0x123e996b0_0 .var "memaddroffset", 31 0;
v0x123e99760_0 .var "multresult", 63 0;
v0x123e99810_0 .net "op1", 31 0, L_0x123eaadc0;  alias, 1 drivers
v0x123e998c0_0 .net "op2", 31 0, L_0x123eaaf70;  alias, 1 drivers
v0x123e99970_0 .net "opcode", 5 0, L_0x123eab060;  1 drivers
v0x123e99b00_0 .var "result", 31 0;
v0x123e99b90_0 .net "shamt", 4 0, L_0x123eabad0;  1 drivers
v0x123e99c40_0 .net/s "sign_op1", 31 0, L_0x123eaadc0;  alias, 1 drivers
v0x123e99d00_0 .net/s "sign_op2", 31 0, L_0x123eaaf70;  alias, 1 drivers
v0x123e99d90_0 .net "simmediatedata", 31 0, L_0x123eab8f0;  1 drivers
v0x123e99e20_0 .net "simmediatedatas", 31 0, L_0x123eab8f0;  alias, 1 drivers
v0x123e99eb0_0 .net "uimmediatedata", 31 0, L_0x123eaba30;  1 drivers
v0x123e99f40_0 .net "unsign_op1", 31 0, L_0x123eaadc0;  alias, 1 drivers
v0x123e9a010_0 .net "unsign_op2", 31 0, L_0x123eaaf70;  alias, 1 drivers
v0x123e9a0f0_0 .var "unsigned_result", 31 0;
E_0x123e98d30/0 .event edge, v0x123e99970_0, v0x123e99390_0, v0x123e998c0_0, v0x123e99b90_0;
E_0x123e98d30/1 .event edge, v0x123e99810_0, v0x123e99760_0, v0x123e99240_0, v0x123e99d90_0;
E_0x123e98d30/2 .event edge, v0x123e99eb0_0, v0x123e9a0f0_0;
E_0x123e98d30 .event/or E_0x123e98d30/0, E_0x123e98d30/1, E_0x123e98d30/2;
L_0x123eab060 .part v0x123ea4f00_0, 26, 6;
L_0x123eab100 .part v0x123ea4f00_0, 0, 6;
L_0x123ea8510 .part v0x123ea4f00_0, 15, 1;
LS_0x123eab3a0_0_0 .concat [ 1 1 1 1], L_0x123ea8510, L_0x123ea8510, L_0x123ea8510, L_0x123ea8510;
LS_0x123eab3a0_0_4 .concat [ 1 1 1 1], L_0x123ea8510, L_0x123ea8510, L_0x123ea8510, L_0x123ea8510;
LS_0x123eab3a0_0_8 .concat [ 1 1 1 1], L_0x123ea8510, L_0x123ea8510, L_0x123ea8510, L_0x123ea8510;
LS_0x123eab3a0_0_12 .concat [ 1 1 1 1], L_0x123ea8510, L_0x123ea8510, L_0x123ea8510, L_0x123ea8510;
L_0x123eab3a0 .concat [ 4 4 4 4], LS_0x123eab3a0_0_0, LS_0x123eab3a0_0_4, LS_0x123eab3a0_0_8, LS_0x123eab3a0_0_12;
L_0x123eab550 .part v0x123ea4f00_0, 0, 16;
L_0x123eab850 .concat [ 16 0 0 0], L_0x123eab550;
L_0x123eab8f0 .concat [ 16 16 0 0], L_0x123eab850, L_0x123eab3a0;
L_0x123eab990 .part v0x123ea4f00_0, 0, 16;
L_0x123eaba30 .concat [ 16 16 0 0], L_0x123eab990, L_0x108040a78;
L_0x123eabad0 .part v0x123ea4f00_0, 6, 5;
L_0x123eabb70 .part v0x123ea4f00_0, 16, 5;
S_0x123e9a240 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x123e98690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x123e9a490_0 .net "address", 31 0, v0x123e996b0_0;  alias, 1 drivers
v0x123e9a550_0 .net "datafromMem", 31 0, v0x123ea4c00_0;  alias, 1 drivers
v0x123e9a5f0_0 .net "instr_word", 31 0, v0x123ea4f00_0;  alias, 1 drivers
v0x123e9a6c0_0 .net "opcode", 5 0, L_0x123ea9690;  1 drivers
v0x123e9a760_0 .var "out_transformed", 31 0;
v0x123e9a850_0 .net "whichbyte", 1 0, L_0x123ea9f30;  1 drivers
E_0x123e9a460 .event edge, v0x123e9a6c0_0, v0x123e9a550_0, v0x123e9a850_0, v0x123e99550_0;
L_0x123ea9690 .part v0x123ea4f00_0, 26, 6;
L_0x123ea9f30 .part v0x123e996b0_0, 0, 2;
S_0x123e9a940 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x123e98690;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x123e9ac10_0 .net *"_ivl_1", 1 0, L_0x123eac640;  1 drivers
L_0x108040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123e9acd0_0 .net *"_ivl_5", 0 0, L_0x108040c70;  1 drivers
v0x123e9ad80_0 .net "bytenum", 2 0, L_0x123eacc10;  1 drivers
v0x123e9ae40_0 .net "dataword", 31 0, v0x123ea4c00_0;  alias, 1 drivers
v0x123e9af00_0 .net "eff_addr", 31 0, v0x123e996b0_0;  alias, 1 drivers
v0x123e9b010_0 .net "opcode", 5 0, L_0x123ea5170;  alias, 1 drivers
v0x123e9b0a0_0 .net "regbyte", 7 0, L_0x123eaccf0;  1 drivers
v0x123e9b150_0 .net "reghalfword", 15 0, L_0x123eacdb0;  1 drivers
v0x123e9b200_0 .net "regword", 31 0, L_0x123eaaca0;  alias, 1 drivers
v0x123e9b310_0 .var "storedata", 31 0;
E_0x123e9abb0/0 .event edge, v0x123e9b010_0, v0x123e9b200_0, v0x123e9ad80_0, v0x123e9b0a0_0;
E_0x123e9abb0/1 .event edge, v0x123e9a550_0, v0x123e9b150_0;
E_0x123e9abb0 .event/or E_0x123e9abb0/0, E_0x123e9abb0/1;
L_0x123eac640 .part v0x123e996b0_0, 0, 2;
L_0x123eacc10 .concat [ 2 1 0 0], L_0x123eac640, L_0x108040c70;
L_0x123eaccf0 .part L_0x123eaaca0, 0, 8;
L_0x123eacdb0 .part L_0x123eaaca0, 0, 16;
S_0x123e9b440 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x123e98690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x123e9b680_0 .net "clk", 0 0, v0x123ea4940_0;  alias, 1 drivers
v0x123e9b710_0 .var "data", 31 0;
v0x123e9b7a0_0 .net "data_in", 31 0, v0x123e994a0_0;  alias, 1 drivers
v0x123e9b870_0 .net "data_out", 31 0, v0x123e9b710_0;  alias, 1 drivers
v0x123e9b910_0 .net "enable", 0 0, L_0x123eaa710;  alias, 1 drivers
v0x123e9b9f0_0 .net "reset", 0 0, v0x123ea5060_0;  alias, 1 drivers
S_0x123e9bb10 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x123e98690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x123e9bd90_0 .net "clk", 0 0, v0x123ea4940_0;  alias, 1 drivers
v0x123e9be20_0 .var "data", 31 0;
v0x123e9beb0_0 .net "data_in", 31 0, v0x123e99600_0;  alias, 1 drivers
v0x123e9bf80_0 .net "data_out", 31 0, v0x123e9be20_0;  alias, 1 drivers
v0x123e9c020_0 .net "enable", 0 0, L_0x123eaa710;  alias, 1 drivers
v0x123e9c0f0_0 .net "reset", 0 0, v0x123ea5060_0;  alias, 1 drivers
S_0x123e9c200 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x123e98690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x123eaa9f0 .functor BUFZ 32, L_0x123eaa580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123eaaca0 .functor BUFZ 32, L_0x123eaaae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e9ce60_2 .array/port v0x123e9ce60, 2;
L_0x123eaad50 .functor BUFZ 32, v0x123e9ce60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e9c530_0 .net *"_ivl_0", 31 0, L_0x123eaa580;  1 drivers
v0x123e9c5f0_0 .net *"_ivl_10", 6 0, L_0x123eaab80;  1 drivers
L_0x108040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e9c690_0 .net *"_ivl_13", 1 0, L_0x108040a30;  1 drivers
v0x123e9c730_0 .net *"_ivl_2", 6 0, L_0x123eaa8d0;  1 drivers
L_0x1080409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e9c7e0_0 .net *"_ivl_5", 1 0, L_0x1080409e8;  1 drivers
v0x123e9c8d0_0 .net *"_ivl_8", 31 0, L_0x123eaaae0;  1 drivers
v0x123e9c980_0 .net "r_clk", 0 0, v0x123ea4940_0;  alias, 1 drivers
v0x123e9ca50_0 .net "r_clk_enable", 0 0, v0x123ea4a50_0;  alias, 1 drivers
v0x123e9cae0_0 .net "read_data1", 31 0, L_0x123eaa9f0;  alias, 1 drivers
v0x123e9cbf0_0 .net "read_data2", 31 0, L_0x123eaaca0;  alias, 1 drivers
v0x123e9cca0_0 .net "read_reg1", 4 0, L_0x123ea9730;  alias, 1 drivers
v0x123e9cd30_0 .net "read_reg2", 4 0, L_0x123ea9330;  alias, 1 drivers
v0x123e9cdc0_0 .net "register_v0", 31 0, L_0x123eaad50;  alias, 1 drivers
v0x123e9ce60 .array "registers", 0 31, 31 0;
v0x123e9d200_0 .net "reset", 0 0, v0x123ea5060_0;  alias, 1 drivers
v0x123e9d2d0_0 .net "write_control", 0 0, L_0x123ea9d50;  alias, 1 drivers
v0x123e9d370_0 .net "write_data", 31 0, L_0x123eaa670;  alias, 1 drivers
v0x123e9d500_0 .net "write_reg", 4 0, L_0x123ea9890;  alias, 1 drivers
L_0x123eaa580 .array/port v0x123e9ce60, L_0x123eaa8d0;
L_0x123eaa8d0 .concat [ 5 2 0 0], L_0x123ea9730, L_0x1080409e8;
L_0x123eaaae0 .array/port v0x123e9ce60, L_0x123eaab80;
L_0x123eaab80 .concat [ 5 2 0 0], L_0x123ea9330, L_0x108040a30;
    .scope S_0x123e7f600;
T_0 ;
    %wait E_0x123e6b680;
    %load/vec4 v0x123e97a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x123e97850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x123e97900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x123e979b0_0;
    %assign/vec4 v0x123e97850_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x123e9a240;
T_1 ;
    %wait E_0x123e9a460;
    %load/vec4 v0x123e9a6c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x123e9a850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x123e9a850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x123e9a550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x123e9a850_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x123e9a550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x123e9a550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x123e9a550_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x123e9a850_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x123e9a550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x123e9a550_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x123e9a5f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x123e9a760_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x123e9c200;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e9ce60, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x123e9c200;
T_3 ;
    %wait E_0x123e7e030;
    %load/vec4 v0x123e9d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x123e9ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x123e9d2d0_0;
    %load/vec4 v0x123e9d500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x123e9d370_0;
    %load/vec4 v0x123e9d500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e9ce60, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123e98a70;
T_4 ;
    %wait E_0x123e98d30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %load/vec4 v0x123e99970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x123e99390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x123e99d00_0;
    %ix/getv 4, v0x123e99b90_0;
    %shiftl 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x123e99d00_0;
    %ix/getv 4, v0x123e99b90_0;
    %shiftr 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x123e99d00_0;
    %ix/getv 4, v0x123e99b90_0;
    %shiftr/s 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x123e99d00_0;
    %load/vec4 v0x123e99f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x123e99d00_0;
    %load/vec4 v0x123e99f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x123e99d00_0;
    %load/vec4 v0x123e99f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x123e99c40_0;
    %pad/s 64;
    %load/vec4 v0x123e99d00_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x123e99760_0, 0, 64;
    %load/vec4 v0x123e99760_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x123e994a0_0, 0, 32;
    %load/vec4 v0x123e99760_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x123e99600_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x123e99f40_0;
    %pad/u 64;
    %load/vec4 v0x123e9a010_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x123e99760_0, 0, 64;
    %load/vec4 v0x123e99760_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x123e994a0_0, 0, 32;
    %load/vec4 v0x123e99760_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x123e99600_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d00_0;
    %mod/s;
    %store/vec4 v0x123e994a0_0, 0, 32;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d00_0;
    %div/s;
    %store/vec4 v0x123e99600_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %mod;
    %store/vec4 v0x123e994a0_0, 0, 32;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %div;
    %store/vec4 v0x123e99600_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x123e99810_0;
    %store/vec4 v0x123e994a0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x123e99810_0;
    %store/vec4 v0x123e99600_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d00_0;
    %add;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %add;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %sub;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %and;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %or;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %xor;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %or;
    %inv;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e9a010_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x123e99240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x123e99c40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x123e99c40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x123e99c40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x123e99c40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d00_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e998c0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x123e99c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x123e99c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e992f0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e99e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e99eb0_0;
    %and;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e99eb0_0;
    %or;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x123e99f40_0;
    %load/vec4 v0x123e99eb0_0;
    %xor;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x123e99eb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x123e9a0f0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x123e99c40_0;
    %load/vec4 v0x123e99d90_0;
    %add;
    %store/vec4 v0x123e996b0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x123e9a0f0_0;
    %store/vec4 v0x123e99b00_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x123e9bb10;
T_5 ;
    %wait E_0x123e7e030;
    %load/vec4 v0x123e9c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e9be20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x123e9c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x123e9beb0_0;
    %assign/vec4 v0x123e9be20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123e9b440;
T_6 ;
    %wait E_0x123e7e030;
    %load/vec4 v0x123e9b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e9b710_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x123e9b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x123e9b7a0_0;
    %assign/vec4 v0x123e9b710_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123e9a940;
T_7 ;
    %wait E_0x123e9abb0;
    %load/vec4 v0x123e9b010_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x123e9b200_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e9b310_0, 4, 8;
    %load/vec4 v0x123e9b200_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e9b310_0, 4, 8;
    %load/vec4 v0x123e9b200_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e9b310_0, 4, 8;
    %load/vec4 v0x123e9b200_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123e9b310_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x123e9b010_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x123e9ad80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x123e9b0a0_0;
    %load/vec4 v0x123e9ae40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9b310_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x123e9ae40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x123e9b0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e9ae40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x123e9b310_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x123e9ae40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x123e9b0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e9ae40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9b310_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x123e9ae40_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x123e9b0a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9b310_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x123e9b010_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x123e9ad80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x123e9b150_0;
    %load/vec4 v0x123e9ae40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9b310_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x123e9ae40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x123e9b150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e9b310_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x123e98690;
T_8 ;
    %wait E_0x123e98a20;
    %load/vec4 v0x123ea3460_0;
    %flag_set/vec4 8;
    %load/vec4 v0x123ea3500_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x123ea2df0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x123ea2a70_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x123ea2670_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x123e98690;
T_9 ;
    %wait E_0x123e98100;
    %load/vec4 v0x123ea2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x123ea29d0_0;
    %load/vec4 v0x123ea23a0_0;
    %add;
    %store/vec4 v0x123ea38c0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x123ea2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x123ea29d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x123ea2e90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x123ea38c0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x123ea3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x123ea3ab0_0;
    %store/vec4 v0x123ea38c0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x123ea25e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x123ea38c0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x123e98690;
T_10 ;
    %wait E_0x123e7e030;
    %load/vec4 v0x123ea24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x123ea4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x123ea25e0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x123ea29d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123ea2550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123ea4590_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x123ea2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x123ea4590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123ea4590_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x123ea4590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123ea4590_0, 0;
    %load/vec4 v0x123ea29d0_0;
    %assign/vec4 v0x123ea25e0_0, 0;
    %load/vec4 v0x123ea38c0_0;
    %assign/vec4 v0x123ea29d0_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x123ea29d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123ea2550_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x123e711d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123ea4940_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123ea4940_0;
    %inv;
    %store/vec4 v0x123ea4940_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x123e711d0;
T_12 ;
    %fork t_1, S_0x123e97bc0;
    %jmp t_0;
    .scope S_0x123e97bc0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123ea5060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123ea4a50_0, 0, 1;
    %wait E_0x123e7e030;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123ea5060_0, 0, 1;
    %wait E_0x123e7e030;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e97f00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x123ea4c00_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x123e98160_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x123e98370_0, 0, 5;
    %load/vec4 v0x123e97f00_0;
    %store/vec4 v0x123e98480_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123e97fc0_0, 0, 16;
    %load/vec4 v0x123e98160_0;
    %load/vec4 v0x123e98370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e98480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e97fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e98070_0, 0, 32;
    %load/vec4 v0x123e98070_0;
    %store/vec4 v0x123ea4f00_0, 0, 32;
    %load/vec4 v0x123ea4c00_0;
    %load/vec4 v0x123e97f00_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x123ea4c00_0, 0, 32;
    %wait E_0x123e7e030;
    %delay 2, 0;
    %load/vec4 v0x123ea4c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x123ea4b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x123e97f00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x123e97f00_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e97f00_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x123e98160_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x123e97e50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x123e98530_0, 0, 5;
    %load/vec4 v0x123e97f00_0;
    %subi 1, 0, 5;
    %store/vec4 v0x123e98370_0, 0, 5;
    %load/vec4 v0x123e97f00_0;
    %store/vec4 v0x123e98480_0, 0, 5;
    %load/vec4 v0x123e97f00_0;
    %addi 15, 0, 5;
    %store/vec4 v0x123e982c0_0, 0, 5;
    %load/vec4 v0x123e98160_0;
    %load/vec4 v0x123e98370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e98480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e982c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e98530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e97e50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e98210_0, 0, 32;
    %load/vec4 v0x123e98210_0;
    %store/vec4 v0x123ea4f00_0, 0, 32;
    %wait E_0x123e7e030;
    %delay 2, 0;
    %load/vec4 v0x123e97f00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x123e97f00_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e97f00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x123e985e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x123e98160_0, 0, 6;
    %load/vec4 v0x123e97f00_0;
    %addi 15, 0, 5;
    %store/vec4 v0x123e98370_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e98480_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123e97fc0_0, 0, 16;
    %load/vec4 v0x123e98160_0;
    %load/vec4 v0x123e98370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e98480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e97fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e98070_0, 0, 32;
    %load/vec4 v0x123e98070_0;
    %store/vec4 v0x123ea4f00_0, 0, 32;
    %wait E_0x123e7e030;
    %delay 2, 0;
    %load/vec4 v0x123e97f00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x123e985e0_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x123e985e0_0;
    %load/vec4 v0x123e97f00_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x123e97d90_0, 0, 32;
    %load/vec4 v0x123e985e0_0;
    %load/vec4 v0x123e97f00_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x123e985e0_0, 0, 32;
    %load/vec4 v0x123ea4f90_0;
    %load/vec4 v0x123e97d90_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x123e97d90_0, v0x123ea4f90_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x123e97f00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x123e97f00_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123e711d0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
