# Verilog_project
Pipelined version of a microprocessor
![WhatsApp Image 2025-06-22 at 15 55 17_a5a32e15](https://github.com/user-attachments/assets/3ec1b577-6b94-47ea-a672-41ccb24e33d1)
![WhatsApp Image 2025-06-22 at 15 55 19_ba34d483](https://github.com/user-attachments/assets/850d1d0a-f5dd-4c5a-b68c-09c6e072e9a7)
