
- Global:
    Print    :  true

- Library:
    Name     :  dummy_plug
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    Exclude  :  ["../../../Dummy_Plug/src/main/vhdl/core/sync_alt.vhd"]
    PathList :  ["../../../Dummy_Plug/src/main/vhdl/"]

- Library:
    Name     :  work
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    PathList :  
        - "../../../src/test/vhdl/axi4_stream_to_master/axi4_stream_to_master_test_bench.vhd"
    Top      :  ["AXI4_STREAM_TO_MASTER_TEST_BENCH"]
