b'Shantanu Dutt, PhD \xe2\x80\x93 UIC Electrical and Computer Engineering'
b' University of Illinois at Chicago '
b' College of Engineering '
b''
b''
b''
b''
b''
b'Make a Gift'
b'  '
b'ACADEMICS '
b'Future Students'
b'Undergraduate Studies'
b'Graduate Studies'
b'Courses'
b'STUDENT LIFE '
b'Career Center'
b'Job Board'
b'ECE Support'
b'Student Organizations'
b'RESEARCH '
b'Research Labs'
b'Research Areas'
b'Facilities'
b'Sponsors'
b'PEOPLE '
b'Faculty & Staff'
b'ABOUT US '
b'Our Department'
b'ABET Accreditation'
b'News'
b'Events Calendar'
b'WISEST Faculty'
b'Affiliates'
b'Argonne National Lab'
b'Lawrence Berkeley National Laboratory'
b'Polytecnico Di Torino'
b'Professional Organizations'
b'Employment'
b'Contact Us'
b' '
b' '
b'  '
b'ACADEMICS'
b'Future Students'
b'Undergraduate Studies'
b'Graduate Studies'
b'Courses'
b'STUDENT LIFE'
b'Career Center'
b'Job Board'
b'ECE Support'
b'Student Organizations'
b'RESEARCH'
b'Research Labs'
b'Research Areas'
b'Facilities'
b'Sponsors'
b'PEOPLE'
b'Faculty & Staff'
b'ABOUT US'
b'Our Department'
b'ABET Accreditation'
b'News'
b'Events Calendar'
b'WISEST Faculty'
b'Affiliates'
b'Argonne National Lab'
b'Lawrence Berkeley National Laboratory'
b'Polytecnico Di Torino'
b'Professional Organizations'
b'Employment'
b'Contact Us'
b'  '
b' Shantanu Dutt, PhD'
b' dutt@uic.edu '
b'Bio'
b'Contact Information:'
b'UIC\xc2\xa0Dept. of Electrical & Computer Engineering,\xc2\xa01020 Sciences and Engineering Offices (SEO),\xc2\xa0851 South Morgan St.(M/C 154)\xc2\xa0Chicago, IL 60607.'
b'Office: 930\xc2\xa0SEO'
b'Laboratory Website: Design Automation and Reconfiguration Technology (DART) Lab'
b'View Full Profile'
b'View Full Profile'
b'Qualifications'
b' Ph.D. Computer Science and Engineering University of Michigan, Ann Arbor 1990'
b' M.Tech. in Computer Engineering Indian Institute of Technology, Kharagpur, India 1984.'
b' B.E. Electronics and Communication Engineering Maharaja Sayajirao University of Baroda, Baroda India, 1983'
b'Research Interests'
b' VLSI CAD: Physical design, incremental design, physical synthesis, high-level synthesis (ASICs and FPGAs)'
b' Discrete Optimization'
b' FPGA BIST and trusted design'
b' Fault-Tolerant Computing\xe2\x80\x93Systems and Chips'
b' Parallel and Distributed Computing'
b'Courses Offered'
b' ECE 368\xe2\x80\x94CAD Based Logic Design (Spring 2014)'
b' ECE/CS 566\xe2\x80\x94Parallel Processing (Spring 2015)'
b' ECE 565\xe2\x80\x94VLSI Design Automation (Fall 2015)'
b' ECE 366\xe2\x80\x94Computer Architecture (Fall 2001)'
b' ECE 465\xe2\x80\x94Digital Systems (Spring 2016)'
b' EECS 265\xe2\x80\x94Intro. Logic Design (Spring 1998)'
b'Professional Achievements'
b' Lead Guest Editor for the Special Issue on \xe2\x80\x9cNew Algorithmic Techniques for Complex EDA Problems\xe2\x80\x9d in the VLSI Design journal.'
b'Lead Guest Editor for the Special Issue on \xe2\x80\x9cNew Algorithmic Techniques for Complex EDA Problems\xe2\x80\x9d in the VLSI Design journal'
b' Featured speaker (1 of 2) at Int\xe2\x80\x99l Conference on CAD (ICCAD), 2006, for the paper \xe2\x80\x9cA Network-Flow Approach to Timing-Driven Incremental Placement for ASICs\xe2\x80\x9d.'
b' Best paper award nomination for the paper \xe2\x80\x9cEfficient On-Line Testing of FPGAs with Provable Diagnosabilities\xe2\x80\x9d, at the Design Automation Conference, June 2004 , a premier conference for VLSI CAD and testing.'
b' Best Paper award for the paper \xe2\x80\x9cA probability-based approach to VLSI circuit partitioning\xe2\x80\x9d, at the ACM/IEEE Design Automation Conference, Las Vegas, June 1996.'
b' Most influential paper award for the paper \xe2\x80\x9cDesign and reconfiguration strategies for near-optimal k-fault-tolerant tree architectures\xe2\x80\x9d at the Fault Tolerant Comput. Symp., 1995 (for a paper that appeared in FTCS \xe2\x80\x9988).'
b' Research Initiation Award from NSF for \xe2\x80\x9cEfficient Design of Fault-Tolerant Multiprocessors\xe2\x80\x9d, 9/92 \xe2\x80\x93 2/96.'
b' Invited article: S. Dutt, F. Rota, F. Trovo and F. Hanchek, \xe2\x80\x9cFault Tolerance in Computer Systems\xe2\x80\x93From Circuits to Algorithms\xe2\x80\x9d, invited article, in Electrical Engineering Handbook, Academic Press, 2004.'
b' Invited article: S. Dutt and D. Boley, \xe2\x80\x9cRoundoff Errors\xe2\x80\x9d, invited article, in Wiley Encyclopedia of Electrical and Electronics Engineering, Vol. 18, 1999, pp. 617-627.'
b' Invited paper: N.R. Mahapatra and S. Dutt, \xe2\x80\x9cNew anticipatory load balancing strategies for scalable parallel best-first search\xe2\x80\x9d, DIMACS workshop on Parallel Processing of Discrete Optimization Problems, April 1994.'
b'Publications'
b'Journals/Book Chapters :'
b'\xe2\x80\x9cDiscretized Network Flow Techniques for Timing and Wire-Length Driven Incremental Placement with White-Space Satisfaction\xe2\x80\x9d (pdf) '
b'\xe2\x80\x9cTrust-Based Design and Check of FPGA Circuits Using Two-Level Randomized ECC Structures (pdf) '
b'\xe2\x80\x9cBuilt-in-Self-Test of FPGAs with Provable Diagnosabilities and High Diagnostic Coverage with Application to On-Line Testing\xe2\x80\x9d (pdf) '
b'\xe2\x80\x9cAn efficient delay-optimal distributed termination detection algorithm\xe2\x80\x9d,'
b'\xe2\x80\x9cA search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs, '
b'\xe2\x80\x9cVLSI Circuit Partitioning by Cluster-Removal Using Iterative Improvement Techniques\xe2\x80\x9d, '
b'ps(gzipped) '
b'pdf'
b'Tech. Report (ps) '
b'\xe2\x80\x9cMethodologies for Tolerating Logic and Interconnect Faults in FPGAs\xe2\x80\x9d, '
b'\xe2\x80\x9cNode Covering, Error Correcting Codes and Multiprocessors with High Average Fault Tolerance\xe2\x80\x9d,'
b'Refereed Conferences :'
b'\xe2\x80\x9cSelection of Multiple SNPs in Case-Control Association Study Using a Discretized Network Flow Approach\xe2\x80\x9d, (pdf) '
b'ppt '
b'\xe2\x80\x9cAlgorithms for Simultaneous Consideration of Multiple Physical Synthesis Transforms for Timing Closure\xe2\x80\x9d, (pdf) '
b'ppt '
b'\xe2\x80\x9cA Network-Flow Based Cell Sizing Algorithm\xe2\x80\x9d, (pdf) '
b'\xe2\x80\x9cConstraint Satisfaction in Incremental Placement with Application to Performance Optimization under Power Constraints\xe2\x80\x9d, (pdf) '
b'\xe2\x80\x9cA Network-Flow Approach to Timing-Driven Incremental Placement for ASICs\xe2\x80\x9d(pdf) '
b'ppt '
b'\xe2\x80\x9cOff-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream\xe2\x80\x9d (pdf) '
b'\xe2\x80\x9cMixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions\xe2\x80\x9d (pdf) '
b'ppt'
b'\xe2\x80\x9cEfficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations\xe2\x80\x9d (pdf) '
b'ppt'
b'\xe2\x80\x9cEfficient On-line Interconnect Testing in FPGAs with Provable Detectability for Multiple Faults\xe2\x80\x9d (pdf) '
b'ppt'
b'\xe2\x80\x9cHigh-Diagnosability Online Built-In Self-Test of FPGAs via Iterative Bootstrapping\xe2\x80\x9d (pdf) '
b'\xe2\x80\x9cA Depth-First-Search Controlled Gridless Incremental Routing Algorithm for VLSI Circuits\xe2\x80\x9d (pdf) '
b'ppt'
b'\xe2\x80\x9cEfficient On-Line Testing of FPGAs with Provable Diagnosabilities\xe2\x80\x9d (pdf) '
b'ppt'
b'\xe2\x80\x9cAn Effective Hop-Based Detailed Router for FPGAs for Optimizing Track Usage and Circuit Performance\xe2\x80\x9d (pdf)'
b'\xe2\x80\x9cRoving Testing Using Built-in-Self-Tester Designs for FPGAs with Effective Diagosability\xe2\x80\x9d (poster paper) \xe2\x80\x94 ppt'
b'\xe2\x80\x9cROAD: An Order-Impervious Optimal Detailed Router for FPGAs\xe2\x80\x9d(pdf) '
b'ppt'
b'\xe2\x80\x9cDesign and Simulation of an EM-Fault-Tolerant Processor with Micro-Rollback, Control-Flow Checking and ECC\xe2\x80\x9d, IEEE APS/URSI International Symposium , (digest of abstracts) \xe2\x80\x94 ppt '
b'\xe2\x80\x9cAlgorithms for Simultaneous Satisfaction of Multiple Constraints and Objective Optimization in a Placement Flow with Application to Congestion Control\xe2\x80\x9d (pdf) '
b'\xe2\x80\x9cEvaluation of Processor Faults Due to EM Interference\xe2\x80\x94Concepts and Simulation Environment \xe2\x80\x94 ppt '
b'\xe2\x80\x9cA Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs\xe2\x80\x9d (ps) '
b'\xe2\x80\x9cEffective Partition-Driven Placement with Simultaneous Level Processing and Global Net Views\xe2\x80\x9d (ps) '
b'pdf '
b'\xe2\x80\x9cEfficient Incremental Rerouting for Fault Reconfiguration in Field Programmable Gate Arrays\xe2\x80\x9d ps '
b'\xe2\x80\x9cEfficient Network-Flow Based Techniques for Dynamic Fault Reconfiguration in FPGAs\xe2\x80\x9d ps '
b'\xe2\x80\x9cPartitioning Using Second-Order Information and Stochastic-Gain Functions\xe2\x80\x9d, '
b'\xe2\x80\x9cA Stochastic Approach to Timing-Driven Partitioning and Placement with Accurate Net and Gain Modeling\xe2\x80\x9d, '
b'\xe2\x80\x9cPartitioning Around Roadblocks: Tackling Constraints with Intermediate Relaxations\xe2\x80\x9d, '
b'\xe2\x80\x9cVLSI Circuit Partitioning by Cluster-Removal Using Iterative Improvement Techniques\xe2\x80\x9d,'
b'\xe2\x80\x9cVLSI Circuit Partitioning by Cluster-Removal Using Iterative Improvement Techniques\xe2\x80\x9d,'
b'\xe2\x80\x9cA probability-based approach to VLSI circuit partitioning\xe2\x80\x9d,'
b'\xe2\x80\x9cNew faster Kernighan-Lin-type graph-partitioning algorithms\xe2\x80\x9d, '
b''
b''
b''
b''
b''
b''
b' 1020 Sciences & Engineering Offices  851 South Morgan St.(M/C 154) Chicago, IL 60607'
b' 1020 Sciences & Engineering Offices  851 South Morgan St.(M/C 154) Chicago, IL 60607'
b'312.996.3423'
b'Future Students'
b'Future Students'
b'Undergraduate Studies'
b'Undergraduate Studies'
b'Graduate Studies'
b'Graduate Studies'
b'Courses'
b'Courses'
b'Student Organizations'
b'Student Organizations'
b'Events Calendar'
b'Events Calendar'
b'Contact Us'
b'Contact Us'
b'Administrative Forms'
b'Administrative Forms'
b'Laboratory Safety'
b'Laboratory Safety'
b'Make a Gift'
b'Make a Gift'
b'CookieSettings'
b' University of Illinois Chicago '
b'College of Engineering'
b''
