(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h212):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire3;
  input wire signed [(4'hd):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire [(3'h4):(1'h0)] wire0;
  wire signed [(4'h9):(1'h0)] wire53;
  wire signed [(2'h2):(1'h0)] wire7;
  wire signed [(5'h13):(1'h0)] wire6;
  wire signed [(4'h8):(1'h0)] wire5;
  wire [(4'hd):(1'h0)] wire4;
  reg signed [(4'ha):(1'h0)] reg51 = (1'h0);
  reg [(3'h4):(1'h0)] reg49 = (1'h0);
  reg [(4'h9):(1'h0)] reg48 = (1'h0);
  reg [(5'h12):(1'h0)] reg46 = (1'h0);
  reg [(5'h10):(1'h0)] reg45 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg44 = (1'h0);
  reg [(4'he):(1'h0)] reg43 = (1'h0);
  reg [(5'h13):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg40 = (1'h0);
  reg [(4'he):(1'h0)] reg38 = (1'h0);
  reg [(2'h3):(1'h0)] reg37 = (1'h0);
  reg [(2'h3):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg35 = (1'h0);
  reg [(4'he):(1'h0)] reg32 = (1'h0);
  reg [(5'h12):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg30 = (1'h0);
  reg [(4'hb):(1'h0)] reg29 = (1'h0);
  reg [(4'hd):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg27 = (1'h0);
  reg [(3'h5):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg23 = (1'h0);
  reg [(3'h4):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg21 = (1'h0);
  reg [(5'h11):(1'h0)] reg20 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg [(4'h8):(1'h0)] reg16 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg15 = (1'h0);
  reg [(2'h2):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg12 = (1'h0);
  reg [(5'h12):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg8 = (1'h0);
  reg [(3'h5):(1'h0)] reg52 = (1'h0);
  reg [(3'h5):(1'h0)] forvar50 = (1'h0);
  reg [(5'h11):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg42 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg39 = (1'h0);
  reg [(3'h4):(1'h0)] reg34 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg26 = (1'h0);
  reg [(4'hb):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h12):(1'h0)] forvar10 = (1'h0);
  reg [(3'h4):(1'h0)] reg9 = (1'h0);
  assign y = {wire53,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg51,
                 reg49,
                 reg48,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg41,
                 reg40,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg18,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg8,
                 reg52,
                 forvar50,
                 reg47,
                 reg42,
                 reg39,
                 reg34,
                 reg33,
                 reg26,
                 reg19,
                 reg17,
                 forvar10,
                 reg9,
                 (1'h0)};
  assign wire4 = $signed("HYrlFNJ8Eu96BYTpgQR");
  assign wire5 = (~|(wire3[(1'h1):(1'h0)] ?
                     wire4 : ((wire0 >>> {wire2}) ?
                         {wire3[(4'hc):(3'h5)],
                             "o2vUeZxUe1"} : "2nzeNYGbNxJHkCI")));
  assign wire6 = wire5;
  assign wire7 = "ZVySiqsyvQhWFd";
  always
    @(posedge clk) begin
      if ($signed(wire1))
        begin
          reg8 <= (wire1 ?
              wire6[(2'h3):(2'h3)] : (wire7[(1'h0):(1'h0)] ?
                  $unsigned(((wire0 <= (8'hb1)) ?
                      wire2[(2'h3):(1'h0)] : (wire6 ?
                          wire2 : wire7))) : wire6[(4'hf):(4'h9)]));
          if (wire4[(4'ha):(1'h1)])
            begin
              reg9 = (wire6 ? "nC" : $unsigned("VitwGfO6mYgUf"));
              reg10 <= wire0;
            end
          else
            begin
              reg10 <= wire2;
              reg11 <= $unsigned((wire3 >> $signed((wire6 ?
                  reg8 : $signed(wire6)))));
            end
          if ("Zk8KOKU2A9iLSeXon")
            begin
              reg12 <= (~^wire3);
              reg13 <= wire1[(5'h13):(3'h4)];
            end
          else
            begin
              reg12 <= $signed($signed(($signed($unsigned(reg12)) <<< (wire7 >= $unsigned(wire0)))));
              reg13 <= {"AzQ2x5DB"};
            end
          reg14 <= $unsigned($unsigned("qGSQB8DeZm2RT"));
          if ((8'h9d))
            begin
              reg15 <= $unsigned((-""));
              reg16 <= wire4;
            end
          else
            begin
              reg15 <= $signed($signed(wire7[(2'h2):(1'h0)]));
            end
        end
      else
        begin
          reg9 = $signed((~&(~&$signed($unsigned(wire6)))));
          for (forvar10 = (1'h0); (forvar10 < (2'h3)); forvar10 = (forvar10 + (1'h1)))
            begin
              reg11 <= wire3;
            end
          if (($signed(reg16[(2'h2):(2'h2)]) & "EPL"))
            begin
              reg12 <= reg11;
              reg13 <= (^$unsigned($unsigned($signed((wire0 ?
                  reg16 : forvar10)))));
              reg14 <= (8'ha3);
            end
          else
            begin
              reg17 = wire1;
            end
          if ("")
            begin
              reg18 <= $signed($unsigned(((reg10[(3'h6):(1'h0)] ?
                  (reg16 + wire5) : $signed(wire7)) || "mJRgaZwnQ1QN9Ldqs6Ml")));
              reg19 = (reg14 || {{$unsigned({forvar10}), (~^(reg11 ^~ reg9))}});
              reg20 <= {"2bH3bWhWfby5"};
            end
          else
            begin
              reg18 <= ((reg14[(1'h0):(1'h0)] != {reg17}) ~^ (~&forvar10));
              reg20 <= reg13[(3'h6):(3'h6)];
            end
          if ({(8'h9e),
              (($signed($unsigned((8'hbc))) ?
                  $signed(((8'h9e) && wire0)) : (8'hb9)) || $unsigned($unsigned(wire1[(1'h0):(1'h0)])))})
            begin
              reg21 <= (((8'ha2) ?
                      $unsigned(((wire7 & reg10) && wire3[(4'ha):(1'h0)])) : $unsigned(wire0[(2'h2):(2'h2)])) ?
                  ((^~$signed(wire1)) * $unsigned("KhofJ2")) : {($signed($signed(reg19)) - wire6[(4'h9):(1'h0)])});
              reg22 <= {$signed((8'had))};
              reg23 <= (reg19 ? reg10 : (8'hae));
              reg24 <= {(~^$unsigned($signed(reg16[(4'h8):(1'h1)])))};
              reg25 <= $unsigned($signed($signed((~^"YyB69Ivi6"))));
            end
          else
            begin
              reg21 <= {(wire3[(4'h8):(1'h1)] ?
                      $signed(reg10[(1'h1):(1'h1)]) : (^$unsigned({reg24,
                          reg25})))};
            end
        end
      reg26 = (~wire2[(4'ha):(2'h3)]);
      reg27 <= {(({$signed((8'haf)), ((7'h41) ? wire5 : reg12)} ?
                  reg16 : $signed(reg19)) ?
              (^$unsigned((|wire4))) : $unsigned((~|reg16))),
          $unsigned({"Uy6ALvKvY9oRM"})};
      if ((reg11 ?
          $signed($signed((reg17 <<< $unsigned((8'hb7))))) : (+$signed(forvar10))))
        begin
          reg28 <= "mGoHgG6BP";
          if ((~$signed((wire1[(5'h12):(4'hb)] << $unsigned($signed(reg13))))))
            begin
              reg29 <= $unsigned($unsigned($unsigned($signed($signed(reg20)))));
              reg30 <= reg10;
            end
          else
            begin
              reg29 <= (^~reg28);
              reg30 <= ($signed($unsigned((|(^reg15)))) ?
                  (reg29 ?
                      ($unsigned($unsigned(forvar10)) && (reg18[(1'h1):(1'h1)] > wire6)) : (((wire4 + wire0) ?
                              (reg27 ? reg20 : reg13) : reg14[(1'h1):(1'h1)]) ?
                          (reg29[(3'h5):(1'h0)] ?
                              (7'h40) : (reg18 && (8'hbc))) : (reg20 ?
                              $unsigned(wire0) : $unsigned(wire5)))) : forvar10[(1'h1):(1'h1)]);
              reg31 <= $signed("cVy0m8iaC");
              reg32 <= wire6[(5'h12):(4'hb)];
            end
          reg33 = (($signed(wire0) & ({(reg29 - (8'ha1)),
                  (reg21 ? reg24 : reg14)} ?
              (+(wire3 ?
                  reg8 : reg30)) : wire4)) <= $signed("4DJftdH0MFbllGuTb"));
        end
      else
        begin
          if (reg8[(1'h1):(1'h0)])
            begin
              reg33 = ($signed(reg22) | ($signed((reg15[(1'h0):(1'h0)] * (reg28 ?
                  (8'h9c) : reg12))) >= (+$signed(reg26))));
              reg34 = ((8'hb3) <<< ("k6sYab6ese8M4PEVHN0" ?
                  $signed(($unsigned(wire4) ?
                      reg17 : {reg29})) : ((^$unsigned(forvar10)) ?
                      $unsigned("1fq4xVkCkCKcqm3uF3") : reg17[(2'h3):(2'h3)])));
              reg35 <= reg34;
              reg36 <= {(-reg24[(3'h6):(3'h4)])};
            end
          else
            begin
              reg28 <= ((+$unsigned($signed(reg36))) && "IBk5X1m");
              reg33 = "";
              reg35 <= "lzB";
            end
          if (("qmybmLhEQ" >> ($unsigned((reg34[(1'h1):(1'h1)] ?
                  $unsigned(wire7) : "miKleXybH8")) ?
              $unsigned(((~wire6) ?
                  "kbe81JZwp9LdPxxx8fnC" : ((8'hb6) == wire3))) : reg12[(3'h6):(1'h0)])))
            begin
              reg37 <= {((~$signed("rKYQz4y")) ?
                      $signed(wire1[(4'ha):(3'h4)]) : "4"),
                  $unsigned(({$signed(reg11), "6XFMDyPNHG69"} ?
                      "Mx6UdgimZ2f1DBH" : (8'ha9)))};
              reg38 <= wire1;
              reg39 = reg18;
              reg40 <= $unsigned((&"Zw03ipuMxDept"));
            end
          else
            begin
              reg37 <= ($signed($unsigned($signed($signed(reg22)))) + reg14[(2'h2):(1'h1)]);
              reg38 <= forvar10[(2'h2):(1'h1)];
              reg40 <= (~|(^$unsigned((~|(reg35 >> reg31)))));
              reg41 <= "Jq5AaOr";
            end
          reg42 = reg25[(3'h5):(2'h3)];
          if (reg27)
            begin
              reg43 <= ((((^"fJ7hv8qDlU6lQg") ?
                      {reg32,
                          reg22[(3'h4):(2'h3)]} : $signed((reg39 <<< reg35))) ?
                  reg25[(3'h5):(1'h0)] : reg39) >>> (~&(^$signed(wire0))));
              reg44 <= (~|(!($unsigned((reg12 + wire4)) & (8'ha0))));
              reg45 <= $unsigned($unsigned((7'h44)));
              reg46 <= $unsigned($signed({(forvar10 ?
                      (reg15 >> reg28) : $unsigned(reg25))}));
            end
          else
            begin
              reg47 = ("4p" > $unsigned((~^reg22[(2'h2):(2'h2)])));
              reg48 <= ($signed((-((~|wire2) ^ (!reg33)))) >= reg39[(2'h2):(1'h0)]);
              reg49 <= wire4[(1'h1):(1'h1)];
            end
        end
      for (forvar50 = (1'h0); (forvar50 < (3'h4)); forvar50 = (forvar50 + (1'h1)))
        begin
          reg51 <= (~^$unsigned((~&(~^{reg44}))));
          reg52 = (-reg43);
        end
    end
  assign wire53 = reg20;
endmodule