

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">sam3_tc.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="sam3__tc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a0c9f094312e3bf6b83d4eeb249d60f43">TC0_BASE</a>&#160;&#160;&#160;0x40080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> conter register bases.  <a href="#a0c9f094312e3bf6b83d4eeb249d60f43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d62fe9948cf5e8baf5d2da973f0eff1"></a><!-- doxytag: member="sam3_tc.h::TC1_BASE" ref="a2d62fe9948cf5e8baf5d2da973f0eff1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a2d62fe9948cf5e8baf5d2da973f0eff1">TC1_BASE</a>&#160;&#160;&#160;0x40084000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC1 Base Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad72ddf977879046db1fe1ca17a8c3af7"></a><!-- doxytag: member="sam3_tc.h::TC2_BASE" ref="ad72ddf977879046db1fe1ca17a8c3af7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ad72ddf977879046db1fe1ca17a8c3af7">TC2_BASE</a>&#160;&#160;&#160;0x40088000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC2 Base Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ab35d7bb9d63553fae16435fe2315ba9f">TC0_CCR0_OFF</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> conter control register.  <a href="#ab35d7bb9d63553fae16435fe2315ba9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8810ab08dc36645f26401c5a34b75d61"></a><!-- doxytag: member="sam3_tc.h::TC0_CCR0" ref="a8810ab08dc36645f26401c5a34b75d61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a8810ab08dc36645f26401c5a34b75d61">TC0_CCR0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CCR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Control Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08b2657492c4180173b24b9407debac5"></a><!-- doxytag: member="sam3_tc.h::TC0_CMR0_OFF" ref="a08b2657492c4180173b24b9407debac5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a08b2657492c4180173b24b9407debac5">TC0_CMR0_OFF</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Mode Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf317cf3936673f4cafff7dbc3ead9bc"></a><!-- doxytag: member="sam3_tc.h::TC0_CMR0" ref="aaf317cf3936673f4cafff7dbc3ead9bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aaf317cf3936673f4cafff7dbc3ead9bc">TC0_CMR0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CMR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Mode Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb59260da5394bac8aff6edbcb67341"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_CPCTRG" ref="a6eb59260da5394bac8aff6edbcb67341" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a6eb59260da5394bac8aff6edbcb67341">TC_CMR_CPCTRG</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Compare Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb92866fb982814f6e7afbb19052842a"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_WAVE" ref="aeb92866fb982814f6e7afbb19052842a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aeb92866fb982814f6e7afbb19052842a">TC_CMR_WAVE</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform mode is enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf831f5e7fec82eed59ff2d98f15fe42"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_ACPA_SET" ref="aaf831f5e7fec82eed59ff2d98f15fe42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aaf831f5e7fec82eed59ff2d98f15fe42">TC_CMR_ACPA_SET</a>&#160;&#160;&#160;0x10000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA Compare Effect: set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae47a31d50d6009c29e0ddb24c68d09e6"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_ACPA_CLEAR" ref="ae47a31d50d6009c29e0ddb24c68d09e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ae47a31d50d6009c29e0ddb24c68d09e6">TC_CMR_ACPA_CLEAR</a>&#160;&#160;&#160;0x20000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA Compare Effect: clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace43ac7e1cec91485ca6af3f2f8dd624"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_ACPA_TOGGLE" ref="ace43ac7e1cec91485ca6af3f2f8dd624" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ace43ac7e1cec91485ca6af3f2f8dd624">TC_CMR_ACPA_TOGGLE</a>&#160;&#160;&#160;0x30000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA Compare Effect: toggle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef371013758c5e3400fb9eb4aca3ad97"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_ACPC_SET" ref="aef371013758c5e3400fb9eb4aca3ad97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aef371013758c5e3400fb9eb4aca3ad97">TC_CMR_ACPC_SET</a>&#160;&#160;&#160;0x40000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Compare Effect: set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af00a75a731e29f46379af2acd9bdb592"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_ACPC_CLEAR" ref="af00a75a731e29f46379af2acd9bdb592" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af00a75a731e29f46379af2acd9bdb592">TC_CMR_ACPC_CLEAR</a>&#160;&#160;&#160;0x80000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Compare Effect: clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e3cd053d80c1b5ca6ffd222fb6092fa"></a><!-- doxytag: member="sam3_tc.h::TC_CMR_ACPC_TOGGLE" ref="a5e3cd053d80c1b5ca6ffd222fb6092fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a5e3cd053d80c1b5ca6ffd222fb6092fa">TC_CMR_ACPC_TOGGLE</a>&#160;&#160;&#160;0xC0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Compare Effect: toggle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab20727db0578cb99fdb3b2af243109ab"></a><!-- doxytag: member="sam3_tc.h::TC_CCR_CLKEN" ref="ab20727db0578cb99fdb3b2af243109ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ab20727db0578cb99fdb3b2af243109ab">TC_CCR_CLKEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Clock Enable Command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebf4140b1d7e2e4775a7963b772349e4"></a><!-- doxytag: member="sam3_tc.h::TC_CCR_CLKDIS" ref="aebf4140b1d7e2e4775a7963b772349e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aebf4140b1d7e2e4775a7963b772349e4">TC_CCR_CLKDIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Clock Disable Command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d55ead13b821b6678a495bf6b3f5bdf"></a><!-- doxytag: member="sam3_tc.h::TC_CCR_SWTRG" ref="a6d55ead13b821b6678a495bf6b3f5bdf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a6d55ead13b821b6678a495bf6b3f5bdf">TC_CCR_SWTRG</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Trigger Command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a916db9b0b3d04a39a4219847cf875b74"></a><!-- doxytag: member="sam3_tc.h::TC_TIMER_CLOCK1" ref="a916db9b0b3d04a39a4219847cf875b74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a916db9b0b3d04a39a4219847cf875b74">TC_TIMER_CLOCK1</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Select timer clock TCLK1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1626d86ee239c4b03cfd1d92b047fb69"></a><!-- doxytag: member="sam3_tc.h::TC_TIMER_CLOCK2" ref="a1626d86ee239c4b03cfd1d92b047fb69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a1626d86ee239c4b03cfd1d92b047fb69">TC_TIMER_CLOCK2</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Select timer clock TCLK2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5c01219b5cddea79323f23cfb5442da"></a><!-- doxytag: member="sam3_tc.h::TC0_SMMR0_OFF" ref="af5c01219b5cddea79323f23cfb5442da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af5c01219b5cddea79323f23cfb5442da">TC0_SMMR0_OFF</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 <a class="el" href="structStepper.html" title="Motor context structure.">Stepper</a> Motor Mode Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add351a6c6f5aff99de2f86299d7b7e4f"></a><!-- doxytag: member="sam3_tc.h::TC0_SMMR0" ref="add351a6c6f5aff99de2f86299d7b7e4f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#add351a6c6f5aff99de2f86299d7b7e4f">TC0_SMMR0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_SMMR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 <a class="el" href="structStepper.html" title="Motor context structure.">Stepper</a> Motor Mode Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af405a9548c4d65f6f7b3cb11984dfdd4"></a><!-- doxytag: member="sam3_tc.h::TC0_CV0_OFF" ref="af405a9548c4d65f6f7b3cb11984dfdd4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af405a9548c4d65f6f7b3cb11984dfdd4">TC0_CV0_OFF</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Conter Vale (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b98d63d6d40f037f9bfddd73231b7f"></a><!-- doxytag: member="sam3_tc.h::TC0_CV0" ref="a25b98d63d6d40f037f9bfddd73231b7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a25b98d63d6d40f037f9bfddd73231b7f">TC0_CV0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CV0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Conter Vale (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5b25d871345e6a730590b26d8971a93"></a><!-- doxytag: member="sam3_tc.h::TC0_RA0_OFF" ref="ac5b25d871345e6a730590b26d8971a93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ac5b25d871345e6a730590b26d8971a93">TC0_RA0_OFF</a>&#160;&#160;&#160;0x14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register A (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af237583164a9359d32ae1cdcb3641a83"></a><!-- doxytag: member="sam3_tc.h::TC0_RA0" ref="af237583164a9359d32ae1cdcb3641a83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af237583164a9359d32ae1cdcb3641a83">TC0_RA0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RA0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register A (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a655db25e7872321b85b8f11c1c087f2e"></a><!-- doxytag: member="sam3_tc.h::TC0_RB0_OFF" ref="a655db25e7872321b85b8f11c1c087f2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a655db25e7872321b85b8f11c1c087f2e">TC0_RB0_OFF</a>&#160;&#160;&#160;0x18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register B (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a82a7dde9c094d514c2d9c7929a7810"></a><!-- doxytag: member="sam3_tc.h::TC0_RB0" ref="a7a82a7dde9c094d514c2d9c7929a7810" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a7a82a7dde9c094d514c2d9c7929a7810">TC0_RB0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RB0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register B (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa50329a49f3b227d82c7d8db3ec4be4b"></a><!-- doxytag: member="sam3_tc.h::TC0_RC0_OFF" ref="aa50329a49f3b227d82c7d8db3ec4be4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aa50329a49f3b227d82c7d8db3ec4be4b">TC0_RC0_OFF</a>&#160;&#160;&#160;0x1C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register C (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6a2ce6ecf358846caf2f1b80ba73394"></a><!-- doxytag: member="sam3_tc.h::TC0_RC0" ref="af6a2ce6ecf358846caf2f1b80ba73394" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af6a2ce6ecf358846caf2f1b80ba73394">TC0_RC0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RC0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register C (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a921d2cd72864c8d33b82cefb2c528940"></a><!-- doxytag: member="sam3_tc.h::TC0_SR0_OFF" ref="a921d2cd72864c8d33b82cefb2c528940" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a921d2cd72864c8d33b82cefb2c528940">TC0_SR0_OFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Stats Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6c54e0cb50afff5840770cefb89621a"></a><!-- doxytag: member="sam3_tc.h::TC0_SR0" ref="aa6c54e0cb50afff5840770cefb89621a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aa6c54e0cb50afff5840770cefb89621a">TC0_SR0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_SR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Stats Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36cb04be10ba03491637ed5d98f4980f"></a><!-- doxytag: member="sam3_tc.h::TC0_IER0_OFF" ref="a36cb04be10ba03491637ed5d98f4980f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a36cb04be10ba03491637ed5d98f4980f">TC0_IER0_OFF</a>&#160;&#160;&#160;0x24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Enable Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad09457cdb8d4440cefe4ff52bd397241"></a><!-- doxytag: member="sam3_tc.h::TC0_IER0" ref="ad09457cdb8d4440cefe4ff52bd397241" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ad09457cdb8d4440cefe4ff52bd397241">TC0_IER0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IER0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Enable Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed814e745b50e3228c14c8fe70ea5da2"></a><!-- doxytag: member="sam3_tc.h::TC0_IDR0_OFF" ref="aed814e745b50e3228c14c8fe70ea5da2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aed814e745b50e3228c14c8fe70ea5da2">TC0_IDR0_OFF</a>&#160;&#160;&#160;0x28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Disable Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34321140a1350835507f944389b0b377"></a><!-- doxytag: member="sam3_tc.h::TC0_IDR0" ref="a34321140a1350835507f944389b0b377" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a34321140a1350835507f944389b0b377">TC0_IDR0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IDR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Disable Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20ba93fa01c8a155a45ae4fc5ba31a29"></a><!-- doxytag: member="sam3_tc.h::TC0_IMR0_OFF" ref="a20ba93fa01c8a155a45ae4fc5ba31a29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a20ba93fa01c8a155a45ae4fc5ba31a29">TC0_IMR0_OFF</a>&#160;&#160;&#160;0x2C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Mask Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a367adda1b95486fe731bf3bd9591ac03"></a><!-- doxytag: member="sam3_tc.h::TC0_IMR0" ref="a367adda1b95486fe731bf3bd9591ac03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a367adda1b95486fe731bf3bd9591ac03">TC0_IMR0</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IMR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Mask Register (channel = 0). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a177cfc1811a0a0857e8ab5c9f0d1b95d"></a><!-- doxytag: member="sam3_tc.h::TC0_CCR1_OFF" ref="a177cfc1811a0a0857e8ab5c9f0d1b95d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a177cfc1811a0a0857e8ab5c9f0d1b95d">TC0_CCR1_OFF</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Control Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46d8b76590eaa87c6eaccd344d0633db"></a><!-- doxytag: member="sam3_tc.h::TC0_CCR1" ref="a46d8b76590eaa87c6eaccd344d0633db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a46d8b76590eaa87c6eaccd344d0633db">TC0_CCR1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CCR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Control Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a049069372ea11d70bc7f96404e8ce343"></a><!-- doxytag: member="sam3_tc.h::TC0_CMR1_OFF" ref="a049069372ea11d70bc7f96404e8ce343" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a049069372ea11d70bc7f96404e8ce343">TC0_CMR1_OFF</a>&#160;&#160;&#160;0x44</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Mode Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaadaba01d4b198734c295579b3c8016"></a><!-- doxytag: member="sam3_tc.h::TC0_CMR1" ref="adaadaba01d4b198734c295579b3c8016" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#adaadaba01d4b198734c295579b3c8016">TC0_CMR1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CMR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Mode Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad37d59c712934dc863a67fdc063eb0aa"></a><!-- doxytag: member="sam3_tc.h::TC0_SMMR1_OFF" ref="ad37d59c712934dc863a67fdc063eb0aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ad37d59c712934dc863a67fdc063eb0aa">TC0_SMMR1_OFF</a>&#160;&#160;&#160;0x48</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 <a class="el" href="structStepper.html" title="Motor context structure.">Stepper</a> Motor Mode Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39f57082fdd8a4e8d23e23e3f1513bd3"></a><!-- doxytag: member="sam3_tc.h::TC0_SMMR1" ref="a39f57082fdd8a4e8d23e23e3f1513bd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a39f57082fdd8a4e8d23e23e3f1513bd3">TC0_SMMR1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_SMMR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 <a class="el" href="structStepper.html" title="Motor context structure.">Stepper</a> Motor Mode Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a456aa3bfd660100095c9fd2fc8f07198"></a><!-- doxytag: member="sam3_tc.h::TC0_CV1_OFF" ref="a456aa3bfd660100095c9fd2fc8f07198" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a456aa3bfd660100095c9fd2fc8f07198">TC0_CV1_OFF</a>&#160;&#160;&#160;0x50</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Conter Vale (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed71c12fda29698d1df9b9627052fc62"></a><!-- doxytag: member="sam3_tc.h::TC0_CV1" ref="aed71c12fda29698d1df9b9627052fc62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aed71c12fda29698d1df9b9627052fc62">TC0_CV1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CV1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Conter Vale (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78b7274d4ff4f40983c110311ea97027"></a><!-- doxytag: member="sam3_tc.h::TC0_RA1_OFF" ref="a78b7274d4ff4f40983c110311ea97027" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a78b7274d4ff4f40983c110311ea97027">TC0_RA1_OFF</a>&#160;&#160;&#160;0x54</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register A (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb2c07c18b0ebe8dd8be555d14758c2c"></a><!-- doxytag: member="sam3_tc.h::TC0_RA1" ref="abb2c07c18b0ebe8dd8be555d14758c2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#abb2c07c18b0ebe8dd8be555d14758c2c">TC0_RA1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RA1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register A (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a598ab6ef4d88c19ebe42aceecf7ae351"></a><!-- doxytag: member="sam3_tc.h::TC0_RB1_OFF" ref="a598ab6ef4d88c19ebe42aceecf7ae351" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a598ab6ef4d88c19ebe42aceecf7ae351">TC0_RB1_OFF</a>&#160;&#160;&#160;0x58</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register B (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb9d7ec53e255fbaac39f3358928e426"></a><!-- doxytag: member="sam3_tc.h::TC0_RB1" ref="aeb9d7ec53e255fbaac39f3358928e426" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aeb9d7ec53e255fbaac39f3358928e426">TC0_RB1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RB1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register B (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af619d3cd91fe439425d15aeab53d1410"></a><!-- doxytag: member="sam3_tc.h::TC0_RC1_OFF" ref="af619d3cd91fe439425d15aeab53d1410" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af619d3cd91fe439425d15aeab53d1410">TC0_RC1_OFF</a>&#160;&#160;&#160;0x5C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register C (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b93ee908c6cf35c0e97adef339ada5c"></a><!-- doxytag: member="sam3_tc.h::TC0_RC1" ref="a5b93ee908c6cf35c0e97adef339ada5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a5b93ee908c6cf35c0e97adef339ada5c">TC0_RC1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RC1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register C (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a166b4589fd577158b3318eb71cf180"></a><!-- doxytag: member="sam3_tc.h::TC0_SR1_OFF" ref="a0a166b4589fd577158b3318eb71cf180" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a0a166b4589fd577158b3318eb71cf180">TC0_SR1_OFF</a>&#160;&#160;&#160;0x60</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Stats Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cb9d518206b4587c73595bf42c2a3f9"></a><!-- doxytag: member="sam3_tc.h::TC0_SR1" ref="a4cb9d518206b4587c73595bf42c2a3f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a4cb9d518206b4587c73595bf42c2a3f9">TC0_SR1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_SR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Stats Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a497d94963fc38a770cb8315c798e9313"></a><!-- doxytag: member="sam3_tc.h::TC0_IER1_OFF" ref="a497d94963fc38a770cb8315c798e9313" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a497d94963fc38a770cb8315c798e9313">TC0_IER1_OFF</a>&#160;&#160;&#160;0x64</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Enable Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd53bdcc12d555ac9359002378637d5"></a><!-- doxytag: member="sam3_tc.h::TC0_IER1" ref="a8dd53bdcc12d555ac9359002378637d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a8dd53bdcc12d555ac9359002378637d5">TC0_IER1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IER1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Enable Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50237c0eb810b7dfa529589fd2cd6fd1"></a><!-- doxytag: member="sam3_tc.h::TC0_IDR1_OFF" ref="a50237c0eb810b7dfa529589fd2cd6fd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a50237c0eb810b7dfa529589fd2cd6fd1">TC0_IDR1_OFF</a>&#160;&#160;&#160;0x68</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Disable Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb9fe346575ed642302916d1f48d7d66"></a><!-- doxytag: member="sam3_tc.h::TC0_IDR1" ref="abb9fe346575ed642302916d1f48d7d66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#abb9fe346575ed642302916d1f48d7d66">TC0_IDR1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IDR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Disable Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38d7a316152cacc13cc056d03d2f4946"></a><!-- doxytag: member="sam3_tc.h::TC0_IMR1_OFF" ref="a38d7a316152cacc13cc056d03d2f4946" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a38d7a316152cacc13cc056d03d2f4946">TC0_IMR1_OFF</a>&#160;&#160;&#160;0x6C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Mask Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5456b56a28320faae4847ecc4b275db"></a><!-- doxytag: member="sam3_tc.h::TC0_IMR1" ref="ab5456b56a28320faae4847ecc4b275db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ab5456b56a28320faae4847ecc4b275db">TC0_IMR1</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IMR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Mask Register (channel = 1). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b1d95e200581b9bbfeeba6566e8d71a"></a><!-- doxytag: member="sam3_tc.h::TC0_CCR2_OFF" ref="a1b1d95e200581b9bbfeeba6566e8d71a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a1b1d95e200581b9bbfeeba6566e8d71a">TC0_CCR2_OFF</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Control Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6c98df490322ebed3c57dfdf1f9196c"></a><!-- doxytag: member="sam3_tc.h::TC0_CCR2" ref="ab6c98df490322ebed3c57dfdf1f9196c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ab6c98df490322ebed3c57dfdf1f9196c">TC0_CCR2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CCR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Control Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdd1684287cd973135342a3403baa1a1"></a><!-- doxytag: member="sam3_tc.h::TC0_CMR2_OFF" ref="afdd1684287cd973135342a3403baa1a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#afdd1684287cd973135342a3403baa1a1">TC0_CMR2_OFF</a>&#160;&#160;&#160;0x84</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Mode Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70200861b128135fcc775cdd7577b99b"></a><!-- doxytag: member="sam3_tc.h::TC0_CMR2" ref="a70200861b128135fcc775cdd7577b99b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a70200861b128135fcc775cdd7577b99b">TC0_CMR2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CMR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Channel Mode Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab74d805470bc97c9b35dc539f7063b0b"></a><!-- doxytag: member="sam3_tc.h::TC0_SMMR2_OFF" ref="ab74d805470bc97c9b35dc539f7063b0b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ab74d805470bc97c9b35dc539f7063b0b">TC0_SMMR2_OFF</a>&#160;&#160;&#160;0x88</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 <a class="el" href="structStepper.html" title="Motor context structure.">Stepper</a> Motor Mode Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9889c28c64988d969ca4d0426c89acd"></a><!-- doxytag: member="sam3_tc.h::TC0_SMMR2" ref="ac9889c28c64988d969ca4d0426c89acd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ac9889c28c64988d969ca4d0426c89acd">TC0_SMMR2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_SMMR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 <a class="el" href="structStepper.html" title="Motor context structure.">Stepper</a> Motor Mode Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba6983e537f85ed634bd3f1299c007fc"></a><!-- doxytag: member="sam3_tc.h::TC0_CV2_OFF" ref="aba6983e537f85ed634bd3f1299c007fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aba6983e537f85ed634bd3f1299c007fc">TC0_CV2_OFF</a>&#160;&#160;&#160;0x90</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Conter Vale (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed39cf9819fd43c53f9d4954fa2b2434"></a><!-- doxytag: member="sam3_tc.h::TC0_CV2" ref="aed39cf9819fd43c53f9d4954fa2b2434" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aed39cf9819fd43c53f9d4954fa2b2434">TC0_CV2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_CV2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Conter Vale (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e78c0293336d6800ff29d9011748e2b"></a><!-- doxytag: member="sam3_tc.h::TC0_RA2_OFF" ref="a0e78c0293336d6800ff29d9011748e2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a0e78c0293336d6800ff29d9011748e2b">TC0_RA2_OFF</a>&#160;&#160;&#160;0x94</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register A (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb2cf27482bae1ad2f957985b7af580f"></a><!-- doxytag: member="sam3_tc.h::TC0_RA2" ref="aeb2cf27482bae1ad2f957985b7af580f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aeb2cf27482bae1ad2f957985b7af580f">TC0_RA2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RA2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register A (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ae181a80512a2f7ddfb2d8c4ed01197"></a><!-- doxytag: member="sam3_tc.h::TC0_RB2_OFF" ref="a7ae181a80512a2f7ddfb2d8c4ed01197" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a7ae181a80512a2f7ddfb2d8c4ed01197">TC0_RB2_OFF</a>&#160;&#160;&#160;0x98</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register B (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7ca86d2627088db1626450d34ae4abd"></a><!-- doxytag: member="sam3_tc.h::TC0_RB2" ref="ac7ca86d2627088db1626450d34ae4abd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ac7ca86d2627088db1626450d34ae4abd">TC0_RB2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RB2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register B (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5504b054fb1dd86848e973c998639a82"></a><!-- doxytag: member="sam3_tc.h::TC0_RC2_OFF" ref="a5504b054fb1dd86848e973c998639a82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a5504b054fb1dd86848e973c998639a82">TC0_RC2_OFF</a>&#160;&#160;&#160;0x9C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register C (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaa1a381d7cc2effa0292d13d8468f69"></a><!-- doxytag: member="sam3_tc.h::TC0_RC2" ref="adaa1a381d7cc2effa0292d13d8468f69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#adaa1a381d7cc2effa0292d13d8468f69">TC0_RC2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_RC2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Register C (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afef38e233094269d08b40ed1aa6fb20a"></a><!-- doxytag: member="sam3_tc.h::TC0_SR2_OFF" ref="afef38e233094269d08b40ed1aa6fb20a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#afef38e233094269d08b40ed1aa6fb20a">TC0_SR2_OFF</a>&#160;&#160;&#160;0xA0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Stats Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86a51a0c7bbbf4aa30e9c4b4ebbb3622"></a><!-- doxytag: member="sam3_tc.h::TC0_SR2" ref="a86a51a0c7bbbf4aa30e9c4b4ebbb3622" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a86a51a0c7bbbf4aa30e9c4b4ebbb3622">TC0_SR2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_SR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Stats Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a125146081eeeb6357212b735e0b74325"></a><!-- doxytag: member="sam3_tc.h::TC0_IER2_OFF" ref="a125146081eeeb6357212b735e0b74325" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a125146081eeeb6357212b735e0b74325">TC0_IER2_OFF</a>&#160;&#160;&#160;0xA4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Enable Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70246be10e62d4cda7a7a1328f7a8b7a"></a><!-- doxytag: member="sam3_tc.h::TC0_IER2" ref="a70246be10e62d4cda7a7a1328f7a8b7a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a70246be10e62d4cda7a7a1328f7a8b7a">TC0_IER2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IER2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Enable Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedd6b16c43c5edd4097f9855528073a6"></a><!-- doxytag: member="sam3_tc.h::TC0_IDR2_OFF" ref="aedd6b16c43c5edd4097f9855528073a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aedd6b16c43c5edd4097f9855528073a6">TC0_IDR2_OFF</a>&#160;&#160;&#160;0xA8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Disable Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe0e8551663836c4174adda205d1d1e7"></a><!-- doxytag: member="sam3_tc.h::TC0_IDR2" ref="afe0e8551663836c4174adda205d1d1e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#afe0e8551663836c4174adda205d1d1e7">TC0_IDR2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IDR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Disable Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcf218203f7d0f7b6d7bf0f28e91a17b"></a><!-- doxytag: member="sam3_tc.h::TC0_IMR2_OFF" ref="afcf218203f7d0f7b6d7bf0f28e91a17b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#afcf218203f7d0f7b6d7bf0f28e91a17b">TC0_IMR2_OFF</a>&#160;&#160;&#160;0xAC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Mask Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc4abcd55d921ecf6c843f2276fd758d"></a><!-- doxytag: member="sam3_tc.h::TC0_IMR2" ref="abc4abcd55d921ecf6c843f2276fd758d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#abc4abcd55d921ecf6c843f2276fd758d">TC0_IMR2</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_IMR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Interrpt Mask Register (channel = 2). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb9cbe6b8e771c16d2edbe8b6cd09c1a"></a><!-- doxytag: member="sam3_tc.h::TC0_BCR_OFF" ref="acb9cbe6b8e771c16d2edbe8b6cd09c1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#acb9cbe6b8e771c16d2edbe8b6cd09c1a">TC0_BCR_OFF</a>&#160;&#160;&#160;0xC0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Block Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace83e232fc95cd18e0259a3348c2f0c0"></a><!-- doxytag: member="sam3_tc.h::TC0_BCR" ref="ace83e232fc95cd18e0259a3348c2f0c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#ace83e232fc95cd18e0259a3348c2f0c0">TC0_BCR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_BCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Block Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8852ca38e93cb514efc10ee65636190a"></a><!-- doxytag: member="sam3_tc.h::TC0_BMR_OFF" ref="a8852ca38e93cb514efc10ee65636190a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a8852ca38e93cb514efc10ee65636190a">TC0_BMR_OFF</a>&#160;&#160;&#160;0xC4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Block Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2b7c24901d525e921521a2786745e35"></a><!-- doxytag: member="sam3_tc.h::TC0_BMR" ref="af2b7c24901d525e921521a2786745e35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#af2b7c24901d525e921521a2786745e35">TC0_BMR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_BMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Block Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85c96b2032a0c73a620e8428e69d42bc"></a><!-- doxytag: member="sam3_tc.h::TC0_QIER_OFF" ref="a85c96b2032a0c73a620e8428e69d42bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a85c96b2032a0c73a620e8428e69d42bc">TC0_QIER_OFF</a>&#160;&#160;&#160;0xC8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd254585d04946e85e2824a965fc9b0e"></a><!-- doxytag: member="sam3_tc.h::TC0_QIER" ref="abd254585d04946e85e2824a965fc9b0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#abd254585d04946e85e2824a965fc9b0e">TC0_QIER</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_QIER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaaab391dd59db08c77eb674b748e48a"></a><!-- doxytag: member="sam3_tc.h::TC0_QIDR_OFF" ref="aeaaab391dd59db08c77eb674b748e48a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aeaaab391dd59db08c77eb674b748e48a">TC0_QIDR_OFF</a>&#160;&#160;&#160;0xCC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fbd1b40bca6535bd80900e69e32e016"></a><!-- doxytag: member="sam3_tc.h::TC0_QIDR" ref="a2fbd1b40bca6535bd80900e69e32e016" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a2fbd1b40bca6535bd80900e69e32e016">TC0_QIDR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_QIDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9eb7e221c10e37e02f6fc3e8913c011"></a><!-- doxytag: member="sam3_tc.h::TC0_QIMR_OFF" ref="aa9eb7e221c10e37e02f6fc3e8913c011" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aa9eb7e221c10e37e02f6fc3e8913c011">TC0_QIMR_OFF</a>&#160;&#160;&#160;0xD0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a367fa44764abfe7dc38519656d24139d"></a><!-- doxytag: member="sam3_tc.h::TC0_QIMR" ref="a367fa44764abfe7dc38519656d24139d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a367fa44764abfe7dc38519656d24139d">TC0_QIMR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_QIMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a775947a53ebfe7271a510e450ee7ee26"></a><!-- doxytag: member="sam3_tc.h::TC0_QISR_OFF" ref="a775947a53ebfe7271a510e450ee7ee26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a775947a53ebfe7271a510e450ee7ee26">TC0_QISR_OFF</a>&#160;&#160;&#160;0xD4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Stats Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f2fcc8cf5dc2fe092c782d99078b7a7"></a><!-- doxytag: member="sam3_tc.h::TC0_QISR" ref="a8f2fcc8cf5dc2fe092c782d99078b7a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a8f2fcc8cf5dc2fe092c782d99078b7a7">TC0_QISR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_QISR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 QDEC Interrpt Stats Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a6e9568094a67997c3de7f016eae977"></a><!-- doxytag: member="sam3_tc.h::TC0_FMR_OFF" ref="a6a6e9568094a67997c3de7f016eae977" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a6a6e9568094a67997c3de7f016eae977">TC0_FMR_OFF</a>&#160;&#160;&#160;0xD8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Falt Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b31c2bbab532522fcb5db5ce699cd4d"></a><!-- doxytag: member="sam3_tc.h::TC0_FMR" ref="a2b31c2bbab532522fcb5db5ce699cd4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a2b31c2bbab532522fcb5db5ce699cd4d">TC0_FMR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_FMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Falt Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa046051724ea32c0ccf006ac57c78863"></a><!-- doxytag: member="sam3_tc.h::TC0_WPMR_OFF" ref="aa046051724ea32c0ccf006ac57c78863" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#aa046051724ea32c0ccf006ac57c78863">TC0_WPMR_OFF</a>&#160;&#160;&#160;0xE4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Write Protect Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31570984540631fa66182f5f94e51fba"></a><!-- doxytag: member="sam3_tc.h::TC0_WPMR" ref="a31570984540631fa66182f5f94e51fba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__tc_8h.html#a31570984540631fa66182f5f94e51fba">TC0_WPMR</a>&#160;&#160;&#160;(*((reg32_t*)(TC0_BASE + TC0_WPMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TC0 Write Protect Mode Register. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt;</dd></dl>
<p>SAM3 <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> counter </p>

<p>Definition in file <a class="el" href="sam3__tc_8h_source.html">sam3_tc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a0c9f094312e3bf6b83d4eeb249d60f43"></a><!-- doxytag: member="sam3_tc.h::TC0_BASE" ref="a0c9f094312e3bf6b83d4eeb249d60f43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_BASE&#160;&#160;&#160;0x40080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> conter register bases. </p>
<p>TC0 Base Address. </p>

<p>Definition at line <a class="el" href="sam3__tc_8h_source.html#l00045">45</a> of file <a class="el" href="sam3__tc_8h_source.html">sam3_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab35d7bb9d63553fae16435fe2315ba9f"></a><!-- doxytag: member="sam3_tc.h::TC0_CCR0_OFF" ref="ab35d7bb9d63553fae16435fe2315ba9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_CCR0_OFF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> conter control register. </p>
<p>TC0 Channel Control Register (channel = 0). </p>

<p>Definition at line <a class="el" href="sam3__tc_8h_source.html#l00052">52</a> of file <a class="el" href="sam3__tc_8h_source.html">sam3_tc.h</a>.</p>

</div>
</div>
</div>


