#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Apr  8 10:58:42 2017
# Process ID: 8573
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_only
# Command line: vivado pid_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_only.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5950.113 ; gain = 169.281 ; free physical = 3742 ; free virtual = 13802
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:add_const:1.0 - adc1_offset
Adding cell -- ggm:cogen:add_const:1.0 - dac1_offset
Adding cell -- ggm:cogen:add_const:1.0 - pid_setpoint
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- ggm:cogen:add_const:1.0 - pid_kp
Adding cell -- ggm:cogen:add_const:1.0 - pid_ki
Adding cell -- ggm:cogen:add_const:1.0 - pid_kd
Adding cell -- ggm:cogen:add_const:1.0 - pid_sign
Adding cell -- ggm:cogen:add_const:1.0 - pid_rst_int
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- user.org:user:red_pitaya_pidv3:1.0 - red_pitaya_pidv3_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/interconnect_aresetn(rst) and /ltc2145_0/resetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /ltc2145_0/processing_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /redpitaya_adc_dac_clk_0/adc_rst_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pid_only_wrapper> from BD file </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6071.723 ; gain = 83.910 ; free physical = 3619 ; free virtual = 13679
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  8 11:29:28 2017...
